

A Simplified Simscape IGBT Model with Single-Point Switching Energies and Thermal Ports

Model documentation — `igbt_simple.ssc`, `igbt_simple_2th.ssc`

Abstract

This note documents a minimal Simscape language component that represents an IGBT with its antiparallel free-wheeling diode (FWD) for loss and thermal studies. Conduction is described by fixed voltage drops. Switching losses are described by three single-point energies, E_{on} , E_{off} and E_{rr} , given at one reference operating point and scaled linearly with the commutated current and the blocking voltage. The total dissipated power is delivered to one or two thermal conserving ports: a single-port version lumps the two chips, a two-port version separates the transistor and the diode so that the two junction temperatures can be evaluated independently. The document states the equations, the sampling scheme used to recover the commutated current and voltage, the energy-to-power conversion, the parameter extraction from the device datasheet, and the validity limits of the model. Section 8 documents the two-port version, including the local detection of the diode recovery event. Default parameters correspond to the Mitsubishi Electric CM1200DW-34T (1700 V, 1200 A half-bridge module).

1 Scope and modelling assumptions

The component is intended for system-level simulation of converters where the quantities of interest are the average losses and the junction temperature, not the shape of the switching transient. The following assumptions apply.

1. The switching transient is not resolved in time. Each commutation is treated as an instantaneous event that injects a finite amount of energy into the thermal path. No di/dt , no tail current and no reverse recovery current are visible on the electrical terminals.
2. Conduction is represented by a fixed voltage drop. The output characteristic is therefore a vertical line in the I - V plane, not the datasheet curve.
3. All parameters are constant. In particular they do not depend on the junction temperature computed by the thermal network. The user is expected to enter the values corresponding to the expected operating temperature, typically 125 °C.
4. In the single-port version the IGBT and the FWD share one thermal port, so the model returns the total loss of one switch position and cannot separate the two junctions. The two-port version of Section 8 removes this restriction.

Assumption 3 removes the electro-thermal feedback loop. This is a deliberate simplification: it makes the model non-iterative and numerically robust, at the cost of a loss estimate that is correct only near the chosen temperature. If the simulated junction temperature departs significantly from the assumed one, the parameters must be re-entered and the simulation repeated.

2 Component interface

The port side declared in the trailing comment of a node declaration accepts `left` and `right`; `top` and `bottom` are not accepted for this component and cause a compilation error.

Table 1: Ports.

Name	Type	Domain	Meaning
p	conserving	electrical	collector
n	conserving	electrical	emitter
H	conserving	thermal	case/junction heat flow
g	input	physical signal	gate–emitter voltage, V
P	output	physical signal	total instantaneous loss, W

Table 2: Parameters and default values (CM1200DW-34T).

Symbol	Name	Default	Source
$V_{\text{ce,sat}}$	vce_sat	2.40 V	typ. at 1200 A, 125 °C, terminal
V_{f}	vf	2.80 V	V_{EC} typ. at 1200 A, 125 °C
V_{th}	vth	6 V	$V_{\text{GE(th)}}$ typ.
V_{hyst}	vhyst	0.85 V	user choice
$E_{\text{on,ref}}$	Eon_ref	138 mJ	table value, see Sec. 7
$E_{\text{off,ref}}$	Eoff_ref	309 mJ	table value, see Sec. 7
$E_{\text{rr,ref}}$	Err_ref	220 mJ	table value, see Sec. 7
$I_{\text{c,ref}}$	Ic_ref	1200 A	test condition
$V_{\text{dc,ref}}$	Vdc_ref	1000 V	test condition
R_{on}	Ron	0.05 m Ω	numerical
R_{d}	Rd	0.05 m Ω	numerical
G_{off}	Goff	1 μS	numerical
τ_{s}	tau_s	1 μs	numerical
τ_{p}	tau_p	200 μs	numerical

3 Conduction

Let $v = v_{\text{p}} - v_{\text{n}}$ be the terminal voltage and i the terminal current flowing from p to n. The terminal current is split into a transistor current i_{t} and a diode current i_{d} ,

$$i = i_{\text{t}} + i_{\text{d}}, \quad (1)$$

each governed by a piecewise linear characteristic:

$$i_{\text{t}} = \begin{cases} \frac{v - V_{\text{ce,sat}}}{R_{\text{on}}}, & g > V_{\text{th}} \wedge v > V_{\text{ce,sat}}, \\ G_{\text{off}} v, & \text{otherwise,} \end{cases} \quad (2)$$

$$i_{\text{d}} = \begin{cases} \frac{v + V_{\text{f}}}{R_{\text{d}}}, & v < -V_{\text{f}}, \\ G_{\text{off}} v, & \text{otherwise.} \end{cases} \quad (3)$$

The two series resistances are not intended as a physical model of the output characteristic. They exist to make each conduction mode an explicit, invertible relation between v and i : a strictly fixed voltage drop would impose $v = V_{\text{ce,sat}}$ as an algebraic constraint independent of current, and the mode selection at current reversal would become implicit, which is a common source of chattering. With $R_{\text{on}} = 0.05 \text{ m}\Omega$ the extra drop at 1200 A is 60 mV, i.e. 2.5 % of $V_{\text{ce,sat}}$.

If a more faithful conduction model is wanted, R_{on} and R_{d} can be set to the slope of the datasheet output characteristic and $V_{\text{ce,sat}}$, V_{f} to the corresponding zero-current intercepts. This turns (2)–(3) into the usual $v = V_0 + R i$ representation at no extra cost.

The off-state conductance G_{off} closes the mesh when the device is blocking. Both branches contribute, so the leakage current at 1200 V is 2.4 mA and the associated blocking loss is 2.9 W. This is of the same order as the datasheet I_{CES} limit and is negligible with respect to the other loss terms; G_{off} may be reduced if a smaller residual is preferred, at the price of a larger resistance ratio and a stiffer network.

The gate input is compared with the threshold V_{th} . The model therefore accepts a gate signal expressed in volts, and a driver output swinging between $-V_{\text{GE}}$ and $+V_{\text{GE}}$ can be fed directly.

4 Switching losses

4.1 Scaling law

The three energies are given at a single reference point $(I_{\text{c,ref}}, V_{\text{dc,ref}})$ and scaled bilinearly:

$$E_x(I, V) = E_{x,\text{ref}} \frac{|I|}{I_{\text{c,ref}}} \frac{|V|}{V_{\text{dc,ref}}}, \quad x \in \{\text{on}, \text{off}, \text{rr}\}. \quad (4)$$

The dependence on the blocking voltage is close to linear for a hard-switched IGBT, so the second factor is a good approximation over the usual DC-link range. The dependence on current is not exactly linear: the datasheet curves of E_{on} and E_{off} versus I_{C} are slightly convex, and E_{rr} saturates at high current. Equation (4) therefore over-estimates the energy at low current and under-estimates it near the rated current if the reference point is taken at rated current. Choosing the reference point near the expected average commutated current, rather than at the datasheet rated point, reduces this error.

4.2 Recovering the commutated current and voltage

The quantities to be inserted in (4) are the current that the device commutates and the voltage it blocks. Neither is available at the switching instant itself:

- at turn-on the pre-event voltage is the blocking voltage, but the pre-event current is zero;
- at turn-off the pre-event current is the conducted current, but the pre-event voltage is $V_{\text{ce,sat}}$.

Moreover, the value that the solver associates with a continuous variable inside an event equation is not guaranteed to be the pre-transition one, so sampling v and i directly in the **when** clause is unreliable.

The model avoids the problem by never sampling at the event. Two continuous first-order states track the required quantities during the intervals in which they are meaningful, and hold them otherwise:

$$\dot{i}_{\text{h}} = \begin{cases} \frac{i_{\text{t}} - i_{\text{h}}}{\tau_{\text{s}}}, & g > V_{\text{th}}, \\ 0, & \text{otherwise}, \end{cases} \quad (5)$$

$$\dot{v}_{\text{h}} = \begin{cases} \frac{v - v_{\text{h}}}{\tau_{\text{s}}}, & g < V_{\text{th}} \wedge v > 0, \\ 0, & \text{otherwise}. \end{cases} \quad (6)$$

Because i_{h} and v_{h} are continuous states, they cannot jump at an event; whatever the solver does with v and i at the transition, the held values are the pre-transition ones. With $\tau_{\text{s}} \ll t_{\text{on,min}}$ the tracking error is negligible.

The scheme has a useful side effect. At turn-on, i_{h} contains the transistor current measured just before the *previous* turn-off. For $f_{\text{sw}} \gg f_{\text{out}}$ this is the load current to be commutated, which

is exactly what (4) requires. If instead the diode was conducting during the previous on-state, then $i_t \approx 0$ was tracked and $i_h \approx 0$, so the model assigns $E_{\text{on}} \approx 0$. This is the correct behaviour: an IGBT turning on while its own antiparallel diode carries the load current does not commute current and dissipates almost nothing.




Figure 1: Sampling scheme. The held current i_h freezes at turn-off and is reused at the following turn-on; the held voltage v_h freezes at turn-on and is reused at the following turn-off. Each event adds a step to the cumulative energy E_{sw} .

4.3 Event equations

The two commutations are written as a single **when/elsewhen** chain acting on one event variable E_{sw} :

$$E_{\text{sw}} \leftarrow E_{\text{sw}} + (E_{\text{on,ref}} + E_{\text{rr,ref}}) \frac{|i_h|}{I_{\text{c,ref}}} \frac{|v_h|}{V_{\text{dc,ref}}} \quad \text{on } g \uparrow (V_{\text{th}} + V_{\text{hyst}}), \quad (7)$$

$$E_{\text{sw}} \leftarrow E_{\text{sw}} + E_{\text{off,ref}} \frac{|i_h|}{I_{\text{c,ref}}} \frac{|v_h|}{V_{\text{dc,ref}}} \quad \text{on } g \downarrow (V_{\text{th}} - V_{\text{hyst}}). \quad (8)$$

Two separate **when** clauses updating the same event variable are rejected by the compiler, because it cannot prove that the two predicates are mutually exclusive. The **elsewhen** form makes exclusivity structural. The hysteresis band V_{hyst} around V_{th} prevents multiple events on a noisy or slow gate edge; the gate waveform must cross both thresholds, otherwise events are missed and the switching loss is under-estimated.

4.4 Attribution of the recovery energy

The reverse recovery energy of a diode is dissipated when the diode is commutated off by the turn-on of the *complementary* switch of the same leg. That instant is not observable from the terminals of a single switch-position model. The model therefore charges E_{rr} to the turn-on event of its own transistor, together with E_{on} .

In a two-device leg made of identical instances this preserves the total leg loss exactly and misplaces only its distribution: the pair $E_{\text{on}} + E_{\text{rr}}$ appears at the switch that turns on, instead of E_{on} at that switch and E_{rr} at the diode of the opposite one. Since the present model already

lumps the IGBT and its FWD onto one thermal port, the additional error concerns only the split between the upper and lower positions of a leg, which is symmetric over a fundamental period. If the diode is modelled as a separate component with its own recovery energy, $E_{\text{rr,ref}}$ must be set to zero here to avoid double counting.

This approximation is acceptable only as long as the two chips share one thermal port. As soon as the junction temperatures are computed separately it becomes a real error, because the recovery energy would be assigned to the diode during the half period in which that diode does not conduct, flattening exactly the peak that the calculation is meant to find. The two-port version therefore detects the recovery event locally; see Section 8.

5 From energy steps to dissipated power

E_{sw} is a staircase. Its derivative is a train of Dirac impulses, which cannot be injected into a thermal network. The model converts the staircase into power with a first-order lag. Let

$$\dot{E}_{\text{lp}} = \frac{E_{\text{sw}} - E_{\text{lp}}}{\tau_{\text{p}}}, \quad P_{\text{sw}} = \frac{E_{\text{sw}} - E_{\text{lp}}}{\tau_{\text{p}}} = \dot{E}_{\text{lp}}. \quad (9)$$

A step of height ΔE occurring at t_k produces

$$P_{\text{sw}}(t) = \frac{\Delta E}{\tau_{\text{p}}} e^{-(t-t_k)/\tau_{\text{p}}}, \quad \int_{t_k}^{\infty} P_{\text{sw}} dt = \Delta E. \quad (10)$$

The energy is therefore conserved exactly; only its distribution in time is smoothed. Over an interval containing N events,

$$\int_0^T P_{\text{sw}} dt = E_{\text{lp}}(T) - E_{\text{lp}}(0) = \sum_{k=1}^N \Delta E_k - [E_{\text{sw}}(T) - E_{\text{lp}}(T)], \quad (11)$$

and the residual term is bounded by $\tau_{\text{p}} P_{\text{sw}}(T)$, i.e. by the energy of roughly one time constant of switching loss. In steady state the mean of P_{sw} equals $f_{\text{sw}}(E_{\text{on}} + E_{\text{off}} + E_{\text{rr}})$, as it should.

The total instantaneous loss delivered to the thermal port is

$$P = \underbrace{vi}_{\text{conduction}} + P_{\text{sw}}. \quad (12)$$

5.1 Choice of τ_{p}

τ_{p} must satisfy two conflicting requirements. It should span several switching periods, so that the power seen by the thermal network is a smooth average rather than a sequence of spikes, and it should stay below the smallest thermal time constant that is to be resolved. For the reference module the fastest Foster stage has $\tau_1 = 19.6 \mu\text{s}$, which is shorter than a switching period at any realistic f_{sw} for a 1200 A device: the junction temperature ripple inside a switching period is not resolvable with averaged losses in any case, and τ_{p} of a few switching periods is the appropriate choice. The default 200 μs corresponds to a few periods at $f_{\text{sw}} = 2 \text{ kHz}$ to 5 kHz. Junction temperature swings at the output fundamental frequency, which are usually the quantity of interest, are unaffected as long as $\tau_{\text{p}} \ll 1/f_{\text{out}}$.

6 Thermal port

The thermal port is declared as a conserving node and its heat flow is bound in the `branches` section:

```

1 branches
2   i : p.i -> n.i;
3   Q : H.Q -> *;
4 end

```

The balancing variable $H.Q$ may only be referenced in **branches**; using it directly in **equations** is a compilation error. With the declaration above, Q is positive when heat flows *into* the component, so the dissipation is imposed as

$$Q = -P. \quad (13)$$

The equivalent form $Q : * -> H.Q$ together with $Q = +P$ is also valid.

The component contains no thermal capacitance and no thermal resistance: it is a pure heat source. The junction-to-case impedance must be attached externally. For the reference module the datasheet gives a four-stage Foster network in normalised form, which becomes, for the IGBT ($R_{th(j-c)Q} = 28 \text{ K/kW}$):

Table 3: Foster network derived from the normalised transient thermal impedance data, IGBT chip.

k	r_k (-)	R_k (mK/W)	τ_k (s)	C_k (J/K)
1	0.0124	0.347	0.000 019 0	0.056
2	0.0739	2.069	0.001 40	0.677
3	0.3510	9.828	0.0179	1.821
4	0.5630	15.764	0.0944	5.988

with $R_k = r_k R_{th(j-c)Q}$ and $C_k = \tau_k / R_k$. The same normalised coefficients apply to the FWD with $R_{th(j-c)D} = 43 \text{ K/kW}$. Because the single-port model has one thermal port, one network must be chosen for the pair; using the IGBT network is the usual choice when the IGBT carries the larger share of the loss. The two-port version uses both networks, one per port.

7 Parameter extraction from the datasheet

Two points deserve attention when the parameters are taken from a datasheet.

Temperature. The tabulated switching energies of the reference module are specified at $T_{vj} = 150^\circ\text{C}$, whereas the conduction voltages are tabulated at 25°C , 125°C and 150°C . A parameter set that is consistent at 125°C therefore requires reading the energies from the dashed curves rather than from the table. For the reference module the resulting values at 1200 A are approximately 130 mJ , 285 mJ and 205 mJ for E_{on} , E_{off} and E_{rr} , i.e. some 5 % to 10 % below the tabulated 150°C figures. These are graphical readings and should be treated as such.

Gate resistance. The tabulated energies are measured at $R_G = 0 \Omega$, which is not an operating condition. The datasheet curves of switching energy versus external gate resistance show a strong dependence: at the maximum recommended turn-on resistance of 6.8Ω the turn-on energy is roughly an order of magnitude larger than at $R_G = 0 \Omega$, while the recovery energy decreases and the turn-off energy roughly doubles at the maximum recommended turn-off resistance of 15Ω . Entering the tabulated values without correcting for the actual gate resistance leads to a gross under-estimate of the turn-on loss. The energies must be read at the gate resistance of the actual driver.

8 Variant with separate thermal ports

The component `igbt_simple_2th` keeps the equations of Sections 3–5 unchanged and splits the loss into two independent paths, one per chip. It adds two thermal ports, `Ht` for the transistor and `Hd` for the diode, two power outputs `Pt` and `Pd`, and one parameter, $V_{rr,th}$ (default 50 V), used to detect the recovery event.

8.1 Loss split

Conduction separates naturally, since the two branch currents are already distinct state variables of the model. The switching energies are accumulated in two event variables, E_t for the transistor and E_d for the diode, each with its own first-order lag:

$$P_t = v i_t + \frac{E_t - E_{lp,t}}{\tau_p}, \quad E_t \text{ fed by } E_{on}, E_{off}, \quad (14)$$

$$P_d = v i_d + \frac{E_d - E_{lp,d}}{\tau_p}, \quad E_d \text{ fed by } E_{rr}. \quad (15)$$

The two heat flows are bound to the two ports as $Q_t = -P_t$ and $Q_d = -P_d$ with the sign convention of Section 6.

8.2 Local detection of the recovery event

The instant at which the diode is commutated off is imposed by the complementary switch of the leg and is not directly observable from the terminals of a single switch position. It is, however, observable indirectly: it is the only instant at which the terminal voltage rises from the diode conduction level to the blocking level while the transistor is not the cause of the transition. The model therefore triggers on

$$v \uparrow V_{rr,th}, \quad V_f < V_{rr,th} \ll V_{dc}, \quad (16)$$

and scales E_{rr} with a held diode current i_{dh} governed by a three-branch law:

$$\dot{i}_{dh} = \begin{cases} \frac{|i_d| - i_{dh}}{\tau_s}, & v < -V_f \quad (\text{diode conducting: track}), \\ -\frac{i_{dh}}{\tau_s}, & g > V_{th} \quad (\text{transistor gated on: flush}), \\ 0, & \text{otherwise} \quad (\text{dead time: hold}). \end{cases} \quad (17)$$

The flush branch is what makes the detection self-selecting. The voltage rise above $V_{rr,th}$ occurs once per switching period in both half periods of the output fundamental, but only in one of them does it correspond to a recovery, and (17) guarantees that i_{dh} is non-zero only in that one. Table 4 follows the two cases.

Table 4: Behaviour of the recovery detection over the two half periods of the output current, for one switch position.

	Diode half period	Transistor half period
Chip carrying the load current	FWD	IGBT
Branch of (17) in the on-state	track	flush
i_{dh} during the dead time	held	≈ 0
Cause of the voltage rise	complementary turn-on	own turn-off
Energy added at the event	$E_{rr}(i_{dh})$	≈ 0

The hold branch covers the dead time: the gate is already low while the diode is still conducting, and the current must not be lost before the commutation actually happens. The order of the branches matters, because during the freewheeling interval the gate of the switch position is typically high while the current flows in the diode; testing the diode conduction first ensures that this interval is tracked and not flushed.

8.3 Event chain

The three events are written as a single `when/elsewhen` chain:

```

1  events
2    when edge(g > (Vth + Vhyst))
3      E_t = E_t + Eon_ref *(abs(i_h) /Ic_ref)*(abs(v_h)/Vdc_ref);
4    elsewhen edge(g < (Vth - Vhyst))
5      E_t = E_t + Eoff_ref*(abs(i_h) /Ic_ref)*(abs(v_h)/Vdc_ref);
6    elsewhen edge(v > V_rr_th)
7      E_d = E_d + Err_ref *(abs(i_dh)/Ic_ref)*(abs(v_h)/Vdc_ref);
8    end
9  end

```

The chain form is required for the same reason as in the single-port version: separate `when` clauses acting on the same event variable are rejected because their predicates cannot be proved mutually exclusive. In the transistor half period the turn-off predicate and the voltage-rise predicate become true almost simultaneously; whether the solver resolves them in one or in two event iterations is immaterial, since the recovery term is zero there.

8.4 Thermal connection

Each port takes its own junction-to-case network, built from the normalised Foster coefficients of Section 6 scaled with $R_{th(j-c)Q} = 28 \text{ K/kW}$ for `Ht` and $R_{th(j-c)D} = 43 \text{ K/kW}$ for `Hd`. Both networks are connected to a common case node, followed by $R_{th(c-s)} = 10 \text{ K/kW}$ per module and by the heatsink model. The internal nodes of a Foster network have no physical meaning, but its terminal behaviour reproduces the datasheet Z_{th} , and connecting both chips to a shared case node is the usual practice.

8.5 Use in a dimensioning calculation

With the two ports available, the peak junction temperature of each chip becomes a direct simulation output. Two points are worth checking explicitly.

First, the peak depends on the output frequency. At low fundamental frequency the thermal ripple over a half period becomes dominant and is not captured by the average loss: the transient at the lowest fundamental frequency of the duty profile, not the mean value, is the sizing case.

Second, the diode is not necessarily the less critical chip. It carries the full load current during a half period, its junction-to-case resistance is significantly higher than that of the transistor, and its recovery loss is concentrated in the same half period in which it conducts. A FWD with a lower average loss than the IGBT can therefore reach a higher peak junction temperature, which is precisely the effect that the single-port version, and the approximate attribution of E_{rr} , would hide.

9 Validity limits

The model does not represent:

- the switching transient, hence no dv/dt or di/dt stress, no overshoot due to stray inductance, no tail current and no recovery current on the electrical terminals;

- the temperature dependence of the conduction drops and of the switching energies;
- the dependence of the switching energies on the gate resistance, the stray inductance and the DC-link decoupling;
- the difference between IGBT and FWD junction temperatures, in the single-port version only;
- any short-circuit, desaturation or avalanche behaviour;
- the non-linearity of the output characteristic, unless R_{on} and R_d are set to the datasheet slopes.

Within these limits the model reproduces the loss balance of a hard-switched converter with the accuracy of the datasheet data themselves, at a computational cost close to that of an ideal switch. Validation against a vendor loss calculator, at fixed junction temperature and identical gate resistance, is the recommended acceptance test.

A Source listings

A.1 Single thermal port

```

1  component igbt_simple
2  % IGBT_SIMPLE Simplified IGBT + antiparallel FWD with thermal port
3  %
4  % Conduction : fixed Vce_sat (IGBT) and Vf (diode); Ron/Rd only for
5  % numerical conditioning, not for accuracy.
6  % Switching : single-point Eon/Eoff/Err, linearly scaled with the actual
7  % commutated current and blocking voltage:
8  % E = E_ref * (Ic/Ic_ref) * (Vdc/Vdc_ref)
9  % Thermal : total loss (conduction + switching) is injected into port H.
10 %
11 % Ic and Vdc are not taken at the switching event itself (the solver value
12 % there is already the post-transition one) but from two fast samplehold
13 % states:
14 % i_h : IGBT current, tracked while the gate is ON -> value before turn-off
15 % and, one period later, the current to be commutated at turn-on
16 % v_h : terminal voltage, tracked while the gate is OFF -> DC-link voltage
17 %
18 % Err is charged to the turn-on event of this device (physically it belongs
19 % to the FWD of the complementary switch). Leg losses are correct, the
20 % split between IGBT and FWD junction is approximate. Set Err_ref = 0 if the
21 % diode is modelled separately.
22 %
23 % Default parameters: Mitsubishi CM1200DW-34T, 1700 V / 1200 A.
24
25 nodes
26     p = foundation.electrical.electrical; % C:left
27     n = foundation.electrical.electrical; % E:right
28     H = foundation.thermal.thermal; % H:left
29 end
30
31 inputs
32     g = { 0, 'V' }; % G:left
33 end
34
35 outputs
36     P = { 0, 'W' }; % P:right
37 end
38

```

```

39 parameters
40     % --- conduction (Tvj = 125 C, terminal values) ---
41     Vce_sat = { 2.40, 'V' }; % Collector-emitter on-state voltage
42     Vf = { 2.80, 'V' }; % Diode forward voltage
43
44     % --- gate ---
45     Vth = { 6, 'V' }; % Gate-emitter threshold voltage
46     Vhyst = { 0.85, 'V' }; % Half hysteresis band for the switching events
47
48     % --- switching, single point ---
49     Eon_ref = { 138, 'mJ' }; % Turn-on energy at Ic_ref, Vdc_ref
50     Eoff_ref = { 309, 'mJ' }; % Turn-off energy at Ic_ref, Vdc_ref
51     Err_ref = { 220, 'mJ' }; % Reverse recovery energy at Ic_ref, Vdc_ref
52     Ic_ref = { 1200, 'A' }; % Reference current of the energies
53     Vdc_ref = { 1000, 'V' }; % Reference voltage of the energies
54
55     % --- numerical ---
56     Ron = { 0.05, 'mOhm' }; % IGBT on-state series resistance
57     Rd = { 0.05, 'mOhm' }; % Diode series resistance
58     Goff = { 1e-6, '1/Ohm' }; % Off-state conductance
59     tau_s = { 1, 'us' }; % Sample&hold time constant (<< on-time)
60     tau_p = { 200, 'us' }; % Loss averaging time constant (2-5 x Tsw)
61 end
62
63 variables
64     i = { 0, 'A' }; % terminal current, C -> E
65     v = { 0, 'V' }; % terminal voltage, C - E
66     i_t = { 0, 'A' }; % IGBT current
67     i_d = { 0, 'A' }; % diode current
68     i_h = { 0, 'A' }; % held commutated current
69     v_h = { 0, 'V' }; % held blocking voltage
70     E_lp = { 0, 'J' }; % low-pass state of the switching energy
71     Q = { 0, 'W' }; % heat flow into the component through H
72 end
73
74 variables (Event = true)
75     E_sw = { 0, 'J' }; % cumulative switching energy
76 end
77
78 branches
79     i : p.i -> n.i;
80     Q : H.Q -> *; % positive Q = heat flowing INTO the component
81 end
82
83 equations
84     assert(Vce_sat > 0)
85     assert(Vf > 0)
86     assert(Ic_ref > 0)
87     assert(Vdc_ref > 0)
88     assert(tau_s > 0)
89     assert(tau_p > 0)
90     assert(Vhyst > 0)
91
92     v == p.v - n.v;
93     i == i_t + i_d;
94
95     % ----- conduction -----
96     if (g > Vth) && (v > Vce_sat)
97         i_t == (v - Vce_sat)/Ron;
98     else
99         i_t == v*Goff;
100     end
101

```

```

102     if v < -Vf
103         i_d == (v + Vf)/Rd;
104     else
105         i_d == v*Goff;
106     end
107
108     % ----- sample & hold of Ic and Vdc -----
109     if g > Vth
110         i_h.der == (i_t - i_h)/tau_s; % track while ON
111     else
112         i_h.der == 0; % hold while OFF
113     end
114
115     if (g < Vth) && (v > 0)
116         v_h.der == (v - v_h)/tau_s; % track the blocking voltage
117     else
118         v_h.der == 0;
119     end
120
121     % ----- losses -----
122     % E_sw is a staircase; the first-order lag turns each step into a
123     % power pulse whose time integral is exactly the step height.
124     E_lp.der == (E_sw - E_lp)/tau_p;
125
126     P == v*i + (E_sw - E_lp)/tau_p;
127     Q == -P; % dissipated power leaves through H
128 end
129
130 events
131     % A single when/elsewhen chain: the two branches are mutually exclusive by
132     % construction, so E_sw is updated by one event equation only.
133     % turn-on: Eon of this IGBT + Err of the complementary FWD
134     when edge(g > (Vth + Vhyst))
135         E_sw = E_sw + (Eon_ref + Err_ref)*(abs(i_h)/Ic_ref)*(abs(v_h)/Vdc_ref);
136
137     % turn-off
138     elseif edge(g < (Vth - Vhyst))
139         E_sw = E_sw + Eoff_ref*(abs(i_h)/Ic_ref)*(abs(v_h)/Vdc_ref);
140     end
141 end
142
143 end

```

A.2 Separate thermal ports

```

1 component igbt_simple_2th
2 % IGBT_SIMPLE_2TH Simplified IGBT + antiparallel FWD, separate thermal ports
3 %
4 % Same modelling assumptions as IGBT_SIMPLE, but the losses of the transistor
5 % and of the diode are kept separate and delivered to two thermal ports:
6 % Ht : IGBT chip -> conduction (v*i_t) + Eon + Eoff
7 % Hd : FWD chip -> conduction (v*i_d) + Err
8 %
9 % Err attribution
10 % -----
11 % The recovery energy of THIS diode is dissipated when the complementary
12 % switch of the leg turns on. That instant is detected locally as the moment
13 % the terminal voltage rises above V_rr_th while the diode was conducting.
14 % The diode current before the commutation is kept in the state i_dh, which
15 % tracks the diode current while it conducts, is flushed to zero while the
16 % transistor is gated on, and holds otherwise (dead time). As a result:
17 % - in the half period in which the diode conducts, one Err event per

```

```

18 % switching period is generated with the correct current;
19 % - in the half period in which the transistor conducts, the same voltage
20 % rise occurs at turn-off but i_dh has been flushed, so Err = 0.
21 %
22 % Default parameters: Mitsubishi CM1200DW-34T, 1700 V / 1200 A.
23 % Suggested thermal networks (datasheet, normalised Foster coefficients):
24 % Ht : Rth(j-c)Q = 28 K/kW Hd : Rth(j-c)D = 43 K/kW
25 % both connected to a common case node, then Rth(c-s) = 10 K/kW per module.
26
27 nodes
28     p = foundation.electrical.electrical; % C:left
29     n = foundation.electrical.electrical; % E:right
30     Ht = foundation.thermal.thermal; % Ht:left
31     Hd = foundation.thermal.thermal; % Hd:right
32 end
33
34 inputs
35     g = { 0, 'V' }; % G:left
36 end
37
38 outputs
39     Pt = { 0, 'W' }; % Pt:right
40     Pd = { 0, 'W' }; % Pd:right
41 end
42
43 parameters
44     % --- conduction (Tvj = 125 C, terminal values) ---
45     Vce_sat = { 2.40, 'V' }; % Collector-emitter on-state voltage
46     Vf = { 2.80, 'V' }; % Diode forward voltage
47
48     % --- gate ---
49     Vth = { 6, 'V' }; % Gate-emitter threshold voltage
50     Vhyst = { 0.85, 'V' }; % Half hysteresis band for the switching events
51
52     % --- switching, single point ---
53     Eon_ref = { 138, 'mJ' }; % Turn-on energy at Ic_ref, Vdc_ref
54     Eoff_ref = { 309, 'mJ' }; % Turn-off energy at Ic_ref, Vdc_ref
55     Err_ref = { 220, 'mJ' }; % Reverse recovery energy at Ic_ref, Vdc_ref
56     Ic_ref = { 1200, 'A' }; % Reference current of the energies
57     Vdc_ref = { 1000, 'V' }; % Reference voltage of the energies
58
59     % --- numerical ---
60     V_rr_th = { 50, 'V' }; % Blocking detection level for the Err event
61     Ron = { 0.05, 'mOhm' }; % IGBT on-state series resistance
62     Rd = { 0.05, 'mOhm' }; % Diode series resistance
63     Goff = { 1e-6, '1/Ohm' }; % Off-state conductance
64     tau_s = { 1, 'us' }; % Sample&hold time constant (<< on-time)
65     tau_p = { 200, 'us' }; % Loss averaging time constant (2-5 x Tsw)
66 end
67
68 variables
69     i = { 0, 'A' }; % terminal current, C -> E
70     v = { 0, 'V' }; % terminal voltage, C - E
71     i_t = { 0, 'A' }; % IGBT current
72     i_d = { 0, 'A' }; % diode current
73     i_h = { 0, 'A' }; % held IGBT commutated current
74     i_dh = { 0, 'A' }; % held diode current before recovery
75     v_h = { 0, 'V' }; % held blocking voltage
76     E_lpt = { 0, 'J' }; % low-pass state, IGBT switching energy
77     E_lpd = { 0, 'J' }; % low-pass state, diode switching energy
78     Qt = { 0, 'W' }; % heat flow into the component through Ht
79     Qd = { 0, 'W' }; % heat flow into the component through Hd
80 end

```

```

81
82 variables (Event = true)
83     E_t = { 0, 'J' }; % cumulative IGBT switching energy
84     E_d = { 0, 'J' }; % cumulative diode recovery energy
85 end
86
87 branches
88     i : p.i -> n.i;
89     Qt : Ht.Q -> *; % positive Q = heat flowing INTO the component
90     Qd : Hd.Q -> *;
91 end
92
93 equations
94     assert(Vce_sat > 0)
95     assert(Vf > 0)
96     assert(Ic_ref > 0)
97     assert(Vdc_ref > 0)
98     assert(tau_s > 0)
99     assert(tau_p > 0)
100    assert(Vhyst > 0)
101    assert(V_rr_th > Vf)
102
103    v == p.v - n.v;
104    i == i_t + i_d;
105
106    % ----- conduction -----
107    if (g > Vth) && (v > Vce_sat)
108        i_t == (v - Vce_sat)/Ron;
109    else
110        i_t == v*Goff;
111    end
112
113    if v < -Vf
114        i_d == (v + Vf)/Rd;
115    else
116        i_d == v*Goff;
117    end
118
119    % ----- sample & hold -----
120    % IGBT current: tracked while ON, held while OFF.
121    if g > Vth
122        i_h.der == (i_t - i_h)/tau_s;
123    else
124        i_h.der == 0;
125    end
126
127    % Blocking voltage: tracked while OFF and forward biased.
128    if (g < Vth) && (v > 0)
129        v_h.der == (v - v_h)/tau_s;
130    else
131        v_h.der == 0;
132    end
133
134    % Diode current magnitude: tracked while the diode conducts, flushed while
135    % the transistor is gated on, held during the dead time.
136    if v < -Vf
137        i_dh.der == (-i_d - i_dh)/tau_s;
138    elseif g > Vth
139        i_dh.der == -i_dh/tau_s;
140    else
141        i_dh.der == 0;
142    end
143

```

```

144 % ----- losses -----
145 E_lpt.der == (E_t - E_lpt)/tau_p;
146 E_lpd.der == (E_d - E_lpd)/tau_p;
147
148 Pt == v*i_t + (E_t - E_lpt)/tau_p;
149 Pd == v*i_d + (E_d - E_lpd)/tau_p;
150
151 Qt == -Pt;
152 Qd == -Pd;
153 end
154
155 events
156 % One when/elsewhen chain: the branches are mutually exclusive by
157 % construction, so no event variable is updated by two event equations.
158
159 % turn-on of the IGBT
160 when edge(g > (Vth + Vhyst))
161     E_t = E_t + Eon_ref*(abs(i_h)/Ic_ref)*(abs(v_h)/Vdc_ref);
162
163 % turn-off of the IGBT
164 elsewhen edge(g < (Vth - Vhyst))
165     E_t = E_t + Eoff_ref*(abs(i_h)/Ic_ref)*(abs(v_h)/Vdc_ref);
166
167 % reverse recovery of the FWD, forced by the complementary switch
168 elsewhen edge(v > V_rr_th)
169     E_d = E_d + Err_ref*(abs(i_dh)/Ic_ref)*(abs(v_h)/Vdc_ref);
170 end
171 end
172
173 end

```