Technical Note

Power Electronics and Control Systems

Single-Phase Grid-Tied T-Type Inverter:

model, control design and discrete implementation

The controller of the library block ***afe_single_phase_ttype*** *(**afe_sp_ttype_ctrl_pwm**):*

virtual-dq current loop on the fundamental of the current, single-phase PLL, DC-link voltage loop and three-level modulation

Authors: Davide Bagnara

Revision: 01

Date: October 2026

Abstract: This note documents the control of the single-phase three-level T-type grid-tied inverter implemented in the MATLAB Function `afe_sp_ttype_ctrl_pwm` of the library block `afe_single_phase_ttype`, the AC module of the solid-state-transformer test bench (50 kW, 800 V DC link, one phase of a 690 V system, 4 kHz double update). The converter has a single physical current: a first harmonic tracker estimates its fundamental and the quadrature of the fundamental, the pair is regulated by a vector PI in the dq frame of a single-phase PLL, with the DC-link feed-forward, and the modulation vector is projected back on the single axis. The note gives the plant model (LCL resonance at 1.4 kHz, above $f_s/6$), the control structure block by block and an analysis of the current loop that is exact for the single-phase case: with a locked PLL the loop is the stationary-frame controller $C_{eq}(s) = k_{p,i}H_u + k_{i,i}\,(sH_u - \omega_0 H_v)/(s^2+\omega_0^2)$, a proportional-resonant controller shaped by the two outputs of the tracker. The tracker gain-stabilizes the filter resonance but leaks a DC input into both outputs, so that the controller has the DC gain $0.75k_{p,i} - 1.24k_{i,i}/\omega_0$, negative for $k_{i,i}/k_{p,i} > 190\,\mathrm{rad/s}$: the library default ($k_{p,i} = 0.1$, $k_{i,i} = 20\,\mathrm{s}^{-1}$) leaves a marginally unstable DC mode and $k_{p,i} = 0.15$ is recommended (crossover 112 Hz, phase margin 44°, DC pole $-30\,\mathrm{s}^{-1}$). The PLL is shown to be a SOGI-QSG with $k = 0.5$ followed by a type-1 loop and an angle observer; the DC-link loop (8 Hz, moving average over one grid period), the three-level modulator and the discrete implementation are reviewed in the same way. A companion Python script reproduces every number and figure with a sampled-data simulation of the controller as coded.

Revision history

Rev.	Date	Description	Authors
00	June 2020	First issue: three current control strategies compared.	Davide Bagnara
01	October 2026	Rewritten for the T-type AFE block of the library.	Davide Bagnara

Project Repository: library.git (masked_models/afe_single_phase_ttype)

Framework: MATLAB/Simulink/Simscape; Python 3 (companion script)

Contents

1 Scope **2**

2 System, notation and plant model **2**
2.1 Power stage and per-unit base . . . 2
2.2 Timing of the digital control . . . 3
2.3 Plant model . . . 4
2.4 Three-level modulation . . . 5

3 Control structure **5**
3.1 Overview . . . 5
3.2 Single-phase PLL . . . 6
3.3 First harmonic tracker on the current . . . 7
3.4 Current loop with the DC-link feed-forward . . . 8
3.5 DC-link voltage loop (mode 1) . . . 9
3.6 Limiters, anti-windup, enable and master/slave . . . 9

4 Analysis of the current loop **9**
4.1 The exact stationary-frame equivalent . . . 9
4.2 Loop gain, crossover and margins . . . 10
4.3 The LCL resonance above $f_s/6$: gain stabilization by the FHT . . . 12
4.4 The DC mode . . . 13
4.5 Closed-loop modes and transients . . . 14

5 Analysis of the PLL **15**
5.1 Virtual quadrature: equivalence with the SOGI-QSG . . . 15
5.2 PLL loop and angle observer . . . 16

6 Analysis of the DC-link voltage loop **16**

7 Discrete-time implementation **18**
7.1 One control step . . . 18
7.2 PI integrators . . . 19
7.3 Acquisition delay and DC-link feed-forward . . . 19
7.4 PLL: low passes, feedback of the virtual component and observer . . . 20
7.5 FHT: internal model, gains and output timing . . . 20
7.6 Modulator . . . 21
7.7 Summary . . . 22

8 Numerical verification **22**

9 Parameters **27**

10 Conclusions **27**

1 Scope

The converter considered here is a single-phase three-level T-type voltage-source inverter with an LC output filter, connected to one phase of a three-phase grid through a line inductance: the AC module of the solid-state transformer (SST) test bench, where two modules in series on one line share the phase voltage of a 690 V system and each is fed on its DC link by a CLLC DC transformer. The control is implemented in the MATLAB Function `afe_sp_ttype_ctrl_pwm` of the library block `afe_single_phase_ttype` (model `afe_single_phase_ttype_mod1`, folder `library/masked_models/afe_single_phase_ttype`), which holds the acquisitions, the single-phase PLL, the current loop, the DC-link voltage loop and the three-level PWM of one converter in one block, with a master/slave mode for modules in series; the power stage is the Simscape component `afe_ttype_ssc.afe_single_phase_ttype` (`library/foundation/pwr_electronics/+afe_ttype_ssc`). The block is used by the bench model `sst_cllc_ttype_inv.slx` of the solid-state-transformers repository (folder `sst_based_on_full_bridge_ttype_inverter/sst_single_phase_cllc_single_phase_ttype_inv`, parameters in `private/sst_cllc_ttype_param.m`), where the same control was first built with Simulink blocks (`single_phase_inverter_modA/B`); the block reproduces that control operation by operation, with the differences listed in Sect. 7.

The first issue of this note (June 2020) compared three current control strategies for the single-phase inverter on a unified state-space model: the resonant PI in the stationary frame, the virtual-dq control with the quadrature component generated by a SOGI and the virtual-dq control with the quadrature component generated by a harmonic observer. The third is the one implemented; this revision documents it as coded and replaces the comparison with the exact analysis of the implemented loop. The note describes the control, not the power stage: Sect. 2 fixes the notation and the plant model, Sect. 3 walks through the control structure, Sect. 4 is the analysis of the current loop (the equivalent stationary-frame controller, margins, the filter resonance and the DC mode), Sect. 5 that of the PLL, Sect. 6 that of the DC-link voltage loop, Sect. 7 the discrete implementation operation by operation, Sect. 8 the numerical verification and Sect. 9 the parameters. Every number of the note comes from the companion script `single_phase_grid_tied_inverter_analysis.py`, which builds the linear model of the module (plant, delays and controller written as in the code), evaluates it in the frequency domain and simulates the controller as coded on the average model of the power stage.

2 System, notation and plant model

2.1 Power stage and per-unit base

Fig. 1 shows one module: the split DC link (C_{dc1}, C_{dc2}, neutral point np), the two T-type legs u and v (outer switches Q_1, Q_4 to the DC rails, bidirectional switch Q_2, Q_3 to the neutral point), the converter-side inductors L_1 (R_1) on line a and L_2 (R_2) on line b, the filter capacitor C_f with its series resistance R_{cf} across the terminals a, b, and beyond the terminals the line inductance L_g (R_g) to the grid EMF e_g. The control measures the converter current i_s (inductor of line a, positive out of the bridge), the terminal voltage $u_{ac} = u_a - u_b$ and the DC-link voltage u_{dc} (with the two bank voltages, for the log); the grid current is not used.

All the signals of the control are per unit of the converter base: $u_{bez} = 0.9\,u_{dc,nom} = 720\,\mathrm{V}$ is the end of the linear modulation range of the three-level bridge (the peak of the AC voltage the bridge can produce with 10 % of margin) and $i_{bez} = \sqrt{2}\,I_n = 177.5\,\mathrm{A}$ is the peak of the nominal line current ($I_n = P_n/U_g = 125.5\,\mathrm{A}$ rms for 50 kW at $U_g = 690/\sqrt{3} = 398.4\,\mathrm{V}$); $z_{bez} = u_{bez}/i_{bez} = 4.056\,\Omega$. Inductances and capacitances in per unit are times, $L' = L/z_{bez}$ and $C' = C\,z_{bez}$ in seconds. The DC-link voltage is per unit of $u_{dc,nom} = 800\,\mathrm{V}$ and the grid amplitude is $u_{g,nom} = \sqrt{2}\,U_g/u_{bez} = 0.7825\,\mathrm{pu}$. The output of the current controller is a voltage y in per unit




Figure 1: One module: split DC link, T-type legs u and v (each Q a SiC MOSFET with its body diode; Q_2, Q_3 in common-source connection to the neutral point), output filter L_1, L_2, C_f, R_{cf}, and beyond the terminals a, b the line inductance L_g, R_g to the grid EMF e_g (for a module in series with a second one, half of the phase EMF and one of the two line inductors). Measurements: i_s, u_{ac}, u_{dc}.

of $u_{dc,nom}$, which the DC-link feed-forward turns into the modulation index $m = y/u_{dc}$ (u_{dc} in pu, Sect. 3.4); leg u is modulated with m and leg v with $-m$, so that the bridge voltage averaged over a switching period is $u_s = m\,u_{dc}$ and, in per unit of u_{bez},

$$u_s = k_{mod}\,y, \qquad k_{mod} = \frac{u_{dc,nom}}{u_{bez}} = \frac{1}{0.9} = 1.111, \tag{2.1}$$

independent of the actual DC-link voltage (up to the one-step delay of its sample, Sect. 7.3). k_{mod} is the gain of the plant seen by the controller.

2.2 Timing of the digital control

The carrier is triangular at $f_{pwm} = 4\,\text{kHz}$ and the control runs twice per carrier period (double update), at its bottom and at its top (the TRGO flag): the control period is $t_s = 1/(2f_{pwm}) = 125\,\mu\text{s}$, $f_s = 8\,\text{kHz}$. The acquisitions are sampled on the TRGO and quantized ($q = 2^{-11}$ pu); the control step k uses the samples taken at step $k-1$ (one-step acquisition delay, the model of the conversion and computation time) and the modulation index it computes is loaded at once and acts over the following half period. The loop therefore sees the usual delay of a digital PWM converter, one step of computation plus the half-step average of the hold [1]:

$$D(s) = \mathrm{e}^{-1.5\,t_s s}, \qquad 5.0^\circ \text{ of acquisition delay and } 2.5^\circ \text{ of hold at the crossover of Sect. 4.2 (112 Hz).} \tag{2.2}$$

In discrete time the delay is one sample (z^{-1}) in front of a zero-order hold; this is how the companion script models it. The block itself runs every t_c (500 ns by default, the step of the Simscape local solver): the carrier, the TRGO and the gate commands are computed every t_c, so the switching instants are quantized to t_c (Sect. 7.6).



2.3 Plant model

In per-unit quantities, with $L'_c = L'_1 + L'_2$ and $R'_c = R'_1 + R'_2$ the two converter-side inductors in series (the same current flows in both), the module of Fig. 1 is the third-order system

$$\begin{aligned} L'_c \frac{\mathrm{d}i_s}{\mathrm{d}t} &= k_{mod}\, y - u_c - R'_{cf}(i_s - i_g) - R'_c\, i_s, \\ C'_f \frac{\mathrm{d}u_c}{\mathrm{d}t} &= i_s - i_g, \\ L'_g \frac{\mathrm{d}i_g}{\mathrm{d}t} &= u_c + R'_{cf}(i_s - i_g) - R'_g\, i_g - e_g, \end{aligned} \tag{2.3}$$

with the terminal voltage $u_{ac} = u_c + R'_{cf}(i_s - i_g)$. Table 1 gives the values. Two frequencies characterize the plant (Fig. 2): the resonance of the LC filter alone, $1/(2\pi\sqrt{L_c C_f}) = 1007\,\mathrm{Hz}$, which the converter sees with the terminals open, and the LCL resonance with the line inductance,

$$f_{res} = \frac{1}{2\pi\sqrt{(L_c \parallel L_g)\, C_f}} = 1424\,\mathrm{Hz} \qquad (L_g = 0.5\,\mathrm{mH}), \tag{2.4}$$

with the characteristic impedance $Z_{res} = \sqrt{(L_c \parallel L_g)/C_f} = 2.24\,\Omega$, damped only by R_{cf} ($\zeta \simeq R_{cf}/(2Z_{res}) = 0.011$, open-loop pole pair $\sigma = -107\,\mathrm{s}^{-1}$ at 1424 Hz). The LCL resonance of the bench is *above* the critical frequency $f_s/6 = 1333\,\mathrm{Hz}$ of the converter-current feedback [2]: the loop cannot damp it with the current feedback alone (the phase of the delayed plant there is beyond $-180°$, Fig. 6) and must be *gain stabilized*, $|L(\mathrm{j}\omega_{res})| < 1$, which is what the first harmonic tracker provides (Sect. 4.3). The resonance crosses $f_s/6$ for $L_g = 0.66\,\mathrm{mH}$; with a stiff grid at the terminals ($L_g \to 0$) the capacitor is shorted and the plant is the converter inductance alone. Below the resonance the capacitor is an open circuit and the converter sees $L_c + L_g$ and $R_c + R_g$: the plant is the integrator

$$P(s) \simeq \frac{k_{mod}}{(L'_c + L'_g)\, s + R'_c + R'_g}, \qquad \frac{k_{mod}}{L'_c + L'_g} = 4507\,\mathrm{s}^{-1}, \qquad \frac{L'_c + L'_g}{R'_c + R'_g} = 72\,\mathrm{ms}, \tag{2.5}$$

with the real pole at $-13.9\,\mathrm{s}^{-1}$ of the loop resistance $R' = R'_c + R'_g = 3.43 \cdot 10^{-3}$ pu (13.9 mΩ: the model has only the copper of the inductors; the devices add about 15 mΩ more, Sect. 4.4). The grid EMF e_g enters the plant as a disturbance on i_g and, through the capacitor, on i_s: at the fundamental the converter must produce $u_s \simeq e_g + \mathrm{j}\omega_0(L'_c + L'_g)\, i_s$, i.e. $m_d = 0.706$, $m_q = 0.075$ at 1 pu of current in phase with the terminal voltage (Sect. 8).

Table 1: Plant of one module (`afe_single_phase_ttype_param_example.m` = `sst_cllc_ttype_param.m`; $z_{bez} = 4.056\,\Omega$).

element	value	per unit
converter inductors $L_1 = L_2$, $R_1 = R_2$	250 µH, 2.0 mΩ each	$L'_c = 123.3$ µs, $R'_c = 0.00097$
filter capacitor C_f, R_{cf}	50 µF, 50 mΩ	$C'_f = 202.8$ µs ($\omega_0 C'_f = 0.064$), $R'_{cf} = 0.0123$
line inductance L_g, R_g (one bench inductor)	0.5 mH, 10 mΩ	$L'_g = 123.3$ µs, $R'_g = 0.00247$
DC link $C_{dc1} = C_{dc2}$ (C_{dc} series)	6 mF (3 mF)	ripple 66 V pk-pk (8.3 %) at 50 kW
grid	398.4 V rms, 563.4 V peak, 50 Hz	$u_{g,nom} = 0.7825$
modulation gain, control period	$u_{dc,nom} = 800$ V, $f_{pwm} = 4$ kHz	$k_{mod} = 1.111$, $t_s = 125$ µs
resonances	LC 1007 Hz, LCL 1424 Hz	$f_s/6 = 1333$ Hz




Figure 2: Plant $P(s) = i_s/y$ (converter current per unit of controller output, continuous time) for three values of the line inductance and for a stiff grid at the terminals. The LCL resonance moves from 1.4 kHz (bench) to 1.2 kHz with 1 mH of line and to 1.9 kHz with 0.2 mH; $f_s/6$ and $f_s/2$ are marked.

2.4 Three-level modulation

Each T-type leg produces three voltages against the neutral point, $+u_{dc}/2$ (Q_1 on), 0 (Q_2 and Q_3 on) and $-u_{dc}/2$ (Q_4 on). With the reference $m \in [-1, 1]$ of leg u compared with the carrier $r \in [0, 1]$ (Sect. 7.6), in the positive half-wave the leg switches between $+u_{dc}/2$ and 0 with duty m and in the negative one between 0 and $-u_{dc}/2$ with duty $-m$; leg v does the same with $-m$. The bridge voltage $u_s = u_u - u_v$ therefore takes the values 0, $\pm u_{dc}/2$ and $\pm u_{dc}$ and, with the two legs on the same carrier, its first switching harmonic is at $2f_{pwm}$ (Fig. 13); its average over a switching period is $m\,u_{dc}$. The current ripple is that of a two-level bridge at twice the frequency and half the voltage,

$$\Delta i_{pp,max} = \frac{u_{dc}/2}{4\,L_c}\,\frac{1}{2f_{pwm}} = 25\,\mathrm{A} \quad (14\,\%\ \text{of}\ i_{bez}), \tag{2.6}$$

at the worst duty. The dead time between Q_1 and Q_3 (Q_4 and Q_2) is 300 ns, quantized to the block step t_c.

3 Control structure

3.1 Overview

Fig. 3 is the block diagram of the control as coded in `afe_sp_ttype_ctrl_pwm` (signal names as in the code and in the log index `afe_single_phase_ttype_log_index.m`). The chain, executed once per control step, is:

1. **Acquisitions.** i_s, u_{ac}, u_{dc} (and the two bank voltages) sampled at the TRGO, quantized, used at the next step; an optional Gaussian noise ($\sigma = 0.01$ pu by default, the band-limited white noise of the bench

model) is added to the current sample.

2. **Clock alignment.** A PI on the difference between the master time and the local clock corrects the local clock from the next step; with zero gains (the default) the local clock is the master time. It keeps the carriers of several blocks aligned and does not interact with the loops.
3. **Single-phase PLL.** The terminal voltage $u_g = u_{ac}/u_{g,nom}$ is the α component of a virtual vector whose β component is generated by a first-order low pass in the synchronous frame fed back to the stationary one (Sect. 3.2); the PI on the quadrature component u_η drives the angle θ, and a double-integrator observer on θ gives $\hat{\theta}$, the angle of every frame transformation of the control, and the frequency estimate $\hat{\omega}$.
4. **First harmonic tracker (FHT).** A resonant observer on the acquired current gives the fundamental $\hat{\imath}_\alpha$ and its quadrature $\hat{\imath}_\beta$ (Sect. 3.3); the pair is rotated into the dq frame of $\hat{\theta}$: i_d, i_q.
5. **References.** Mode 0: i_d^* is a rate-limited step (1 pu from 0.35 s with 2 pu/s by default), $i_q^* = i_{q,ref}$. Mode 1: i_d^* is the output of the DC-link voltage loop (Sect. 3.5), negative when the DC link must charge. Positive i_d is current out of the bridge in phase with the terminal voltage: power from the DC link to the AC side.
6. **Current loop.** Vector PI ($k_{p,i}$, $k_{i,i}$) on ($i_d^* - i_d$, $i_q^* - i_q$); the outputs are divided by the acquired DC-link voltage (feed-forward) and limited to the unit circle, giving the modulation vector (m_d, m_q) with a clip flag for the next step. At the first step after the enable the integrators are pre-loaded with the terminal voltage (bumpless start).
7. **Modulation.** $m = m_d \cos\hat{\theta} - m_q \sin\hat{\theta}$, the α component of the modulation vector, is the reference of leg u; leg v gets $-m$; the gate commands with the dead time are computed every t_c (Sect. 7.6).

The gates are off and the loops at rest until the first control step with $t \geq t_{enable}$ (0.1 s, about three grid periods for the PLL to lock). In the master/slave mode (modules in series on one line) the slave runs its acquisitions, its PLL and its FHT, skips the loops and applies (m_d, m_q) of the master rotated with its own PLL angle, so that identical modules in series produce the same voltage; the master runs before the slave in the same t_c step, so the slave uses the command of the same trigger.




Figure 3: Control of one module as coded in `afe_sp_ttype_ctrl_pwm`. The current loop acts on the fundamental of the single-phase current, estimated with its quadrature by the FHT and rotated into the dq frame of the PLL angle $\hat{\theta}$; the modulation index is the α component of the modulation vector. A slave applies (m_d, m_q) of the master with its own $\hat{\theta}$.

3.2 Single-phase PLL

A single-phase voltage has no quadrature component to measure. The PLL builds a virtual vector $\vec{u} = u_g + \mathrm{j}u_\beta$ from the acquired $u_g = u_{ac}/u_{g,nom}$ (per unit of the nominal grid amplitude, so that $|\vec{u}| \simeq 1$) and from a β component generated by the PLL itself: the vector is rotated into the PLL frame, $u_\xi + \mathrm{j}u_\eta = \vec{u}\,e^{-\mathrm{j}\theta}$, both components are passed through a first-order low pass of time constant $\tau = 2/\omega_0 = 6.4$ ms, and the β component



of the filtered vector rotated back to the stationary frame is the u_β of the next step:

$$u_\beta = \mathrm{Im}\left[\left(\frac{1}{1+\tau s}\,\vec{u}\,\mathrm{e}^{-\mathrm{j}\theta}\right)\mathrm{e}^{\mathrm{j}\theta}\right]. \tag{3.1}$$

The in-phase component is *not* filtered: u_ξ, u_η are formed from the raw u_g and the virtual u_β. Sect. 5.1 shows that (3.1) with a locked PLL is exactly the quadrature output of a second-order generalized integrator (SOGI-QSG [7]) with $k = 1/(\tau\omega_0) = 0.5$: u_β is the fundamental of u_g delayed by 90°, with unit gain at ω_0 and the harmonics attenuated. The PI on u_η ($k_{p,pll} = 1$, $k_{i,pll} = 0$: a type-1 loop, Sect. 5.2), with the output limited to ±2 and back-calculation anti-windup, gives the frequency correction in per unit of ω_{nom}: $\theta(k+1) = \theta(k) + \omega_{nom} t_s\,(1 + y_{pll})$, wrapped to $[-\pi, \pi)$. Finally a double-integrator observer with the poles at $\mathrm{e}^{-\omega_0 t_s}$, $\mathrm{e}^{-4\omega_0 t_s}$ (gains $l_1 = 0.184$, $l_2 = 44.8\,\mathrm{s}^{-1}$) follows θ and provides the angle $\hat{\theta}$ used by every frame transformation and the frequency estimate $\hat{\omega}$; it smooths the angle (the PLL angle carries the ripple of u_η) and makes the frequency available for the log and for the bumpless start.

3.3 First harmonic tracker on the current

The converter current has one physical component. Its fundamental and the quadrature of the fundamental are estimated by a Luenberger observer whose internal model is the oscillator at ω_0 (the harmonic observer of the first issue of this note),

$$\dot{x}_1 = x_2, \qquad \dot{x}_2 = -\omega_0^2 x_1 - \delta\omega_0 x_2, \qquad \dot{\hat{x}} = A\hat{x} + L\,(i_s - \hat{x}_1), \quad L = [l_1 \;\; l_2]^T, \tag{3.2}$$

with the poles of $A - LC$ placed at $-\omega_0$ and $-4\omega_0$ and the small damping $\delta = 0.05$ in the internal model (as in the Simulink block of the bench). The outputs are the in-phase estimate $\hat{\imath}_\alpha = \hat{x}_1$ and the quadrature estimate $\hat{\imath}_\beta = -\hat{x}_2/\omega_0$: for $\hat{x}_1 = I\cos(\omega_0 t + \varphi)$ the second state is $\hat{x}_2 = -\omega_0 I \sin(\omega_0 t + \varphi)$, so that $\hat{\imath}_\beta = I\sin(\omega_0 t + \varphi)$ *lags* $\hat{\imath}_\alpha$ by 90°, the β component of a vector turning at $+\omega_0$. The pair is rotated into the dq frame of the PLL,

$$i_d = \hat{\imath}_\alpha \cos\hat{\theta} + \hat{\imath}_\beta \sin\hat{\theta}, \qquad i_q = -\hat{\imath}_\alpha \sin\hat{\theta} + \hat{\imath}_\beta \cos\hat{\theta}, \tag{3.3}$$

where a current at ω_0 is a DC pair (i_d in phase with the terminal voltage, i_q in quadrature). The transfer functions of the two outputs from the acquired current are

$$H_u(s) = \frac{\hat{\imath}_\alpha}{i_s} = \frac{l_1 s + l_1\delta\omega_0 + l_2}{\Delta(s)}, \qquad H_v(s) = \frac{\hat{\imath}_\beta}{i_s} = -\frac{l_2 s - l_1\omega_0^2}{\omega_0\,\Delta(s)}, \tag{3.4}$$

with the characteristic polynomial of the observer $\Delta(s) = s^2 + (l_1 + \delta\omega_0)s + \omega_0^2 + l_2 + l_1\delta\omega_0$ and, for the poles at $-a\omega_0$ and $-b\omega_0$ ($a = 1$, $b = 4$), $l_1 = (a + b - \delta)\omega_0 = 1555\,\mathrm{s}^{-1}$ and $l_2 = (ab - 1 - (a + b - \delta)\delta)\omega_0^2 = 2.72 \cdot 10^5\,\mathrm{s}^{-2}$ (the discrete gains of the code, $l_1 = 0.182$ and $l_2 = 29.6\,\mathrm{s}^{-1}$ per step, are Lt_s within a few percent, Sect. 7.5). With $\delta = 0$, $\Delta(\mathrm{j}\omega_0) = l_2 + \mathrm{j}l_1\omega_0$ and $H_u(\mathrm{j}\omega_0) = 1$, $H_v(\mathrm{j}\omega_0) = -\mathrm{j}$ for *any* observer gains: the estimate reproduces the component at ω_0 exactly and the quadrature output lags it by exactly 90°; the gains set the dynamics (slow time constant $1/\omega_0 = 3.2\,\mathrm{ms}$, settling of the estimates within 2 % in about 13 ms) and the selectivity. With $\delta = 0.05$ the tracking is approximate, $H_u(\mathrm{j}\omega_0) = 0.993\angle -0.25°$ and $H_v(\mathrm{j}\omega_0) = 0.971\angle -88.1°$ in continuous time; the discrete form as coded happens to be closer (Sect. 7.5). Fig. 4 shows the two responses: above the fundamental H_u falls as $l_1/(s + l_1)$, a first-order low pass with the corner at 248 Hz ($|H_u| = 0.17$ at the LCL resonance, 0.46 at 500 Hz), and this low-pass character is what the current loop sees; at DC both outputs are finite, $H_u(0) = (ab - 1)/(ab) = 0.75$ and $H_v(0) = (a + b - \delta)/(ab) = 1.24$, which is the origin of the DC mode of Sect. 4.4.




Figure 4: Frequency response of the FHT from the acquired current to the in-phase estimate $\hat{i}_\alpha$ (left) and to the quadrature estimate $\hat{i}_\beta$ (right), continuous time and discrete form as coded (acquisition delay removed). Above the fundamental H_u is the low pass $l_1/(s+l_1)$ (dotted); at DC the two outputs are 0.75 and 1.24.

3.4 Current loop with the DC-link feed-forward

The vector PI acts on the dq errors with the same real gains on the two axes,

$$y_d = k_{p,i}\,(i_d^* - i_d) + \frac{k_{i,i}}{s}\,(i_d^* - i_d), \qquad y_q = k_{p,i}\,(i_q^* - i_q) + \frac{k_{i,i}}{s}\,(i_q^* - i_q), \tag{3.5}$$

without decoupling terms and without a voltage feed-forward: the grid voltage is built up by the integrators (and pre-loaded at the enable). This is the single-phase dq control of [6], with the quadrature component generated by the FHT instead of a transport delay or a SOGI. The outputs are voltages in per unit of $u_{dc,nom}$; the DC-link feed-forward divides them by the acquired DC-link voltage, saturated below at $u_{dc,min} = 0.25\,\text{pu}$,

$$m_d = \frac{y_d}{\max(u_{dc}, u_{dc,min})}, \qquad m_q = \frac{y_q}{\max(u_{dc}, u_{dc,min})}, \tag{3.6}$$

so that the bridge produces the voltage the PI asks for whatever the DC-link voltage (the loop gain does not depend on u_{dc} and the 100 Hz ripple of the single-phase DC link is compensated, up to the one-step delay of the sample, Sect. 7.3). The vector is then limited to the unit circle, $|\vec{m}| \le u_{lim} = 1$, with a clip flag that at the next step stops the integrators (Sect. 3.6). The modulation index of leg u is the α component of the modulation vector, $m = \mathrm{Re}[(m_d + \mathrm{j}m_q)\,\mathrm{e}^{\mathrm{j}\hat{\theta}}] = m_d \cos\hat{\theta} - m_q \sin\hat{\theta}$. The default gains of the library are $k_{p,i} = 0.1$, $k_{i,i} = 20\,\text{s}^{-1}$; the bench model used 0.5 and $45\,\text{s}^{-1}$ with an earlier filter. Sect. 4 analyses the loop and recommends $k_{p,i} = 0.15$, $k_{i,i} = 20\,\text{s}^{-1}$.



3.5 DC-link voltage loop (mode 1)

In mode 1 the module regulates its DC-link voltage with the current it exchanges with the grid (the DC link is then fed by a source, a DC transformer or a load). The reference u_{dc}^* is reached through a first-order low pass ($\tau_{ref} = 20\,\mathrm{ms}$) from the voltage measured at the first trigger; the measurement is averaged over one grid period ($N = 160$ samples, a moving average with exact zeros at every multiple of 50 Hz) and optionally low-passed again; the PI ($k_{p,u} = 2$, $k_{i,u} = 20\,\mathrm{s}^{-1}$) with the output saturated at $\pm i_{lim} = \pm 1.2\,\mathrm{pu}$ and back-calculation anti-windup gives the current reference $i_d^* = -y_{udc}$, a current *into* the bridge when the DC link must charge. The moving average removes from the loop the 100 Hz ripple of the single-phase DC link (66 V peak-peak at full load with 3 mF) and the 50 Hz ripple that a DC offset of the current produces on the DC-link voltage, at the cost of 10 ms of delay in the loop (Sect. 6).

3.6 Limiters, anti-windup, enable and master/slave

The current PI ends in the circular limiter of radius $u_{lim} = 1$ applied *after* the division by u_{dc}, and raises the clip flag when $|\vec{m}| \geq u_{lim}$; the flag is used at the next step: while it is set the integrator inputs are removed and the states are held with a leak, $x \leftarrow (1 - c_{rel} t_s)\, x$ with $c_{rel} = 0.001\,\mathrm{s}^{-1}$, numerically a hold, and the proportional part keeps acting on the error. The PLL PI and the DC-link PI use the back-calculation form (the integrator state is set to the saturated output minus the proportional part). The current reference of mode 0 is rate limited (2 pu/s) and that of mode 1 saturated at $\pm i_{lim}$. The modulation index is saturated in $[m_{low}, m_{up}] = [-1, 1]$ by the modulator.

Before the enable the gates are off, the PI integrators and the current reference are zero and the PLL runs; at the first enabled control step the integrators are pre-loaded with the terminal voltage, rotated by $1.5\,\hat{\omega} t_s$ to account for the acquisition delay and the hold,

$$(x_d, x_q) = \frac{u_{g,nom}\, u_{bez}}{u_{dc,nom}}\, (u_\xi + \mathrm{j} u_\eta)\, \mathrm{e}^{\mathrm{j} 1.5 \hat{\omega} t_s}, \tag{3.7}$$

so that the bridge starts at the grid voltage and the current starts from zero without inrush (0.000 pu of peak in the simulation of Sect. 8); the gates follow the enable state of the last control step, so the bridge starts switching at that step with the pre-loaded index and never between two triggers with a stale one. The clip handling and the limiters are the only nonlinearities of the controller: the analysis of the next sections is linear and holds while no limiter is active.

4 Analysis of the current loop

4.1 The exact stationary-frame equivalent

The loop of Fig. 3 looks time-varying: a rotation by $-\hat{\theta}$, a PI, a rotation by $+\hat{\theta}$ and a projection on one axis. With the PLL locked, $\hat{\theta} = \omega_0 t$ (a constant offset is immaterial), it is in fact linear time-invariant and can be written exactly as a single-input single-output controller in the stationary frame. Let $\tilde{\imath} = \hat{\imath}_\alpha + \mathrm{j}\hat{\imath}_\beta = [H_u(s) + \mathrm{j} H_v(s)]\, i_s$ be the complex estimate of the FHT, a complex-coefficient filter acting on the real current, and $C(s) = k_{p,i} + k_{i,i}/s$ the PI acting with the same real gains on the complex error. With zero references the output of the PI is $y_d + \mathrm{j} y_q = -C(s)\,[\tilde{\imath}\, \mathrm{e}^{-\mathrm{j}\omega_0 t}]$, and the frequency-shift property of a linear filter, $\mathrm{e}^{\mathrm{j}\omega_0 t}\, C(s)[x\, \mathrm{e}^{-\mathrm{j}\omega_0 t}] = C(s - \mathrm{j}\omega_0)[x]$, gives for the rotated output

$$(y_d + \mathrm{j} y_q)\, \mathrm{e}^{\mathrm{j}\omega_0 t} = -C(s - \mathrm{j}\omega_0)\, [H_u(s) + \mathrm{j} H_v(s)]\, i_s. \tag{4.1}$$



The modulation index is the real part of this vector, and the real part of a complex-coefficient filter $G(s)$ acting on a real signal is the real filter $\frac{1}{2}[G(s)+G^*(s)]$, G^* having the conjugate coefficients. The controller seen by the plant is therefore

$$C_{eq}(s)=\tfrac{1}{2}\left[C(s-\mathrm{j}\omega_0)\,(H_u+\mathrm{j}H_v)+C(s+\mathrm{j}\omega_0)\,(H_u-\mathrm{j}H_v)\right]=k_{p,i}\,H_u(s)+k_{i,i}\,\frac{s\,H_u(s)-\omega_0\,H_v(s)}{s^2+\omega_0^2},\qquad(4.2)$$

a proportional-resonant controller [4, 5] shaped by the two outputs of the FHT: the proportional path passes through the in-phase output, the resonant path uses both. Three limiting cases make the structure clear. Without the quadrature estimate ($H_u=1$, $H_v=0$) the controller is the plain PR $k_{p,i}+k_{i,i}s/(s^2+\omega_0^2)$. With an *ideal* tracker ($H_u=1$, $H_v(\mathrm{j}\omega)=-\mathrm{j}$ for $\omega>0$) it is the single-sided complex PI $k_{p,i}+k_{i,i}/(s-\mathrm{j}\omega_0)$, the exact image of the synchronous PI on a vector turning at $+\omega_0$ [3], whose residue at $\mathrm{j}\omega_0$ is $k_{i,i}$, the same as that of the PR $k_{p,i}+2k_{i,i}s/(s^2+\omega_0^2)$; this is the reference curve of Fig. 5. With the real FHT the residue at $\mathrm{j}\omega_0$ is $k_{i,i}\,[\mathrm{j}\omega_0 H_u(\mathrm{j}\omega_0)-\omega_0 H_v(\mathrm{j}\omega_0)]/(2\mathrm{j}\omega_0)$, equal to $k_{i,i}$ when the tracking is exact at ω_0 ($H_u=1$, $H_v=-\mathrm{j}$): the infinite gain at the fundamental, hence the zero steady-state error on i_d and i_q, does not depend on the FHT gains, only on the exactness of its internal model at ω_0 (Sect. 7.5). Away from the fundamental the FHT shapes the controller: above 248 Hz both outputs fall as $1/s$ and the proportional path becomes the low pass $k_{p,i}l_1/(s+l_1)$; at DC the controller has the finite gain

$$C_{eq}(0)=k_{p,i}H_u(0)-\frac{k_{i,i}}{\omega_0}\,H_v(0)=\frac{ab-1}{ab}\,k_{p,i}-\frac{a+b-\delta}{ab}\,\frac{k_{i,i}}{\omega_0}=0.75\,k_{p,i}-1.24\,\frac{k_{i,i}}{\omega_0},\qquad(4.3)$$

which is *negative* when $k_{i,i}/k_{p,i}>\omega_0(ab-1)/(a+b-\delta)=190\,\mathrm{rad/s}$ (Sect. 4.4).

The same derivation holds in discrete time with the PI as coded, $C(z)=k_{p,i}+k_{i,i}t_s\,z/(z-1)$, and the shift $z\to z\,\mathrm{e}^{\mp\mathrm{j}\omega_0 t_s}$:

$$C_{eq}(z)=k_{p,i}\,H_u(z)+k_{i,i}t_s\,\frac{z\,[(z-\cos\omega_0 t_s)\,H_u(z)-\sin(\omega_0 t_s)\,H_v(z)]}{z^2-2\cos(\omega_0 t_s)\,z+1},\qquad(4.4)$$

where $H_u(z)$, $H_v(z)$ are the responses of the discrete FHT from the acquired sample to the estimates used in the step (Sect. 7.5). The resonant denominator has its roots exactly at $\mathrm{e}^{\pm\mathrm{j}\omega_0 t_s}$: the frame rotations are exact operations and the PI integrator has its pole at $z=1$ with any discretization, so the discrete controller has infinite gain at exactly ω_0 without any care in the discretization of the PI. The rest of the loop is the one-step acquisition delay and the plant with the zero-order hold,

$$L(z)=C_{eq}(z)\,z^{-1}\,k_{mod}\,P_{zoh}(z),\qquad P_{zoh}(z)=\mathcal{Z}\left\{\frac{1-\mathrm{e}^{-st_s}}{s}\,\frac{P(s)}{k_{mod}}\right\},\qquad(4.5)$$

and the closed-loop poles are the roots of $z\,d_C(z)\,d_P(z)+n_C(z)\,n_P(z)$ with $C_{eq}=n_C/d_C$ and $k_{mod}P_{zoh}=n_P/d_P$. The equivalence is exact as long as the PLL is locked and no limiter is active; the simulation of Sect. 8, which runs the controller as coded with its PLL, confirms every pole it predicts.

4.2 Loop gain, crossover and margins

Below the resonance the plant is the integrator (2.5) and the proportional path of the controller is $k_{p,i}H_u$: the crossover is, to first order,

$$\omega_c\simeq k_{p,i}\,\frac{k_{mod}}{L_c'+L_g'}\,|H_u(\mathrm{j}\omega_c)|,\qquad k_{p,i}\,\frac{k_{mod}}{L_c'+L_g'}=676\,\mathrm{rad/s}\ \text{for}\ k_{p,i}=0.15,\qquad(4.6)$$

705 rad/s (112 Hz) from the exact loop (4.5), where $|H_u|=1.04$ and the resonant path still adds 45 % of the proportional one in quadrature ($|C_{eq}(\mathrm{j}\omega_c)|=0.157$, phase $-39.2°$). The phase margin is the sum of three




Figure 5: Equivalent stationary-frame controller $C_{eq}(z)$ for the three gain sets (solid) and the ideal PR $k_{p,i} + 2k_{i,i}s/(s^2+\omega_0^2)$ with the same gains (dashed, the same residue at the fundamental). The FHT turns the proportional gain into a low pass above 248 Hz and gives the controller a finite DC gain, negative for the library default (phase 180° below 20 Hz).

contributions: the plant with the hold, −91.4°; the acquisition delay, −5.0°; and the controller, −39.2°, of which about −22° are the lag of the in-phase output of the FHT at the crossover ($H_u(\mathrm{j}\omega_c) = 1.04\angle -22.3°$, one step included) and the rest the phase of the resonant path: $\varphi_m = 44.4°$ for the recommended gains. Table 2 collects the figures of the three gain sets of interest and of a few candidates, Fig. 6 the open-loop responses and Fig. 7 the Nyquist plots. The FHT costs about 15° of phase margin against an ideal PR with the same gains ($\varphi_m = 59.3°$, 117 Hz); what it buys is described in the next section.

Table 2: Current loop with $L_g = 0.5$ mH and the resistance of the model: crossover, phase margin, loop gain at the LCL resonance, modulus margin $\min|1+L|$, real closed-loop pole of the DC mode, damping rate of the closed-loop pair near the fundamental and line inductance above which the LCL mode becomes unstable. Boldface: library default (0.1/20), recommended (0.15/20) and old bench gains (0.5/45, unstable already at 0.5 mH: LCL mode $\sigma = 57\,\mathrm{s}^{-1}$).

$k_{p,i}$	$k_{i,i}$ [s^{-1}]	f_c [Hz]	φ_m [deg]	$\lvert L(\mathrm{j}\omega_{res})\rvert$	$\min\lvert1+L\rvert$	DC pole [s^{-1}]	LF pair σ [s^{-1}]	L_g limit [mH]
0.1	**20**	88	32.5	0.37	0.56	+**5.1** (unstable)	−90	1.45
0.1	15	84	39.3	0.37	0.66	−18.8	−79	1.45
0.12	15	93	46.1	0.45	0.60	−34.7	−86	1.15
0.12	20	96	39.7	0.45	0.60	−9.9	−106	1.15
0.15	**20**	112	44.4	0.56	0.50	−30.0	−109	0.90
0.15	15	111	48.8	0.56	0.50	−55.2	−84	0.90
0.15	30	115	36.4	0.56	0.50	+6.7 (unstable)	−154	0.90
0.2	20	141	42.4	0.74	0.36	−57.5	−94	0.70
0.5	**45**	263	15.0	**1.86**	0.22	−72.5	−95	0.40




Figure 6: Open-loop gain of the current loop (4.5) for the three gain sets, $L_g = 0.5\,\text{mH}$. The phase is beyond $-180°$ at the LCL resonance (above $f_s/6$): the resonance is stable only if the gain there is below one, which holds for the library and the recommended gains and fails for the old bench gains.

4.3 The LCL resonance above $f_s/6$: gain stabilization by the FHT

At the LCL resonance the phase of the delayed plant is below $-180°$ (Fig. 6): with the resonance above $f_s/6$ the converter-current feedback adds negative damping to it [2], and the only way to keep it stable without an additional damping loop is to keep the loop gain there below one. The plant gain at the resonance is large, limited by R_{cf} only (a factor 20, 26 dB, for $k_{mod}P_{zoh}$ at 1424 Hz), and an ideal PR with the recommended gains would give $|L(\mathrm{j}\omega_{res})| = 3.16$: unstable. The in-phase output of the FHT, $|H_u| = 0.185$ at the resonance (discrete form as coded), brings it to 0.56: the FHT is the low-pass filter that gain-stabilizes the resonance, at the cost of the phase margin of the previous section. The rule for the gains is then

$$|L(\mathrm{j}\omega_{res})| \simeq k_{p,i}\,|H_u(\mathrm{j}\omega_{res})|\,k_{mod}\,|P_{zoh}(\mathrm{e}^{\mathrm{j}\omega_{res}t_s})| < 1 \quad\Longrightarrow\quad k_{p,i} < 0.27 \text{ for } L_g = 0.5\,\text{mH}, \tag{4.7}$$

and the old bench gains ($k_{p,i} = 0.5$, tuned on the earlier filter) violate it: $|L(\mathrm{j}\omega_{res})| = 1.86$, closed-loop LCL mode at $\sigma = 57\,\text{s}^{-1}$, the current grows to the limiter within a few tens of milliseconds (Fig. 16). The margin left by $k_{p,i} = 0.15$ is modest (0.56, closed-loop LCL mode at $\sigma = -55\,\text{s}^{-1}$ against -107 in open loop: the loop halves the natural damping of the resonance) and it depends on the line inductance: Fig. 8 shows the margins as a function of L_g. A weaker grid lowers the resonance and raises the plant gain there; the LCL mode of the recommended gains becomes unstable for $L_g > 0.91\,\text{mH}$ ($f_{res} = 1253\,\text{Hz}$), that of the library gains for $L_g > 1.45\,\text{mH}$ (while their DC mode is unstable for any L_g). Towards a stiff grid the resonance moves up and out of the way ($L_g = 0.05\,\text{mH}$: 3.3 kHz, $|L| = 0.01$) and the crossover rises to 180 Hz with 31° of margin, the




Figure 7: Nyquist plots of the three gain sets. Library default: the plot starts at $L(0) = -2.55$, to the left of -1, and the DC mode is unstable; recommended: $L(0) = +9.2$, the loop around the resonance stays inside the unit circle; old bench gains: the resonance loop encircles -1.

FHT lag growing with the crossover. Where a weaker grid is expected, the line inductor should be included in L_g when the resonance is checked, or the gain reduced, or an active damping added (not implemented); the bench, with 0.5 mH of line inductor per module and the leakage of the grid transformer, sits at $f_{res} \simeq 1.4\,\text{kHz}$.




Figure 8: Margins of the current loop as a function of the line inductance for the recommended (solid) and the library (dashed) gains: phase margin and crossover (left), damping rate of the closed-loop LCL mode and DC pole (centre), loop gain at the resonance with the resonance frequency (right). The LCL mode of the recommended gains is stable up to 0.91 mH; the DC pole of the library gains is positive for any L_g.

4.4 The DC mode

A DC component of the converter current is not a fundamental, but the FHT has no state to attribute it to: it leaks into both outputs with the gains $H_u(0) = 0.75$ and $H_v(0) = 1.24$ of (4.3), i.e. a DC current I_0 appears in the dq frame as a vector of amplitude $\sqrt{0.75^2 + 1.24^2}\, I_0 = 1.45\, I_0$ turning at $-\omega_0$ (a 50 Hz ripple on i_d and i_q). The PI reacts to it and the projection on α turns the reaction back into a DC component of the modulation



index. The proportional part gives $-k_{p,i}H_u(0)I_0$, a negative feedback; the integral part acts on a vector turning at $-\omega_0$ with the gain $k_{i,i}/(-\mathrm{j}\omega_0)$, a lead of 90° that maps the quadrature leakage $H_v(0)I_0$ onto the α axis with the sign reversed: $+k_{i,i}H_v(0)I_0/\omega_0$, a *positive* feedback. The net DC gain of the controller is $C_{eq}(0)$ of (4.3) and the DC loop gain, with the plant (2.5) at $s = 0$,

$$L(0) = C_{eq}(0)\,\frac{k_{mod}}{R'} = \left(0.75\,k_{p,i} - 1.24\,\frac{k_{i,i}}{\omega_0}\right)\frac{k_{mod}}{R'}, \qquad \frac{k_{mod}}{R'} = 324. \tag{4.8}$$

The DC mode is stable only if $L(0) > -1$, practically if $C_{eq}(0) > 0$ since R'/k_{mod} is three per mil:

$$\frac{k_{i,i}}{k_{p,i}} < \frac{ab-1}{a+b-\delta}\,\omega_0 = 190\,\mathrm{rad/s}, \qquad \text{i.e.} \qquad k_{p,i} > 1.65\,\frac{k_{i,i}}{\omega_0} = 0.105 \text{ for } k_{i,i} = 20\,\mathrm{s^{-1}} \tag{4.9}$$

(continuous time; the discrete form as coded gives $0.7245k_{p,i} - 1.2761k_{i,i}/\omega_0$ and the limit $k_{p,i} = 0.1066$ with the resistance of the model). The library default $k_{p,i} = 0.1$, $k_{i,i} = 20\,\mathrm{s^{-1}}$ has $k_{i,i}/k_{p,i} = 200\,\mathrm{rad/s}$: $C_{eq}(0) = -0.0079$, $L(0) = -2.55$ and a closed-loop real pole at $\sigma = 5.1\,\mathrm{s^{-1}}$. The mode is slow (a time constant of 200 ms) and marginal, and its sign depends on the resistance of the loop: with the on-state resistance of the devices added to the copper of the model (about 18 mΩ for two T-type legs, $R' = 32\,\mathrm{m\Omega}$) the limit moves to $k_{p,i} = 0.101$ and the pole to $0.8\,\mathrm{s^{-1}}$; still unstable, with a time constant of about one second. In the time domain (Sect. 8) a DC disturbance of 0.01 pu on the bridge voltage drives the DC current up until the limiter of the modulation vector stops it at 2.4 pu (Fig. 18); without disturbance the current of the module shows only the slow drift seeded by the noise and the quantization. Fig. 9 maps the stable region in the $(k_{p,i}, k_{i,i})$ plane: the DC condition (4.9) is the lower boundary, the gain stabilization of the resonance (4.7) the right one; the library default sits on the lower boundary, the old bench gains beyond the right one.

The recommended gains, $k_{p,i} = 0.15$ and $k_{i,i} = 20\,\mathrm{s^{-1}}$ ($k_{i,i}/k_{p,i} = 133\,\mathrm{rad/s}$), give $C_{eq}(0) = +0.028$, $L(0) = +9.2$ and the DC pole at $\sigma = -30\,\mathrm{s^{-1}}$ (the open-loop pole is at $-13.9\,\mathrm{s^{-1}}$; the closed-loop position depends on how fast C_{eq} varies on the negative real axis near the origin, where the quadrature output of the FHT changes quickly, and the simple estimate $-13.9\,[1 + L(0)]$ does not apply). Even then the DC rejection of the loop is weak: a DC error u_0 of the bridge voltage (dead-time asymmetry, unequal gate delays, unbalance of the two DC-link banks) produces the DC current $u_0/[R'(1+L(0))]$, 0.28 pu for $u_0 = 0.01$ pu (7 V; Fig. 18), and an offset of the current sensor is transferred to the current with the gain $L(0)/(1+L(0)) = 0.9$. Two structural remedies are available and not implemented: an FHT with a third, DC state in its internal model, so that the observer attributes a DC input to that state ($H_u(0) = H_v(0) = 0$) and the DC component leaves the dq loop, together with a dedicated DC regulator (an integrator on the DC estimate, or on the one-period mean of the current, added to m) that rejects the DC disturbances with a chosen pole; with the first alone the DC mode is left to the open-loop pole $-13.9\,\mathrm{s^{-1}}$ and a DC disturbance is limited by R' only (2.9 pu for 0.01 pu). Within the present structure the rule is (4.9) with margin: $k_{i,i}/k_{p,i} \le 150\,\mathrm{rad/s}$, which the recommended gains satisfy.

4.5 Closed-loop modes and transients

Table 2 gives the three groups of closed-loop poles: the real DC pole, the LCL mode near 1.4 kHz and the pair born from the resonant poles of C_{eq} at $\pm\omega_0$, pulled by the loop to about 64 Hz with $\sigma = -109\,\mathrm{s^{-1}}$ for the recommended gains. The last pair sets the convergence of the fundamental: the envelope of the current error after a reference step settles in about $3/|\sigma| \simeq 30$ ms (the end of the ramp of Fig. 14 shows 2 % of overshoot and no visible tail). A step of the reference of a single-phase current, however, is not a step of a vector: the current cannot jump, the new fundamental starts from the instantaneous value of the old one and the difference is a decaying DC component of the physical current, which the FHT shows as a 50 Hz ripple on i_d and i_q until the DC mode has absorbed it. With the DC pole at $-30\,\mathrm{s^{-1}}$ the 5 % settling of a −0.3 pu step of i_q^* is 220 ms




Figure 9: Stable region of the current loop in the plane of the gains ($L_g = 0.5$ mH, resistance of the model). The lower boundary is the DC mode (closed form (4.9) dotted), the right one the LCL mode; the library default lies on the lower boundary, the old bench gains outside the right one.

(Fig. 15, right), far longer than the 30 ms of the envelope; the rate limiter on i_d^* (2 pu/s) exists for this reason, a slow ramp producing almost no DC component. The LCL mode, at $\sigma = -55\,\mathrm{s}^{-1}$, is excited by the enable and by the reference transients and rings for a few tens of milliseconds at 1.4 kHz with a small amplitude (Fig. 17).

5 Analysis of the PLL

5.1 Virtual quadrature: equivalence with the SOGI-QSG

With the PLL locked, (3.1) is again a frequency-shifted linear filter: the low pass $F(s) = 1/(1+\tau s)$ applied in the synchronous frame to the vector $\vec{u} = u_g + \mathrm{j}u_\beta$ is, in the stationary frame, the complex-coefficient filter $F(s-\mathrm{j}\omega_0)$, and u_β is the imaginary part of its output. Writing $F(s-\mathrm{j}\omega_0) = (1+\tau s+\mathrm{j}\tau\omega_0)/[(1+\tau s)^2+\tau^2\omega_0^2]$ and taking the imaginary part of $F(s-\mathrm{j}\omega_0)(u_g+\mathrm{j}u_\beta)$,

$$u_\beta\,[(1+\tau s)^2+\tau^2\omega_0^2] = \tau\omega_0\,u_g + (1+\tau s)\,u_\beta \quad\Longrightarrow\quad H_\beta(s) = \frac{u_\beta}{u_g} = \frac{k\,\omega_0^2}{s^2 + k\,\omega_0 s + \omega_0^2}, \qquad k = \frac{1}{\tau\omega_0}, \tag{5.1}$$

exactly the quadrature output of the second-order generalized integrator used as quadrature-signal generator [7, 8], with the gain $k = 1/(\tau\omega_0) = 0.5$ for $\tau = 2/\omega_0$. Its properties follow: $H_\beta(\mathrm{j}\omega_0) = -\mathrm{j}$, i.e. unit gain and exactly 90° of lag at the fundamental for any τ; a second-order band pass character with $\zeta = k/2 = 0.25$ and the pole pair at $\sigma = -k\omega_0/2 = -78.5\,\mathrm{s}^{-1}$ (time constant 12.7 ms: the virtual component settles in about 50 ms after a phase jump, Fig. 11); an attenuation of the harmonics of the terminal voltage, $|H_\beta| = 0.061$ at the third and 0.021 at the fifth, while the in-phase component is the raw u_g; and a DC gain $k = 0.5$, so that a DC offset of the voltage measurement enters u_β halved and both components of the virtual vector then carry a term at $-\omega_0$ in the PLL frame (a 50 Hz ripple of u_η). The choice $k = 0.5$ is on the slow and selective side of the usual range $k = 0.5\ldots\sqrt{2}$ [9]; the double-integrator observer and the low PLL bandwidth make the residual ripple irrelevant, and the settling of the PLL is dominated by the SOGI pair rather than by the loop. In the discrete

implementation the filter input is one step behind and u_β of the previous step is used (Sect. 7.4), which adds a lag of one step to the loop of (5.1); the simulation shows no visible effect.

5.2 PLL loop and angle observer

With $|\vec{u}| \simeq 1$ the quadrature component is $u_\eta \simeq \sin(\theta_g - \theta) \simeq \theta_g - \theta$, and the loop $\dot{\hat{\theta}} = \omega_{nom}(1 + k_{p,pll} u_\eta)$ is of type 1 with the single pole

$$s_{pll} = -k_{p,pll}\,\omega_{nom} = -314\,\mathrm{s}^{-1} \quad (3.2\,\mathrm{ms}), \qquad \Delta\theta_{ss} = \frac{\Delta\omega}{k_{p,pll}\,\omega_{nom}} = 1.15^\circ \text{ per Hz of frequency offset :} \quad (5.2)$$

without the integral term ($k_{i,pll} = 0$) a grid frequency off the nominal leaves a static phase error, 1.15 °/Hz, which the control sees as a rotation of its dq frame: the current then is in phase with the terminal voltage within that angle, a reactive power of $\sin(1.15^\circ) = 2\,\%$ per Hz. Within the ±0.5 Hz of a European grid this is acceptable; a small $k_{i,pll}$ (a few s^{-1}) would remove it with a slow integrator and is available in the parameters. The angle is then followed by the double-integrator observer, $\hat{x}(k{+}1) = A_o\hat{x}(k) + L_o\,(\theta - \hat{\theta})$ with $A_o = [1\ \ t_s;\ 0\ \ 1]$ and the poles at $\mathrm{e}^{-\omega_0 t_s}$, $\mathrm{e}^{-4\omega_0 t_s}$ (continuous equivalents -314 and $-1257\,\mathrm{s}^{-1}$): it adds no steady-state error (a ramp input is reproduced exactly by the double integrator) and gives the smoothed angle $\hat{\theta}$ and $\hat{\omega}$. The whole chain, SOGI pair, PLL pole and observer, responds to a 30° phase jump with a peak error of 32° and settles within 0.6° in 24 ms; a 1 Hz step gives the predicted −1.2° of static error and $\hat{\omega} = 1.02\,\omega_{nom}$ (Fig. 10). When locked, $\hat{\theta}$ lags the grid angle by 2.4°, essentially the one control step (2.25°) of the acquisition delay: the dq frame of the control is the frame of the *acquired* voltage, consistently with the acquired current it regulates, so the current is in phase with the actual terminal voltage within 0.7° (Sect. 8).




Figure 10: PLL on the controller as coded (no current reference): angle errors of the PLL (θ) and of the observer ($\hat{\theta}$) for a 30° phase jump at 0.4 s and a 1 Hz frequency step at 0.7 s (left); frequency estimate and PLL error signal u_η (right). The type-1 loop leaves 1.2° of static error per Hz.

6 Analysis of the DC-link voltage loop

In mode 1 the plant of the outer loop is the energy balance of the DC link. With the current loop ideal, a current i_d (pu, positive out of the bridge) in phase with the grid voltage $u_{g,pk}$ draws the mean power $P = u_{g,pk}\,i_{bez}\,i_d/2$




Figure 11: Virtual quadrature component at the phase jump against the exact quadrature of the acquired voltage (left) and frequency response (5.1) of the equivalent SOGI for $k = 0.5$ (as coded), 1 and $\sqrt{2}$ (right).

from the DC link, so that

$$\frac{\mathrm{d}u_{dc}}{\mathrm{d}t} = -K\, i_d + \frac{P_{in}}{C_{dc}\, u_{dc,nom}^2\, u_{dc}}, \qquad K = \frac{u_{g,pk}\, i_{bez}/2}{C_{dc}\, u_{dc,nom}^2} = 26\,\mathrm{s}^{-1} \text{ per pu of } i_d, \tag{6.1}$$

u_{dc} in per unit of $u_{dc,nom}$ and P_{in} the power fed into the DC link. The sign is the reason for $i_d^* = -y_{udc}$: a positive error (voltage below the reference) must produce a current *into* the bridge. On top of the mean, the instantaneous power of a single-phase converter pulsates at $2f_0$ and the DC-link voltage carries the ripple $\Delta u_{pp} = P/(\omega_0 C_{dc} u_{dc}) = 66\,\mathrm{V}$ peak-peak at 50 kW (8.3 %; 26 V at the 20 kW of the simulation), which must not reach the current reference: a 100 Hz component of i_d^* is a third harmonic (and a fundamental) of the current, and a DC offset of the current, which pulsates the DC-link power at f_0, would be fed back through the loop as a 50 Hz component of i_d^*, i.e. a DC and a second harmonic of the current. The measurement filter is therefore the moving average over one grid period ($N = 2\pi/(\omega_0 t_s) = 160$ samples), $H_{ma}(z) = (1 - z^{-N})/[N(1 - z^{-1})]$, with exact zeros at every multiple of 50 Hz and a group delay of $(N-1)t_s/2 = 9.9\,\mathrm{ms}$ [10]. The loop is

$$L_{dc}(s) = \left(k_{p,u} + \frac{k_{i,u}}{s}\right) \frac{1}{1 + s/\omega_{c,i}} \frac{K}{s}\, H_{ma}(s)\, \mathrm{e}^{-st_s}, \qquad \omega_{c,dc} \simeq k_{p,u} K = 52\,\mathrm{rad/s}\ (8.3\,\mathrm{Hz}), \tag{6.2}$$

the inner loop represented by a lag at its crossover $\omega_{c,i} = 705\,\mathrm{rad/s}$. At the crossover (50.7 rad/s exact) the moving average costs 29°, the PI zero at $k_{i,u}/k_{p,u} = 10\,\mathrm{rad/s}$ 11° and the inner loop 4°: $\varphi_m = 45.5°$ (Fig. 12), against 75° without filter, where however the loop gain at 100 Hz is 0.062 and at 50 Hz 0.15. A first-order low pass of 5 ms in place of the average would leave 60° of margin and 0.019 of gain at 100 Hz: a ripple of $7 \cdot 10^{-3}$ pu rms on i_d^* against $0.02 \cdot 10^{-3}$ with the average (Fig. 19). The step response of the loop is set by its 8 Hz bandwidth: a step of 20 kW (40 %) of input power charges the DC link by about $P/(\omega_{c,dc}\, C_{dc}\, u_{dc}) \simeq 165\,\mathrm{V}$ before the current catches up (163 V in the simulation), and the average voltage is back within 2 % of the excursion in 340 ms. The gains are a conservative starting point (the comment of the parameter file says so): a faster loop would need a smaller C_{dc} swing or a feed-forward of the input power, both outside the present implementation.

Third harmonic from the feed-forward. With the moving average the current reference is clean, yet the current carries a third harmonic of 1.26 % of the fundamental in the simulation at 20 kW, against 0.23 % with the low pass that lets the ripple through. The origin is not the loop but the DC-link feed-forward (3.6): the division uses the sample of the *previous* trigger, and on the 100 Hz ripple of amplitude 1.65 % one step of delay leaves

the error $2\sin(2\omega_0 t_s/2) = 7.9\,\%$ of the ripple, 0.13 % of the bridge voltage, which multiplied by the fundamental of the modulation index gives a third harmonic (and a fundamental) of the bridge voltage: 0.0044 pu of third-harmonic current through $3\omega_0(L'_c + L'_g)$, against 0.0050 pu measured. Using the sample of the same trigger in an experiment of the script lowers the harmonic to 0.43 % (the hold still averages over half a step); with the low pass the 100 Hz component that reaches i_d^* happens to compensate part of the feed-forward error, which is a coincidence and not a design. A one-step prediction of u_{dc} in the feed-forward (from the previous samples, or from the known ripple model) would remove the harmonic; it is not implemented and the figure is in any case within the usual limits.




Figure 12: Open-loop gain of the DC-link voltage loop (6.2) with the moving average over one grid period, with a first-order low pass of 5 ms and without measurement filter. The average costs 29° at the crossover and puts exact zeros at 50 Hz and 100 Hz.

7 Discrete-time implementation

7.1 One control step

The function runs every t_c and executes the control on the rising edge of the TRGO. On a control step, with the states indexed by k (values at the beginning of the step, a bar for the value after the update), the operations are, in the order of the code:

1. **Acquisitions:** i_s, u_{ac}, u_{dc} (and $u_{dc,p}$, $u_{dc,n}$) of the previous trigger are read; the present samples are quantized, $x_q = q\,\mathrm{round}(x/q)$ with $q = 2^{-11}$ pu, the current with the optional noise added before the quantizer, and stored for the next step. At the first trigger the DC-link filters and the moving-average buffer are initialized with the measured voltage.
2. **Clock alignment:** PI on $t_{master} - t_{loc}$ with back-calculation anti-windup, correction applied from the next step (zero gains by default).



3. **PLL** (Sect. 7.4): $u_g = u_{ac}/u_{g,nom}$; $\theta = \theta(k)$ is the angle of this step; the low passes are updated with the inputs of the previous step, $x_f \leftarrow a\,x_{in}(k-1) + (1-a)\,x_f$ with $a = t_s/\tau$; $u_\beta = x_{\xi f}\sin\theta + x_{\eta f}\cos\theta$; $u_\xi = u_g\cos\theta + u_\beta\sin\theta$, $u_\eta = -u_g\sin\theta + u_\beta\cos\theta$, stored as the filter inputs of the next step; PI on u_η with the limit ± 2 and back-calculation; $\theta(k+1) = \theta + \omega_{nom}t_s(1+y_{pll}) \bmod 2\pi$; observer: $\hat\theta = \hat x_1(k)$, $\hat\omega = \hat x_2(k)$, $e = \theta - \hat\theta$ wrapped, $\bar{\hat x}_1 = \hat x_1 + t_s\hat x_2 + l_1 e$ (wrapped), $\bar{\hat x}_2 = \hat x_2 + l_2 e$.
4. **FHT** (Sect. 7.5): $\hat i_\alpha = \hat x_1(k)$, $\hat i_\beta = -\hat x_2(k)/\omega_0$ (both from the state *before* the update); $e = i_s - \hat x_1(k)$; $\bar{\hat x} = A_d\hat x(k) + L_d\,e$ with $A_d = I + At_s$. Then (3.3) with $\hat\theta$.
5. **References:** mode 0, rate limiter $|\Delta i_d^*| \le i_{max}t_s$ towards the target (i_{ref} from t_{ref}, zero before the enable); mode 1, reference low pass $\bar u_{dc,f}^* = u_{dc,f}^* + (t_s/\tau_{ref})(u_{dc}^* - u_{dc,f}^*)$, moving average of the acquired u_{dc} over the last N samples (circular buffer), optional low pass, PI with the limit $\pm i_{lim}$ and back-calculation, $i_d^* = -y_{sat}$ (integrator reset while disabled or slave).
6. **Current PI** (Sect. 7.2): with the clip flag of the previous step, per axis $\bar x = x + k_{i,i}t_s\,e$ and $y = k_{p,i}e + \bar x$ (or $\bar x = (1 - c_{rel}t_s)x$, $y = k_{p,i}e + x$ while clipped); $m_{d,q} = y_{d,q}/\max(u_{dc}, u_{dc,min})$ with the *acquired* u_{dc} of the previous trigger; circular limiter of radius u_{lim} and clip flag for the next step. Before the enable the states are zero; at the first enabled step they are pre-loaded with (3.7); a slave takes (m_d, m_q) from `sync`.
7. **Modulation index:** $m = m_d\cos\hat\theta - m_q\sin\hat\theta$, held until the next trigger; the log and the `sync` output are updated.

Every t_c the gate commands are computed from the held m, saturated in $[m_{low}, m_{up}]$, and the carrier (Sect. 7.6).

7.2 PI integrators

The vector PI is coded with the integrator state updated before the output,

$$\bar x = x(k) + k_{i,i}t_s\,e(k), \qquad y(k) = k_{p,i}\,e(k) + \bar x, \qquad C(z) = k_{p,i} + k_{i,i}t_s\,\frac{z}{z-1}, \tag{7.1}$$

a backward Euler integrator; while the clip flag of the previous step is set, $\bar x = (1 - c_{rel}t_s)\,x(k)$ and the output uses the held state. No exactness is required here: the integrator pole is at $z = 1$ with any method, which is all the dq regulation needs, and the equivalent stationary-frame controller (4.4) has its resonant poles at exactly $e^{\pm j\omega_0 t_s}$ whatever the integrator form, because the frame rotations are exact. The approximation only moves the controller zero by a phase of $\omega t_s/2$ (2.5° at the crossover), immaterial for the margins. The PLL and DC-link PIs use the same update with back-calculation.

7.3 Acquisition delay and DC-link feed-forward

The one-step delay of the samples is part of the plant delay (2.2) and is included as such in the design; it also affects two feed-forward paths. The DC-link feed-forward divides by the u_{dc} sample of the previous trigger: on a slowly varying DC-link voltage the compensation is exact, on the 100 Hz ripple of the single-phase DC link it leaves the residual of Sect. 6 (a third harmonic of 1.3 % of the fundamental at 20 kW); a one-step prediction of u_{dc} would remove it. The bumpless start (3.7) pre-loads the integrators with the acquired terminal voltage rotated by $1.5\,\hat\omega t_s$ (one step of acquisition delay plus half a step of hold), so that the bridge voltage at the first switching half-period matches the grid voltage *of that half-period*: the residual inrush is zero within the quantization (0.000 pu peak in the simulation, Fig. 15).



7.4 PLL: low passes, feedback of the virtual component and observer

The two low passes of the PLL are coded as $y(k) = a\,x(k-1) + (1-a)\,y(k-1)$, $a = t_s/\tau = 0.0196$: a forward Euler integrator with the input one step behind, i.e. $F(z) = az^{-1}/(1-(1-a)z^{-1})$, a lag of one step more than the continuous filter; the virtual u_β is computed from the filter outputs of this step and the angle of this step, and the rotations use $\theta(k)$, the PLL angle before its update. The equivalence (5.1) therefore holds with an extra z^{-1} in the loop of the virtual component, which moves the SOGI pair by less than 3 % and leaves $H_\beta(\mathrm{e}^{\mathrm{j}\omega_0 t_s})$ within 1° of −j: the locked PLL frame lags the grid angle by the acquisition step only (2.4° measured against 2.25°, Sect. 5.2). The angle increment $\omega_{nom} t_s(1 + y_{pll})$ and the wrap to $[-\pi, \pi)$ are exact; the observer gains are those of the forward Euler model of the double integrator, which is the exact discretization of $\ddot{\theta} = 0$ ($A_o = [1\ \ t_s;\ 0\ \ 1]$ is e^{At_s}): the observer poles are exactly at $\mathrm{e}^{-\omega_0 t_s}$ and $\mathrm{e}^{-4\omega_0 t_s}$, $l_1 = 2 - \mathrm{e}^{-\omega_0 t_s} - \mathrm{e}^{-4\omega_0 t_s} = 0.1839$, $l_2 = [\mathrm{e}^{-5\omega_0 t_s} - (1 - l_1)]/t_s = 44.78\,\mathrm{s}^{-1}$.

7.5 FHT: internal model, gains and output timing

The FHT is coded with the forward Euler matrix of the oscillator (3.2), as the Simulink block of the bench,

$$A_d = I + At_s = \begin{bmatrix} 1 & t_s \\ -\omega_0^2 t_s & 1 - \delta\omega_0 t_s \end{bmatrix}, \qquad \bar{\hat{x}} = A_d\,\hat{x}(k) + L_d\,[i_s(k-1) - \hat{x}_1(k)], \qquad L_d = \begin{bmatrix} l_1 \\ l_2 \end{bmatrix}, \tag{7.2}$$

with the gains placed in closed form on the same matrix so that the observer poles are exactly at $\mathrm{e}^{-\omega_0 t_s}$ and $\mathrm{e}^{-4\omega_0 t_s}$ ($l_1 = 2 - \delta\omega_0 t_s - \mathrm{e}^{-\omega_0 t_s} - \mathrm{e}^{-4\omega_0 t_s} = 0.1819$, $l_2 = [\mathrm{e}^{-5\omega_0 t_s} - (1 - l_1)(1 - \delta\omega_0 t_s) - \omega_0^2 t_s^2]/t_s = 29.59\,\mathrm{s}^{-1}$, function `fht_gains` of the parameter file). The forward Euler oscillator by itself has its eigenvalues outside the unit circle ($|z|^2 = (1 - \delta\omega_0 t_s)^2 + \omega_0^2 t_s^2$ for small δ), but here the matrix is inside an observer whose poles are placed by L_d: the stability of the tracker is not in question, only the exactness of the tracking at ω_0, which requires the *internal model* to generate the sampled sinusoid, i.e. the eigenvalues of A_d at $\mathrm{e}^{\pm\mathrm{j}\omega_0 t_s}$. Table 3 compares the coded form with two alternatives, computing in each case the response from the acquired sample to the estimates used in the step (the state before the update, which lags the sample by one step). The coded form, with $\delta = 0.05$, gives $H_u(\mathrm{e}^{\mathrm{j}\omega_0 t_s}) = 0.998 \angle -0.06°$ and $H_v = 0.994 \angle -88.5°$: the forward Euler matrix, whose eigenvalues have a modulus above one and an angle slightly below $\omega_0 t_s$, happens to compensate most of the lag of the damping and of the one-step output timing, so the tracking is exact within 0.2 % and 1.5°. The exact rotation matrix with $\delta = 0$,

$$\mathrm{e}^{At_s} = \begin{bmatrix} \cos\omega_0 t_s & \sin(\omega_0 t_s)/\omega_0 \\ -\omega_0 \sin\omega_0 t_s & \cos\omega_0 t_s \end{bmatrix}, \tag{7.3}$$

gives $H_u = 1$, $H_v = -\mathrm{j}$ exactly from the acquired sample to the estimates *after* the update, and $1\angle 0°$, $1\angle -90°$ from the sample to the estimates used (the one-step lag of the output cancels against the lead of the observer, as in the coded form): it costs the same two multiplications and is the form to use if the tracker is rewritten; the gain error of the coded form is small enough that the regulated fundamental is within 0.4 % of its reference (Sect. 8). What the discretization does not change is the DC leakage: $H_u(1) = 0.7245$ and $H_v(1) = 1.28$ in all three variants (the observer gains, not the matrix, set the DC response), and so the DC mode of Sect. 4.4; nor the attenuation at the LCL resonance, $|H_u| = 0.185$ in all three.

Table 3: Discrete FHT variants with the poles placed at $e^{-\omega_0 t_s}$, $e^{-4\omega_0 t_s}$: response from the acquired sample to the estimates used in the step at the fundamental and at DC, and attenuation at the LCL resonance.

internal model	l_1, l_2 [s^{-1}]	$H_u(e^{j\omega_0 t_s})$	$H_v(e^{j\omega_0 t_s})$	$H_u(1)$, $H_v(1)$	$\lvert H_u(e^{j\omega_{res} t_s})\rvert$
forward Euler, $\delta = 0.05$ (as coded)	0.1819, 29.59	$0.998\angle -0.06°$	$0.994\angle -88.5°$	0.725, 1.276	0.185
forward Euler, $\delta = 0$	0.1839, 32.45	$1.006\angle 0.21°$	$1.024\angle -90.4°$	0.725, 1.290	0.187
exact rotation (7.3), $\delta = 0$	0.1823, 31.33	$1.000\angle 0°$	$1.000\angle -90°$	0.725, 1.265	0.185

7.6 Modulator

Every t_c the carrier is $r = \arcsin[\sin(2\pi f_{pwm} t_{loc} - \phi - \pi/2)]/\pi + 1/2$, a triangle between 0 and 1, and the TRGO flag is set when $r \le 2 f_{pwm} t_c$ (bottom) or $r \ge 1 - 2 f_{pwm} t_c$ (top, double update). The gate commands of leg u with the reference $m \in [-1, 1]$ and the dead time $d = t_{dead} f_{pwm}$ as a fraction of the carrier period are: for $m \ge 0$, Q_2 on (the neutral path ready), Q_1 on while $r < m - d$ (duty m), Q_3 on while $r \ge m + d$; for $m < 0$, Q_3 on, Q_4 on while $r > 1 + m + d$ (duty $-m$), Q_2 on while $r \le 1 + m - d$. Leg v uses $-m$ on the same carrier (Fig. 13). The leg voltage against the neutral point is $+u_{dc}/2$ with Q_1 on, $-u_{dc}/2$ with Q_4 on and 0 otherwise; the switching instants are quantized to t_c, so with $t_c = 500$ ns the 300 ns dead time becomes 0 or 500 ns (use 100 ns for the losses). The gates are off until the first control step with $t \ge t_{enable}$, and follow the enable state of the last control step. Differences from the Simulink diagram of the bench: no $1/(t_c s + 1)$ filters on the modulation index, no blanking of the neutral switch at the carrier extremes, the PLL reads the terminal voltage of the block (the bench model read the line EMF), and no device model (the switches are resistive, R_{on} only).





Figure 13: Three-level modulation of one carrier period ($m = 0.6$): carrier, references of the two legs and TRGO instants (top), gate commands of leg u with the dead time exaggerated (centre), leg voltages against the neutral point and bridge voltage, three levels per leg and five on the bridge at $2 f_{pwm}$ (bottom).



7.7 Summary

Table 4: Discretization of the controller: form used and what exactness buys.

operation	form in `afe_sp_ttype_ctrl_pwm`	exact needed	consequence of an approximate form
PLL angle, frame rotations	constant increment modulo 2π, trigonometric functions	yes (by construction)	the resonant poles of $C_{eq}(z)$ sit at exactly $e^{\pm j\omega_0 t_s}$ for any PI form
PI integrators (current, PLL, DC link, clock)	backward Euler, state updated before the output	no	pole at $z = 1$ with any method; zero moved by $\omega t_s/2$
FHT internal model	forward Euler, $\delta = 0.05$, gains placed on the same matrix	practically	tracking exact within 0.2 % and 1.5° as coded; the exact rotation with $\delta = 0$ costs the same; DC leakage and resonance attenuation unchanged
FHT output timing	both outputs from the state before the update	–	consistent pair; the one-step lag cancels the observer lead at ω_0
virtual quadrature of the PLL	forward Euler low passes with the input one step behind	no	SOGI pair moved by < 3 %, $H_\beta(\omega_0)$ within 1° of $-j$
DC-link feed-forward	division by the sample of the previous trigger	–	third harmonic of 1.3 % at 20 kW from the 100 Hz ripple; a one-step prediction would remove it
moving average of u_{dc}	circular buffer of $N = 160$ samples	–	exact zeros at the multiples of 50 Hz only if Nt_s is one grid period
modulator	gates every t_c, instants quantized to t_c	–	dead time 0 or 500 ns with $t_c = 500$ ns

8 Numerical verification

The companion script simulates the controller as coded (acquisitions with quantizer, noise and one-step delay, PLL, FHT, references, PI with feed-forward and limiter, modulation index held over the step) on the average model of the power stage, the plant (2.3) driven by $m\,u_{dc}$ with the grid EMF, integrated exactly over each control step; before the enable the bridge is open. The switching ripple is not represented; the modulator is checked separately (Fig. 13). Table 5 collects the results, Figs. 14 to 20 the waveforms.




Figure 14: Start-up with the recommended gains: enable at 0.1 s, ramp of i_d^* from 0.35 s, step of i_q^* at 1.0 s. Converter current with the FHT estimates and the references (top), terminal and average bridge voltage (centre), modulation vector and angle error of the PLL (bottom).




Figure 15: Left: the enable at 100 ms, bumpless (the bridge starts at the grid voltage). Right: the -0.3 pu step of i_q^* at 1 pu of i_d; the DC component of the single-phase current appears as a 50 Hz ripple on the estimates and decays with the DC mode ($-30\ \mathrm{s}^{-1}$).




Figure 16: The same run with the three gain sets: converter current (top) and its one-period average (bottom). The library and the recommended gains give the same waveform; the old bench gains are unstable at the LCL resonance and end up clipped with a DC component.




Figure 17: Zoom of Fig. 16: the 1.4 kHz mode after the enable with the old bench gains against the recommended ones (left) and during the ramp (right).




Figure 18: DC step of 0.01 pu on the bridge voltage at 0.6 s with no current reference: one-period average of the current (left) and modulation vector (right), where the DC current turns at $-\omega_0$. Recommended gains: 0.28 pu of DC current; library gains: the unstable DC mode runs into the limiter.




Figure 19: Mode 1: DC-link voltage (top) and current reference (bottom) for a 20 kW step of input power at 0.4 s, with the moving average and with a 5 ms low pass on the measurement.

Table 5: Sampled-data simulation of the controller as coded (noise 0.01 pu rms on the current sample, quantizer 2^{-11}).

test	result
enable at 0.1 s with the PLL locked, $k_{p,i} = 0.15$	bumpless: peak current 0.000 pu in the first 60 ms, DC component -0.0002 pu after 100 ms
ramp $0 \to 1$ pu of i_d^* from 0.35 s, 2 pu/s	no overshoot of the envelope beyond 2 %; at 1 pu: FHT estimates $i_d = 1.0000$, $i_q = 0.0000$; actual fundamental 1.004 pu $\angle 1.98°$ on the EMF, terminal voltage 0.786 pu $\angle 2.72°$: current in phase with the terminal voltage within 0.7°; $m_d = 0.706$, $m_q = 0.075$; DC $-2 \cdot 10^{-5}$ pu
step i_q^*: $0 \to -0.3$ pu at 1.0 s	5 % settling of the FHT estimate in 220 ms (DC mode of the single-phase current, 50 Hz ripple on i_d, i_q); residual ripple of i_q $10 \cdot 10^{-3}$ pu rms (the noise)
same run, library gains 0.1/20	identical waveform up to 1.3 s (the DC mode at $5\,\mathrm{s}^{-1}$ is seeded by noise only: DC component below 10^{-3} pu)
same run, old bench gains 0.5/45	LCL mode unstable: current to the limiter within 60 ms of the enable, 40 % of the steps clipped, peak 11.9 pu, DC component 1.2 pu after the ramp
DC step of 0.01 pu on the bridge voltage at 0.6 s, no reference	$k_{p,i} = 0.15$: DC current +0.277 pu (prediction $u_0/[R'(1 + L(0))] = 0.29$ pu); $k_{p,i} = 0.1$: the DC current grows with the time constant of the unstable mode until the modulation limiter stops it at 2.36 pu
PLL: 30° at 0.4 s, 1 Hz at 0.7 s	locked error −2.37° (one step is 2.25°); jump: peak 32.4°, within 0.6° after 24 ms; frequency: static error −3.56° (−1.19 against −1.15 °/Hz predicted), $\hat{\omega} = 1.0200$ pu
mode 1: 20 kW step of input power at 0.4 s, $C_{dc} = 3$ mF	moving average: u_{dc} peak 163 V, back within 2 % in 338 ms, $i_d^* = -0.397$ pu, ripple of i_d^* $0.02 \cdot 10^{-3}$ pu rms, third harmonic of i_s 1.26 % (feed-forward delay); low pass 5 ms: peak 139 V, ripple of i_d^* $7.2 \cdot 10^{-3}$ pu rms, third harmonic 0.23 %; same-trigger feed-forward (experiment): 0.43 %




Figure 20: Steady state of Fig. 19: 100 Hz ripple of the DC-link voltage with the filtered measurements (left) and current reference (right); the low pass lets a 100 Hz ripple of $7 \cdot 10^{-3}$ pu rms through, the moving average none.

9 Parameters

Table 6: Parameters of the block (`afe_single_phase_ttype_param_example.m`, struct `p`; per unit of the converter base). The recommended current gains are in brackets.

	field	value	note
power stage	`p.hw.L1, L2, R1, R2`	250 µH, 2 mΩ each	$L_c = 500$ µH
	`p.hw.Cf, Rcf`	50 µF, 50 mΩ	LC 1.0 kHz, LCL 1.4 kHz
	`p.hw.Cdc1, Cdc2, Rdc1, Rdc2`	6 mF, 0.5 mΩ	3 mF in series
	`p.hw.Ron, Vth, Goff`	6 mΩ, 2.5 V, 1×10^{-6} S	conduction only
	`p.hw.ubez, ibez, udc_nom`	720 V, 177.5 A, 800 V	bases
carrier and gates	`p.pwm.fpwm, double_update, tc`	4 kHz, 1, 500 ns	$t_s = 125$ µs
	`p.pwm.dead_time, gate_on, gate_off`	300 ns, 15 V, −10 V	
	`p.pwm.m_up, m_low, t_enable, phase`	1, −1, 0.1 s, 0	
acquisitions	`p.ctrl.adc_q, i_noise_std`	2^{-11}, 0.01 pu	
PLL	`p.ctrl.omega_nom, ug_nom`	$2\pi \cdot 50$, 0.7825	
	`p.ctrl.pll_kp, pll_ki, pll_lim, pll_tau`	1, 0, 2, $2/\omega_0$	SOGI $k = 0.5$
	`p.ctrl.obs_l1, obs_l2`	0.1839, 44.78 s^{-1}	poles $e^{[-1\ -4]\omega_0 t_s}$
FHT	`p.ctrl.fht_omega, fht_delta`	ω_0, 0.05	
	`p.ctrl.fht_l1, fht_l2`	0.1819, 29.59 s^{-1}	poles $e^{[-1\ -4]\omega_0 t_s}$
references	`p.ctrl.mode, slave`	0, 0	
	`p.ctrl.i_ref, t_ref, i_ref_slew, iq_ref`	1 pu, 0.35 s, 2 pu/s, 0	mode 0
DC-link loop	`p.ctrl.udc_ref, kp_udc, ki_udc, i_lim`	1 pu, 2, 20 s^{-1}, 1.2 pu	mode 1, 8 Hz, 45°
	`p.ctrl.udc_tau, udc_ma, udc_meas_tau`	20 ms, 1, 0	
current loop	`p.ctrl.kp_i, ki_i`	0.1 (0.15), 20 s^{-1}	Sect. 4.4
	`p.ctrl.u_lim, clip_release, udc_min`	1, 0.001 s^{-1}, 0.25 pu	
clock	`p.ctrl.ts, k_time, kp_align, ki_align`	125 µs, 1, 0, 0	

The bench model `sst_cllc_ttype_inv.slx` uses the same numbers for the two modules in series (module B slave of module A), with $t_{enable} = 0.1$ s and the compact gains 0.1/20 in place of the 0.5/45 of the earlier filter. The figures quoted in the header comment of the parameter file for the current loop (510 rad/s and 53° of margin for 0.1/20) differ from those of this note (556 rad/s, 32.5°, DC mode unstable) and should be updated to it.

10 Conclusions

The control of the single-phase T-type module is a virtual-dq current loop: a first harmonic tracker estimates the fundamental of the single physical current and its quadrature, the pair is regulated by a vector PI in the frame of a single-phase PLL and the modulation vector is projected back on the single axis, with the DC-link feed-forward making the loop gain independent of the DC-link voltage. With the PLL locked the loop is exactly a stationary-frame proportional-resonant controller shaped by the tracker, $C_{eq}(s) = k_{p,i}H_u + k_{i,i}(sH_u - \omega_0 H_v)/(s^2 + \omega_0^2)$, and this form settles the design. The tracker is what makes the loop work with the LCL resonance of the bench above $f_s/6$: its in-phase output attenuates the resonance by a factor five and gain-stabilizes it ($|L| = 0.56$ against 3.2 for an ideal resonant controller with the same gains), at the cost of about 15° of phase margin and of a weak-grid limit at 0.9 mH of line inductance for the recommended gains. The same tracker leaks a DC current into both of its outputs and gives the controller the DC gain $0.75k_{p,i} - 1.24k_{i,i}/\omega_0$, negative for $k_{i,i}/k_{p,i} > 190$ rad/s: the library default 0.1/20 sits on this boundary with a marginally unstable DC mode ($\sigma = 5\,s^{-1}$ with the copper of the model, about $1\,s^{-1}$ with the devices), which the simulation confirms. The recommended gains are $k_{p,i} = 0.15$, $k_{i,i} = 20\,s^{-1}$: crossover 112 Hz, phase margin 44°, DC pole $-30\,s^{-1}$, LCL mode $-55\,s^{-1}$, and the rule $k_{i,i}/k_{p,i} \leq 150$ rad/s for any retuning. The DC rejection remains weak (0.28 pu of DC current for 1 % of DC bridge voltage); a tracker with a DC state and a dedicated DC regulator would remove the limitation and are the natural next step of the block.

The PLL is a SOGI-QSG with $k = 0.5$ followed by a type-1 loop (pole $-314\,s^{-1}$, 1.15° of static error per Hz)



and a double-integrator observer; it locks within 25 ms after a phase jump and its frame lags the grid by the acquisition step only. The DC-link loop has an 8 Hz bandwidth with 45° of margin, the moving average over one grid period keeping the 100 Hz ripple and the 50 Hz signature of a DC offset out of the current reference; the residual third harmonic of the current (1.3 % at 20 kW) comes from the one-step delay of the DC-link feed-forward on the ripple, not from the loop. In the discrete implementation nothing requires an exact discretization: the frame rotations place the resonant poles of the equivalent controller exactly, the PI integrators need no care, and the forward Euler tracker as coded reproduces the fundamental within 0.2 % and 1.5°; the exact rotation matrix with $\delta = 0$ costs the same and is the form to use when the tracker is rewritten with the DC state.

References

[1] S. Buso and P. Mattavelli, *Digital Control in Power Electronics*, 2nd ed. Morgan & Claypool, 2015.

[2] S. G. Parker, B. P. McGrath, and D. G. Holmes, "Regions of active damping control for LCL filters," *IEEE Trans. Ind. Appl.*, vol. 50, no. 1, pp. 424–432, Jan./Feb. 2014.

[3] D. N. Zmood, D. G. Holmes, and G. H. Bode, "Frequency-domain analysis of three-phase linear current regulators," *IEEE Trans. Ind. Appl.*, vol. 37, no. 2, pp. 601–610, Mar./Apr. 2001.

[4] D. N. Zmood and D. G. Holmes, "Stationary frame current regulation of PWM inverters with zero steady-state error," *IEEE Trans. Power Electron.*, vol. 18, no. 3, pp. 814–822, May 2003.

[5] R. Teodorescu, F. Blaabjerg, M. Liserre, and P. C. Loh, "Proportional-resonant controllers and filters for grid-connected voltage-source converters," *IEE Proc. Electr. Power Appl.*, vol. 153, no. 5, pp. 750–762, Sept. 2006.

[6] R. Zhang, M. Cardinal, P. Szczesny, and M. Dame, "A grid simulator with control of single-phase power converters in D-Q rotating frame," in *Proc. IEEE PESC*, Cairns, 2002, pp. 1431–1436.

[7] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," in *Proc. IEEE PESC*, Jeju, 2006, pp. 1–6.

[8] P. Rodríguez, R. Teodorescu, I. Candela, A. V. Timbus, M. Liserre, and F. Blaabjerg, "New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions," in *Proc. IEEE PESC*, Jeju, 2006, pp. 1–7.

[9] S. Golestan, J. M. Guerrero, and J. C. Vasquez, "Single-phase PLLs: A review of recent advances," *IEEE Trans. Power Electron.*, vol. 32, no. 12, pp. 9013–9030, Dec. 2017.

[10] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, "Moving average filter based phase-locked loops: Performance analysis and design guidelines," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2750–2763, June 2014.

[11] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1281–1291, Sept./Oct. 2005.

[12] G. F. Franklin, J. D. Powell, and M. L. Workman, *Digital Control of Dynamic Systems*, 3rd ed. Addison-Wesley, 1998.