Technical Research Report

Power Electronics and Control Systems

Solid State Transformers:

architecture, modelization and control.

Investigation on different layouts based on DAB, DAB3 and CLLC, and the two-module bench built on the CLLC-DCX and the T-type inverter.

Authors:	**Revision:**	**Date:**
Davide Bagnara	01	October 2026

Abstract: A solid state transformer (*SST*) replaces the line frequency transformer of a distribution system with a chain of high frequency isolated power electronic stages, gaining compactness, efficiency and control over the power flow, the voltage and the reactive power; its inherent current limiting, on the other hand, deprives the downstream overcurrent protections of the fault current they rely upon. This document is a preliminary comparative investigation of *SST* architectures placed between a low voltage DC grid and a three phase medium voltage AC grid. The proposed layout is a cascade of series connected single phase inverters, each one supplied by its own galvanically isolated DC/DC converter with the inputs connected in parallel, operated in a master/slave arrangement in which every unit runs its own single phase *PLL*. Three isolated DC/DC stages are compared — three phase DAB, single phase DAB and single phase bidirectional CLLC — together with two inverter topologies, three level NPC and three level T-type, built with Wolfspeed SiC modules. The control architecture is described and each combination is simulated in *Simscape* at about 250 kW per phase, with the semiconductor losses collected and compared. A dedicated chapter covers the design of the high frequency transformers of the three phase DAB and of the single phase DAB, on nanocrystalline C-cores with copper foil windings. The last chapter, added in this revision, documents the bench that the repository keeps today: two 50 kW modules, each one a CLLC resonant converter run as an open-loop DC transformer (800 V to 800 V, 50 kHz) feeding a three level T-type single phase inverter, with the two inverters in series on the line; its structure, control, parameter organization and numerical settings are described, together with the two compact library blocks that model one DCX and one inverter each in two nonvirtual blocks.



Revision history

Rev.	Date	Description	Authors
00	May 2025	First issue.	Davide Bagnara
01	October 2026	Two-module CLLC-DCX / T-type bench of the repository (Section 7), state of the repository and references to the CLLC-DCX and single phase inverter notes; figure paths without extension.	Davide Bagnara

Project Repository: solid-state-transformers.git

Framework: MATLAB/Simulink/Simscape

Contents

1 Introduction **4**

2 Global Architecture **4**

3 Control Architecture **10**
3.1 DC/DC Control Loops 11
3.2 Single Phase Lock Loop 11
3.3 Single Phase Inverter Control Layouts 12

4 Simulation results **13**
4.1 SST based on Three Phase DAB and NPC Single Phase Inverter 14
4.2 SST based on Three Phase DAB and T-Type Single Phase Inverter 17
4.3 SST based on Single Phase CLLC and NPC Single Phase Inverter 20
4.4 SST based on Single Phase DAB and NPC Single Phase Inverter 23

5 High-Frequency transformers design **26**
5.1 Transformer design for 3P-DAB with T-Type single phase inverter architecture 26
5.2 Transformer design for 1P-DAB 29

6 Summary of simulation results **32**

7 SST bench based on the CLLC-DCX and the T-type inverter (2026) **34**
7.1 Architecture and numbers 34
7.2 Control 35
7.3 The two models 36
7.4 The library blocks 37
7.5 Parameter structure 38
7.6 Timing and numerical settings 39
7.7 How to run and open points 40

List of Figures

1 Single phase architecture based on galvanically isolated single phase inverter cascade. 5
2 Global architecture for three phase system where a cascade of master/slaves single phase inverter implements the the single phase MV. 6
3 Single phase inverter stage: based on three level NPC. 7
4 Single phase inverter stage: based on three level T-type. 8
5 Single phase DAB. 9
6 Single phase bidirectional CLLC. 9
7 Three phase DAB. 10
8 Fundamental control strategies of the isolated single phase inverter. 11
9 Single phase lock loop for grid phase estimation. 12
10 Control layout of the single phase inverter. Same strategy for T-Type. . . . 12

11 Simulation layout: simulation has been performance using a single phase SST composed by two single phase inverter connected in series with three difference case scenario of DCDC: three phase DAB, single phase DAB, and single phase CLLC. 14
12 Three phase DAB with NPC single phase inverter - performance of two stages single phase SST: three phase DAB input/output and grids. 15
13 Three phase DAB with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current. 16
14 Three phase DAB with NPC single phase inverter - single phase inverter and three phase DAB performances. 16
15 Three phase DAB with NPC single phase inverter - primary inverter devices performances. 17
16 Three phase DAB with NPC single phase inverter - secondary inverter devices performances. 17
17 Three phase DAB with T-Type single phase inverter - performance of two stages single phase SST: three phase DAB input/output and grids. 18
18 Three phase DAB with T-Type single phase inverter - single phase inverter T-Type: IGBTs voltage and current. 19
19 Three phase DAB with T-Type single phase inverter - single phase inverter and three phase DAB performances. 19
20 Three phase DAB with T-Type single phase inverter - primary inverter devices performances. 20
21 Three phase DAB with T-Type single phase inverter - secondary inverter devices performances. 20
22 Single phase CLLC with NPC single phase inverter - performance of two stages single phase SST: single phase CLLC input/output and grids. 21
23 Single phase CLLC with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current. 22
24 Single phase CLLC with NPC single phase inverter - single phase inverter and single phase CLLC performances. 22
25 Single phase CLLC with NPC single phase inverter - primary inverter devices performances. 23
26 Single phase CLLC with NPC single phase inverter - secondary inverter devices performances. 23
27 Single phase DAB with NPC single phase inverter - performance of two stages single phase SST: single phase DAB input/output and grids. 24
28 Single phase DAB with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current. 24
29 Single phase DAB with NPC single phase inverter - single phase inverter and single phase DAB performances. 25
30 Single phase DAB with NPC single phase inverter - primary inverter devices performances. 25
31 Single phase DAB with NPC single phase inverter - secondary inverter devices performances. 26
32 Transformer layout for the three-phase DAB. 28
33 Single phase transformer for the three-phase DAB. 28
34 Transformer layout for the single-phase DAB - front view. 31

35 Transformer layout for the single-phase DAB - side view. 32
36 Two-module SST bench of the repository (2026). 34

List of Tables

1 Comparison of power loss for three different DC/DC architecture. 33
2 DC/DC transformers rms main quantities. 33
3 Global efficiency using three phase DAB versus single phase DAB and T-Type single phase inverter assuming a power rate flow of 250 kW. 33
4 Numbers of the two-module bench. 35
5 Groups of the structure `param` of the bench. 39

1 Introduction

Solid State Transformers (SSTs) are advanced power electronic devices designed to replace traditional low-frequency transformers in modern power distribution systems. By operating at high frequency and using fully controllable conversion stages, SSTs achieve a more compact size, improved energy efficiency, and enhanced functionality compared to conventional transformers. Beyond simple voltage transformation, they provide additional services such as bidirectional power flow, voltage and reactive power regulation, and seamless integration of distributed energy resources including renewables, electric vehicles, and energy storage.

A key difference from traditional transformers is the behavior of SSTs during fault conditions. Due to their electronic nature and active current limiting, SSTs inherently restrict short-circuit currents. This prevents downstream systems from relying on conventional overcurrent-based protection schemes, which depend on high fault currents for detection. As a result, new protection strategies based on advanced sensing, high-speed control, and intelligent fault identification must be implemented. This shift in protection philosophy presents both challenges and significant opportunities for the development of more flexible, reliable, and smart power networks.

Structure of the document and state of the repository (Rev. 01). Sections 2 to 6 are the comparative study of 2025: the candidate architectures, the control principles, the simulation of each combination of isolated DC/DC stage (three phase DAB, single phase DAB, single phase CLLC) and inverter (NPC, T-type) at about 250 kW per phase, the transformer designs and the comparison of the losses. They are kept as they were written; the models they refer to were removed from the tree of the repository [7] in March 2026 (they remain in the git history), and the three phase DAB study continues in the *advanced-dcdc-converters* repository. What the repository keeps today is a single two-module bench built on the outcome of the study, the single phase CLLC used as a DC transformer and the T-type inverter, at 50 kW per module and with the library blocks of [8]: Section 7 documents it. The isolated stage of that bench has its own design note [5], and the single phase inverter with its control design the note [6].

2 Global Architecture

In this chapter few general architectures for SST solutions are proposed and investigated; the SST device is intended to operate between two different grids:

- a low voltage DC grid source where many contributors can be assumed are connected e.g. energy storage, photovoltaic installations, car chargers and others;
- a three phase medium voltage AC grid source;

Figure 1 shows a single phase architecture, which basically consists by a cascade of single phase inverters, where each single phase inverter is supplied by a galvanically isolated DC/DC converter. Each single phase inverter which constitute a single are all connected in series to achieve the selected AC medium voltage; on the other hand all DC/DC input stage are connected in parallel.

Remark - to reduce the stress in term of voltage isolation, the HV/MV transformer could be built in a way to equally distribute the phase to grand voltage, as shown in Figure 1.

Remark - from control point of view the following layout can be assumed:

- DC/DC power supply control is monolithic and atomic;
- three phase active front end (AFE) control architecture can be assumed as follows
  - master/slave configuration: for each phase one single phase inverter will be identified as *master* while *slave* the others;
  - each single phase inverter is equipped by a single phase PLL (both *master* and *slaves*);
  - an inverter current control (running on *master*);
  - a voltage controlled source mode (on *slaves*).




Figure 1: Single phase architecture based on galvanically isolated single phase inverter cascade.

Figure 2 shows a case scenario of global three phase architecture with a common communication bus which performs a global distributed control.

Remark - a deterministic, Ethernet based, bus controller plays a fundamental role in the *concerto* of the overall system.




Figure 2: Global architecture for three phase system where a cascade of master/slaves single phase inverter implements the the single phase MV.

As already mentioned, the aim of this work is to evaluate the performance of different architecture and compare them. For this purpose, single phase inverter will be investigate both by a three levels NPC and three levels T-type as shown in Figure 3 and Figure 4. NPC solution permits to use lower voltage rated IGBT components while T-type will result in a more efficient conversion.

Remark - DC-voltage rate is assumed at $U_{dc}^{\text{nom}} 800\,\text{V}$.




Figure 3: Single phase inverter stage: based on three level NPC.




Figure 4: Single phase inverter stage: based on three level T-type.

Remark - concerning the galvanically isolated DC/DC converters the following architecture will be investigated:

- three phase DAB;
- single phase bidirectional CLLC;
- single phase DAB;

Remark - three phase DAB could have a better behaviour in terms of DC-current controllability, even if the topic will be more further investigated.




Figure 5: Single phase DAB.




Figure 6: Single phase bidirectional CLLC.




Figure 7: Three phase DAB.

3 Control Architecture

The main goal for an SST architecture should be, on one side, to keep stable a DC-grid composed of many *producers/consumers*, and to give an additional stability contribution to the AC-grid by properly absorbing/generating both reactive as well as active power (assuming DC-grid is integrated by energy storage systems).

Diving into the inner SST control architecture, it is assumed that each DC/DC converter provides a controlled (stable at a given value) DClink voltage, $u_2^{dc}(t) = u_2^{dc}\Big|_{ref}$, while the single phase inverter will drive a current to the AC-grid according to an outer control level*, as shown in Figure 8 shows a possible control principle.

*The outer control loop here intended concerns a global strategy which unified the stability of the DC-grid as well as the stability of the AC-grid according to, e.g. an optimal control based strategy.




Figure 8: Fundamental control strategies of the isolated single phase inverter.

3.1 DC/DC Control Loops

For the DAB stages (three phase and single phase) the DC/DC control is a cascade of PI controllers: an outer voltage loop on the isolated DC link u_2^{dc} followed by an inner current loop, whose output is the phase displacement between the two bridges.

Remark - ZVS condition, for the single phase DAB, is achieved with a dead-time of $t_{dt} = 400\,\text{ns}$.

Remark - the CLLC stage is not regulated. It runs as a DC transformer (DCX): both bridges at 50 % duty, switching frequency a little below the series resonance, rectifying bridge driven as a synchronous rectifier by the sign of its own current, so that the rectifier turns off at zero current and the driving bridge commutates the magnetizing current only (ZVS). The isolated DC link follows the input bus through the turns ratio and the power is set by the inverter. The reason is quantitative: close to resonance the series reactance of the tank is small, the nominal power corresponds to a phase displacement of a few degrees, less than the dead time, and a regulated phase would force the rectifier to switch with current; the CLLC runs of Section 4.3 were made in this way (at 13 kHz, with the rectifier in discontinuous conduction) and the 50 kHz stage of the 2026 bench is designed on the same principle, see [5].

3.2 Single Phase Lock Loop

Single phase inverter uses a single phase lock loop as shown in Figure 9




Figure 9: Single phase lock loop for grid phase estimation.

3.3 Single Phase Inverter Control Layouts

Single phase inverter has been simulated with resonant PI as well as with virtual vector control as shown in Figure 10




Figure 10: Control layout of the single phase inverter. Same strategy for T-Type.



4 Simulation results

Remark (Rev. 01) - the results of this section are those of the comparative study of 2025, at about 250 kW per module with the devices and the frequencies listed below. The models they were produced with are no longer in the tree of the repository; the bench that replaced them (50 kW per module, CLLC-DCX at 50 kHz and T-type inverter) is described in Section 7.

In this section simulation results of the architecture based on three phase DAB is shown, in particular the following operative conditions have been accounted:

- three phase DAB works at fundamental frequency of $f_{dab} = 4\,\text{kHz}$;
- single phase CLLC works at fundamental frequency of $f_{llc} = 13\,\text{kHz}$;
- single phase DAB works at fundamental frequency of $f_{spdab} = 12\,\text{kHz}$;
- single phase inverter operates at the switching frequency of $f_{inv}^{pwm} = 4\,\text{kHz}$, both NPC and T-Type.

Remark - the following switching devices have been used selected

- Wolfspeed **CAB450M12XM3** for the three phase DAB;
- Wolfspeed **CAB760M12HM3** for the single phase DAB and CLLC;
- Wolfspeed **CAB760M12HM3** for the NPC (the number of paralleled device is two);
- Wolfspeed **CAB760M12HM3** + **CLB800M12HM3P** for the T-Type (the number of paralleled device is two);

According to Figure 6 and Figure 3, the following components shall be accounted:

- $L_{Fi}^{dc} = 400\,\mu\text{H}$ - input DAB inductance with nominal current of $I_{LFu}^{nom} = 325\,\text{A}$;
- $C_1^{dc} = 3.6\,\text{mF}$ - input DAB capacitor with nominal voltage of $U_{dc1}^{nom} = 800\,\text{V}$;
- $C_2^{dc} = 3.6\,\text{mF}$ - output DAB capacitor with nominal voltage of $U_{dc2}^{nom} = 800\,\text{V}$;
- $C_{dc}^{inv} = 3.6\,\text{mF}$ - single phase DClink capacitor, with nominal voltage of $U_{dc}^{nom} = 400\,\text{V}$;
- $L_{Fu}^{ac} = 300\,\mu\text{H}$ - output single phase inverter inductance with nominal current $I_{LFu}^{nom} = 1000\,\text{A}$;
- $C_{Fu}^{ac} = 360\,\mu\text{H}$ - output single phase inverter capacitor with nominal voltage of $U_{CFu}^{nom} = 270\,\text{V}$;

- $L_s = 28\,\mu H$ - three phase DAB inductance (this value takes into account also the leakage inductance of the transformer) with nominal current of $I_{Ls}^{nom} = 250\,A$ at nominal frequency of $f_{Ls}^{nom} = 4\,kHz$;
- $L_s = 11\,\mu H$ - single phase DAB inductance (this value takes into account also the leakage inductance of the transformer) with nominal current of $I_{Ls}^{nom} = 400\,A$ at nominal frequency of $f_{Ls}^{nom} = 12\,kHz$;
- $L_s = 13\,\mu H$ - single phase CLLC inductance (this value takes into account also the leakage inductance of the transformer) with nominal current of $I_{Ls}^{nom} = 450\,A$ at nominal frequency of $f_{Ls}^{nom} = 13\,kHz$;
- $C_{s1} = C_{s2} = 10\,\mu F$ - single phase CLLC resonant capacitor ($f_{res} = 20\,kHz$) with nominal current of $I_{Cs}^{nom} = 450\,A$;

Figure 10 show the control architecture of the single phase inverter.





Figure 11: Simulation layout: simulation has been performance using a single phase SST composed by two single phase inverter connected in series with three difference case scenario of DCDC: three phase DAB, single phase DAB, and single phase CLLC.

4.1 SST based on Three Phase DAB and NPC Single Phase Inverter

Here performance of the SST based on three phase DAB and a cascade of two three level NPC/T-Type single phase inverters.

Remark - only one single phase has been simulated and the total power at DC grid side is resulting in one third of an equivalent three phase implementation.

Remark - simulations have been performed under the following condition of grids and load:



– DC grid nominal voltage (from Lithium Ion Battery) : $u_g^{dc}\Big|_{nom} = 750\,\mathrm{V} - 800\,\mathrm{V}$;


– AC grid nominal voltage : $u_g^{ac}\Big|_{nom} = 540\,\mathrm{V}$ - rms per phase-centertap;

– AC grid load current : $i_g^{ac} = 1000\,\mathrm{A}$ - rms;


(a) Master three phase DAB input current and voltage (bottom) and outputs (top).

(b) DC grid current and voltage (top) and AC grid current and voltage (bottom).

Figure 12: Three phase DAB with NPC single phase inverter - performance of two stages single phase SST: three phase DAB input/output and grids.




(a) Single phase inverter: Q1-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.




(b) Single phase inverter: Q2-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.

Figure 13: Three phase DAB with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current.




(a) IGBT Q1 and Q2 power loss (bottom). Single phase output current and voltage, before the output filter (top).




(b) Three phase DAB operative condition at nominal flow power.

Figure 14: Three phase DAB with NPC single phase inverter - single phase inverter and three phase DAB performances.




(a) Three phase DAB - primary inverter: Q1-MOSFET power loss, voltage and current.




(b) Three phase DAB - primary inverter: Q2-MOSFET power loss, voltage and current.

Figure 15: Three phase DAB with NPC single phase inverter - primary inverter devices performances.



(a) Three phase DAB - secondary inverter: Q1-MOSFET power loss, voltage and current.



(b) Three phase DAB - secondary inverter: Q2-MOSFET power loss, voltage and current.


Figure 16: Three phase DAB with NPC single phase inverter - secondary inverter devices performances.

4.2 SST based on Three Phase DAB and T-Type Single Phase Inverter


Here performance of the SST based on three phase DAB and a cascade of two three level T-Type single phase inverters.

Remark - only one single phase has been simulated and total power at DC grid side is resulting in one third than in an equivalent three phase implementation.
Remark - simulations have been performed under the following condition of grids and load:

- DC grid nominal voltage (from Lithium Ion Battery) : $u_g^{dc}\Big|_{nom} = 800\,\mathrm{V}$;
- AC grid nominal voltage : $u_g^{ac}\Big|_{nom} = 554\,\mathrm{V}$ - rms per phase-centertap;
- AC grid load current : $i_g^{ac} = 1000\,\mathrm{A}$ - rms;




(a) Master three phase DAB input current and voltage (bottom) and outputs (top).




(b) DC grid current and voltage (top) and AC grid current and voltage (bottom).

Figure 17: Three phase DAB with T-Type single phase inverter - performance of two stages single phase SST: three phase DAB input/output and grids.




(a) Single phase inverter: Q1-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.




(b) Single phase inverter: Q2-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.

Figure 18: Three phase DAB with T-Type single phase inverter - single phase inverter T-Type: IGBTs voltage and current.




(a) IGBT Q1 and Q2 power loss (bottom). Single phase output current and voltage, before the output filter (top).




(b) Three phase DAB operative condition at nominal flow power.

Figure 19: Three phase DAB with T-Type single phase inverter - single phase inverter and three phase DAB performances.




(a) Three phase DAB - primary inverter: Q1-MOSFET power loss, voltage and current.




(b) Three phase DAB - primary inverter: Q2-MOSFET power loss, voltage and current.

Figure 20: Three phase DAB with T-Type single phase inverter - primary inverter devices performances.



(a) Three phase DAB - secondary inverter: Q1-MOSFET power loss, voltage and current.



(b) Three phase DAB - secondary inverter: Q2-MOSFET power loss, voltage and current.

Figure 21: Three phase DAB with T-Type single phase inverter - secondary inverter devices performances.


4.3 SST based on Single Phase CLLC and NPC Single Phase Inverter

In this section the performance of the CLLC has been investigated. The control strategy of the CLLC DCDC converter has been assumed as follows


– single phase CLLC is operating at constant frequency of $f_{\mathrm{llc}} = 13\,\mathrm{kHz}$;

– power flow direction as well as amplitude is controlled by phase shift between primary and secondary side H-bridges;

– the above control law keep the CLLC conversion in a constant condition of zero current switching;




(a) Single phase CLLC with NPC single phase inverter - Master single phase CLLC input current and voltage (bottom) and outputs (top).




(b) DC grid current and voltage (top) and AC grid current and voltage (bottom).

Figure 22: Single phase CLLC with NPC single phase inverter - performance of two stages single phase SST: single phase CLLC input/output and grids.




(a) Single phase inverter: Q1-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.




(b) Single phase inverter: Q2-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.

Figure 23: Single phase CLLC with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current.




(a) IGBT Q1 and Q2 power loss (bottom). Single phase output current and voltage, before the output filter (top).




(b) Single phase CLLC operative condition at nominal flow power.

Figure 24: Single phase CLLC with NPC single phase inverter - single phase inverter and single phase CLLC performances.




(a) Single phase CLLC - primary inverter: Q1-MOSFET power loss, voltage and current.




(b) Single phase CLLC - primary inverter: Q2-MOSFET power loss, voltage and current.

Figure 25: Single phase CLLC with NPC single phase inverter - primary inverter devices performances.



(a) Single phase CLLC - secondary inverter: Q1-MOSFET power loss, voltage and current.




(b) Single phase CLLC - secondary inverter: Q2-MOSFET power loss, voltage and current.


Figure 26: Single phase CLLC with NPC single phase inverter - secondary inverter devices performances.

4.4 SST based on Single Phase DAB and NPC Single Phase Inverter

Single phase DAB performance.




(a) Master single phase DAB input current and voltage (bottom) and outputs (top).




(b) DC grid current and voltage (top) and AC grid current and voltage (bottom).

Figure 27: Single phase DAB with NPC single phase inverter - performance of two stages single phase SST: single phase DAB input/output and grids.




(a) Single phase inverter: Q1-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.




(b) Single phase inverter: Q2-IGBT voltage and current. The aim of this image is to proof the effective operative working of the three level NPC single phase inverter.

Figure 28: Single phase DAB with NPC single phase inverter - single phase inverter NPC: IGBTs voltage and current.




(a) IGBT Q1 and Q2 power loss (bottom). Single phase output current and voltage, before the output filter (top).




(b) Single phase DAB operative condition at nominal flow power.

Figure 29: Single phase DAB with NPC single phase inverter - single phase inverter and single phase DAB performances.




(a) Single phase DAB - primary inverter: Q1-MOSFET power loss, voltage and current.




(b) Single phase DAB - primary inverter: Q2-MOSFET power loss, voltage and current.

Figure 30: Single phase DAB with NPC single phase inverter - primary inverter devices performances.



(a) Single phase DAB - secondary inverter: Q1-MOSFET power loss, voltage and current.



(b) Single phase DAB - secondary inverter: Q2-MOSFET power loss, voltage and current.

Figure 31: Single phase DAB with NPC single phase inverter - secondary inverter devices performances.

5 High-Frequency transformers design

5.1 Transformer design for 3P-DAB with T-Type single phase inverter architecture

Transformer for the three-phase DAB is built by three independent single phase transformers, as follows.

Input data:

- $u_1^b = 400\,\mathrm{V}rms$: primary side nominal voltage;
- $u_2^b = 400\,\mathrm{V}rms$: secondary side nominal voltage;
- $i_1^b = 275\,\mathrm{A}rms$: primary side nominal current;
- $i_2^b = 275\,\mathrm{V}rms$: secondary side nominal current;
- $f_b = 4\,\mathrm{kHz}$: fundamental frequency;

Design:

- core material: nanocrystalline alloy ($\mu_r = 5000$);
- core shape: C (AM-NC-320C AMMET);
  - core height: $h_{fe} = 220\,\mathrm{mm}$;



- core length: $L_{fe} = 720\,\mathrm{mm}$;
- core width: $d_{fe} = 50\,\mathrm{mm}$;
- core window: $W_{fe} = 60\,\mathrm{mm}$;
- core depth: $D_{fe} = 90\,\mathrm{mm}$;
- relative permeability $\mu_r = 5000$;
- maximum magnetic flux density $\hat{B} = 0.8\,\mathrm{Wb\,m^{-2}}$;

- winding material: copper foil $d = 0.5\,\mathrm{mm}$;
- winding current density: $J = 3.0\,\mathrm{A\,mm^{-2}}$;

calculus: assuming $n_1 = n_2 = 6$

$$S_{fe} = 10^4 \frac{u_1^b}{4.44\ f_b\ \hat{B}\ n_1} \approx 47\,\mathrm{cm^2} \tag{5.1}$$

$$S_{cu} = \frac{i_1^b}{J} \approx 90\,\mathrm{mm^2} \tag{5.2}$$

$$L_{cu} = \frac{S_{cu}}{d} \approx 180\,\mathrm{mm} \tag{5.3}$$

Remark - core will be created by the parallelization of 3 per AM-NC-320C AMMET, that results in the following iron power losses:

Specific Core Loss

$$P_\mu = 16\,\mathrm{W\,kg^{-1}} \qquad \text{at} \quad f = 4\,\mathrm{kHz}, \quad \hat{B} = 0.8\,\mathrm{Wb\,m^{-2}} \tag{5.4}$$

Core mass

$$m_{fe} = 26.35\,\mathrm{kg} \tag{5.5}$$

Core power losses

$$P_{fe} = 225\,\mathrm{W} \tag{5.6}$$

Copper power losses

$$P_{cu} = 50\,\mathrm{W} \tag{5.7}$$

Total power losses

$$P_{loss} = 3(P_{fe} + P_{cu}) = 825\,\mathrm{W} \tag{5.8}$$





Figure 32: Transformer layout for the three-phase DAB.



(a) Single phase transformer for the three-phase DAB - front view.

(b) Single phase transformer for the three-phase DAB - side view.

Figure 33: Single phase transformer for the three-phase DAB.

5.2 Transformer design for 1P-DAB

Input data:

- $u_1^b = 800\,\mathrm{V}rms$: primary side nominal voltage;
- $u_2^b = 800\,\mathrm{V}rms$: secondary side nominal voltage;
- $i_1^b = 375\,\mathrm{A}rms$: primary side nominal current;
- $i_2^b = 375\,\mathrm{V}rms$: secondary side nominal current;
- $f_b = 12\,\mathrm{kHz}$: fundamental frequency;

Design:

- core material: nanocrystalline alloy ($\mu_r = 5000$);
- core shape: C (AM-NC-412 AMMET);
  - core height: $h_{fe} = 290\,\mathrm{mm}$;
  - core length: $L_{fe} = 946\,\mathrm{mm}$;
  - core width: $d_{fe} = 60\,\mathrm{mm}$;
  - core window: $W_{fe} = 90\,\mathrm{mm}$;
  - core depth: $D_{fe} = 100\,\mathrm{mm}$;
  - relative permeability $\mu_r = 5000$;
  - maximum magnetic flux density $\hat{B} = 0.5\,\mathrm{Wb\,m^{-2}}$;
- winding material: copper foil $d = 0.5\,\mathrm{mm}$;
- winding current density: $J = 3.0\,\mathrm{A\,mm^{-2}}$;

calculus: assuming $n_1 = n_2 = 6$

$$S_{fe} = 10^4 \frac{u_1^b}{4.44\ f_b\ \hat{B}\ n_1} \approx 50\,\mathrm{cm}^2 \tag{5.9}$$

$$S_{cu} = \frac{i_1^b}{J} \approx 125\,\mathrm{mm}^2 \tag{5.10}$$

$$L_{cu} = \frac{S_{cu}}{d} \approx 250\,\mathrm{mm} \tag{5.11}$$



Remark - core will be created using the nanocrystalline cut core AM-NC-412 by AM-MET, that results in the following iron power losses:

Specific Core Loss

$$P_\mu = 16\,\mathrm{W\,kg^{-1}} \qquad \text{at} \quad f = 4\,\mathrm{kHz}, \quad \hat{B} = 0.8\,\mathrm{Wb\,m^{-2}} \tag{5.12}$$

Core mass

$$m_{fe} = 37\,\mathrm{kg} \tag{5.13}$$

Core power losses

$$P_{fe} = 593\,\mathrm{W} \tag{5.14}$$

Copper power losses

$$P_{cu} = 67\,\mathrm{W} \tag{5.15}$$

Total power losses

$$P_{loss} = (P_{fe} + P_{cu}) = 660\,\mathrm{W} \tag{5.16}$$




Figure 34: Transformer layout for the single-phase DAB - front view.




Figure 35: Transformer layout for the single-phase DAB - side view.

6 Summary of simulation results

In this section a summary of overall efficiency for: three phase DAB, single phase DAB, single phase CLLC is shown.

The power flow through each DC/DC/AC converter is around 250 kW, in Table 1 the total power loss concerning the semiconductors components are reported. Power loss concerning capacitors and inductors gave been not accounted at this stage.

Remark - T-Type single phase inverter will taken into account.



Table 1: Comparison of power loss for three different DC/DC architecture.

Architecture	$f_{dab}[\mathrm{kHz}]$	$f_{inv}[\mathrm{kHz}]$	$p_{loss}^{dab}[\mathrm{kW}]$	$p_{loss}^{inv}[\mathrm{kW}]$
Three phase DAB	4 kHz	4 kHz	2.27 kW	3.0 kW
Single phase CLLC	13 kHz	4 kHz	2.25 kW	3.0 kW
Single phase DAB	12 kHz	4 kHz	1.28 kW	3.0 kW

From Table 1 all solution seems promising until ZVS for single phase DAB or ZCS for CLLC are satisfied. Impact into magnetic has to be investigated.

In the following additional information are reported.

Table 2: DC/DC transformers rms main quantities.

Architecture	$f_{dab}[\mathrm{Hz}]$	$i_1[\mathrm{A}_{rms}]$	$i_2[\mathrm{A}_{rms}]$	$u_1[\mathrm{V}_{rms}]$	$u_2[\mathrm{V}_{rms}]$	$L_s[\mathrm{H}]$
Single phase DAB	12 kHz	375 A	375 A	830 V	752 V	11 µH
Three phase DAB	4 kHz	265 A	265 A	400 V	360 V	28 µH
Single phase CLLC	13 kHz	452 A	452 A	815 V	745 V	13 µH

Remark - in Table 2 voltages for the three phase DAB represent the *per phase* voltage and not the phase to phase, on the other hand voltages for the CLLC and single phase DAB architecture represent the voltage across the single phase transformer.
Remark - L_s accounts also the leakage inductance of the transformer.
Remark - in summary, solution with single phase-DAB seems to be more effective in term of efficiency, even if stability under residual dc-current shall be investigated further.

Table 3: Global efficiency using three phase DAB versus single phase DAB and T-Type single phase inverter assuming a power rate flow of 250 kW.

Architecture	$p_{loss}^{dab}[\mathrm{kW}]$	$p_{loss}^{tr}[\mathrm{kW}]$	$p_{loss}^{inv}[\mathrm{kW}]$	$\eta_{tot}[\%]$
Single phase DAB	1.28 kW	0.66 kW	3.0 kW	98.0 %

Three phase DAB	2.21 kW	0.86 kW	3.0 kW	97.6 %

7 SST bench based on the CLLC-DCX and the T-type inverter (2026)

7.1 Architecture and numbers

The repository [7] keeps today one bench of the SST, built on the outcome of the comparative study: a single phase CLLC used as a DC transformer for the isolated stage and the three level T-type bridge for the inverter, at 50 kW per module. Two modules are modelled (Figure 36): two lithium-ion packs in parallel on the 800 V battery bus, one CLLC-DCX per module (800 V to 800 V, 11 : 11, 50 kHz, open loop, Wolfspeed CAB006M12GM3 SiC modules on both bridges), one T-type single phase inverter per module on the isolated 800 V DC link, the two inverters in series on a single phase line of 2×398.4 V rms. Module A runs the current loop, module B applies the same modulation vector with its own PLL angle, which is the master/slave arrangement of Section 2 reduced to two units. Table 4 collects the numbers of the bench; they are in the parameter file `private/sst_cllc_ttype_param.m` of the bench folder, and those of the DCX in the library file `cllc_dcx_param_example.m`. The sizing of the DCX is the subject of [5], the design of the inverter control of [6]: this section describes the bench, the models and their organization.




Figure 36: Two-module SST bench of the repository (2026): two battery packs on the 800 V bus, one CLLC-DCX and one T-type inverter per module, the inverters in series on the line; module B is the slave of module A.



Table 4: Numbers of the two-module bench (`private/sst_cllc_ttype_param.m`, DCX from `cllc_dcx_param_example.m`).

Item	Value
Modules	2, DC sides in parallel, AC sides in series, 50 kW each (100 kW in total)
Battery bus	2 packs × 800 V, 50 kW, 62.5 A h (1C), SOC 0.85; the pack resistances halved and the time constant of the RC branch shortened for the run
DCX, per module	800 V to 800 V (11 : 11), 62.5 A, $f_s = 50$ kHz at $f_n = 0.95$ ($f_r = 52.6$ kHz), $L_r = 12$ µH, $C_r = 0.762$ µF per side, $L_m = 400$ µH, dead time 300 ns; mode 0: bridge 1 PWM at 50 %, bridge 2 synchronous rectifier; DC chokes 250 µH, DC-link capacitor of side 1 500 µF, side 2 left to the inverter block
Inverter, per module	$u_{dc} = 800$ V, $u_{bez} = 0.9\,u_{dc} = 720$ V, $i_s^{nom} = 125.5$ A rms, $f_{pwm} = 4$ kHz with double update ($t_s = 125$ µs), dead time 300 ns, split DC link $C_{Fi} = 3$ mF (2 × 6 mF in series), $L_{Fu} = 500$ µH (two halves), $C_{Fu} = 50$ µF with 50 mΩ, Wolfspeed CAB006M12GM3
Line	$690/\sqrt{3} = 398.4$ V rms per module (563.4 V peak), 796.7 V rms in total, 50 Hz, two line inductors of 0.5 mH and 10 mΩ (5 %)
Control	module A: single phase PLL on the line voltage, first harmonic tracker on the current, dq vector PI; module B: slave, applies m_d, m_q of A with its own PLL angle. Gains kp 0.5 / ki 45 in the discrete model, kp 0.1 / ki 20 in the compact one (Section 7.2); reference 1 pu from 0.35 s with a slew of 2 pu/s; gates of the compact modules enabled at 0.1 s, after the PLL has locked
Run	1.25 s, Backward Euler local solver at $t_c = 100$ ns (1 µs for quick runs), the last 0.2 s logged at t_c

7.2 Control

The DCX stages run in open loop (mode 0 of the library block): the isolated DC links follow the battery bus through the 1 : 1 transformer minus the drop on an equivalent resistance of about 43 mΩ, and the power is set by the inverters, as explained in Section 3 and in [5]. The control of the bench is therefore the control of the inverters, which is the single phase chain of Section 3 in its virtual vector form: a single phase PLL on the terminal voltage (Park PLL with the virtual quadrature component and a double integrator observer that gives the angle of the control), a first harmonic tracker on the line current that provides its fundamental and quadrature components, the dq vector PI with the clip flag and the integrator release, the DC-link voltage feed-forward and



the vector-length limiter, and the three level modulators of the two legs with the dead time around both edges. Module A closes the loop; module B reads the angle and the modulation vector of A through the `sync` link and applies them with its own PLL angle, so that two identical modules in series produce the same voltage and carry the same current. The design of these loops, the discrete implementation and their verification on the model are the subject of [6].

The gains deserve a remark, because the two models of the bench use different values. The discrete model keeps the gains of the 2025 study, $k_p = 0.5$ and $k_i = 45\,1/\mathrm{s}$ at $t_s = 125\,\mu\mathrm{s}$. With the first harmonic tracker in the feedback path and the resonance of the output filter at about 1.4 kHz ($L_{Fu} = 500\,\mu\mathrm{H}$, $C_{Fu} = 50\,\mu\mathrm{F}$), the open-loop response of the compact block (PI, one-step acquisition delay, zero-order-hold plant, tracker) has 15° of phase margin at 1.7 krad/s and a loop gain of 1.9 at the resonance with these values, and the time-domain run is unstable; $k_p = 0.1$ and $k_i = 20\,1/\mathrm{s}$ give a crossover at 510 rad/s with 53° of phase margin and 0.37 at the resonance, and are the values of the compact modules (`kp_i`, `ki_i` of the parameter file). The analysis is in the header of `afe_single_phase_ttype_param_example.m` of the library and in [6].

7.3 The two models

The bench folder (`theory_analysis_solid_state_transformer/sst_based_on_full_bridge_ttype_inverter/sst_single_phase_cllc_single_phase_ttype_inv`) holds two models of the same bench, which share the initialization, the parameters and the post-processing scripts; `param.sim.model` in `init_model.m` chooses the one to open and simulate:

- `sst_cllc_ttype_inv.slx`, the **compact** model: the T-type modules are two instances of the library block `afe_single_phase_ttype_mod1` in the wrappers `single_phase_inverter_modA_cmp` and `modB_cmp` (mask parameters `param.spinv.p_modA` and `p_modB`, the sync link from A to B inside the wrappers), the DCX stages are two instances of `cllc_dcx_mod1` (`param.cllc.p_mod1`, `p_mod2`). The switches of both blocks are numerical with the conduction drop only: no switching losses, no thermal model. It is the model for the control studies and for long runs;
- `sst_cllc_ttype_inv_discrete.slx`, the **discrete** model: the T-type modules `single_phase_inverter_modA/B` are built from the discrete blocks of the library (`dclink` block, output filter, the T-type bridge `mosfet_based_three_level_inverter_ttype` with its thermal model, the control subsystem with the dq vector PI), module B applying the voltage command of A; the DCX stages are the same library blocks. The switch losses and the device temperatures (`mosfet_ploss_invQ1..4_sim`, device scopes) exist in this model only.



The root of both models has the two batteries (library block `lithium_ion_battery`; one Solver Configuration in the model, in `line_source`, because the DCX blocks connect the two sides in one physical network), the two DCX wrappers, the `global timing` block with the master time and the local times of the modules, the `line_source` with the two controlled voltage sources and the line inductors, the scopes and the `storage_data_sst` subsystem that logs every `*_sim` signal at t_c over the last 0.2 s. The log names are the same in the two models, so `power_loss_calculus.m` (battery, DCX, inverter and line powers, losses and efficiency over the last five grid periods, with the Backward Euler estimate of the tank damping), `plotting_results.m` and `spectrum.m` (spectra and THD of the line current) work on either run. The script that converted the 2025 model to the library blocks is archived in `legacy/`.

7.4 The library blocks

The MATLAB Home licence used for the project limits a model to 1000 nonvirtual blocks, referenced models and library links included, and the 2025 models were above that with two modules. Two blocks of [8] solve it, each one modelling a complete converter with two nonvirtual blocks: a Simscape language component for the power stage and one MATLAB Function, discrete at the step of the local solver, for the modulator and the control. Both follow the same conventions: one structure `p` on the mask (`p.hw` the parameters of the component, `p.pwm` the carrier and the gates, `p.ctrl` the control), the input `t_master` for the master time of the model, the output `m` with the measurements in pu and the output `ctrl_log` with the control signals, whose indices are returned by name by a companion function; the control reads the measurements one step behind through a Unit Delay, the DC quantities as averages over the control period, quantized as an ADC would.

- `cllc_dcx/cllc_dcx_mod1`: ports `dc1+`, `dc1-` on the left and `dc2+`, `dc2-` on the right, galvanically separate (one Electrical Reference per side in the model); `m` [15×1] (DC voltages and currents of both sides, tank currents, bridge and capacitor voltages, DC buses, magnetizing and capacitor currents) and `ctrl_log` [24×1]; modes 0 open-loop DCX, 1 current loop, 2 voltage loop; each bridge in PWM, synchronous rectifier or off; optional soft start, DC links and chokes. Fully described in [5];
- `afe_single_phase_ttype/afe_single_phase_ttype_mod1`: ports `a`, `b` on the left (AC terminals after the LC filter) and `dc+`, `dc-` on the right (split DC link with its neutral point inside); inputs `t_master` and `sync`, outputs `m` [13×1] (converter and terminal currents, terminal and bridge voltages, DC link and its halves, DC and neutral currents, bank and filter currents), `ctrl_log` [32×1] and `sync_out` = $[\hat{\theta};\ m_d;\ m_q]$; `p.ctrl.mode` 0 current references (with step time and slew), 1 DC-link voltage loop; `p.ctrl.slave` = 1 applies the modulation vector of the block wired to `sync`; optional enable time and Gaussian noise on the current sample. Described



with its control design in [6].

Each block is built from its sources by a script of its folder (`update_cllc_dcx.m`, `update_afe_single_phase_ttype.m`) once the Simscape component has been compiled with `ssc_build` from `library/foundation/pwr_electronics`; the example parameter files of the two folders (`cllc_dcx_param_example.m`, `afe_single_phase_ttype_param_example.m`) are the parameter sets of this bench, which the setup script of the bench reads and completes with its own numbers.

7.5 Parameter structure

The models read one structure, `param`, with one group per subsystem (Table 5). `init_model.m` holds the simulation settings only (`param.sim`: model, run length, step, nonlinear iterations, export of the legacy names), puts the companion library on the path through `private/library_setup.m` (the copy already on the path, else the folder `library` next to the repository or the one named by the environment variable `PWR_CONTROL_LIBRARY`, cloned from GitHub when missing) and calls `private/sst_cllc_ttype_setup.m`, which builds the rest of `param` from the numbers of `private/sst_cllc_ttype_param.m` and from the example files of the library (the timing object, the mask structures of the four blocks, the inverter hardware and control objects of the discrete model, the batteries, the heatsink). The post-processing scripts read `param.*` only. While `param.sim.export_legacy_names` is set, `private/sst_cllc_ttype_legacy.m` also puts in the base workspace the flat names that the discrete model still reads; the migration of the model to `param.*` is the last step left of the conversion.



Table 5: Groups of the structure `param` of the bench (`init_model.m` and `private/sst_cllc_ttype_setup.m`).

Group	Content
`param.sim`	`model` (compact or discrete), `simlength`, `tc`, `nonlinear_iterations`, `export_legacy_names`
`param.time`, `.glb_time`	inputs of the timing object (carrier, double update, dead time, logged window, battery sample time) and the object itself (`timing_setup`): `tc`, `ts_inv`, carriers and TRGO of the modulators
`param.sst`	number of modules, power per module and in total
`param.grid`	line: voltage per module and in total, frequency, line inductance and resistance
`param.cllc`	operating point of the DCX stage, `mode`, `interleave`; `p_mod1`, `p_mod2` mask structures of the two DCX blocks; `idx` indices of their control log
`param.spinv`	T-type inverter of one module (both modules read it): `hw_in/hw`, `ctrl_in/ctrl`, `sogi`, `mosfet`, `ideal_switch`, references (`i_ref`, `t_ref`, `i_ref_slew`); `p_modA`, `p_modB` mask structures of the compact modules (B slave of A), `idx`, and the gains that rebuild the old log signals in physical units from `m`
`param.ctrl`	`clip_release` of the PI blocks of the discrete model
`param.battery`	the two packs (`pack_1`, `pack_2`)
`param.meas`, `.thermal`, `.dev`	ADC quantization; heatsink of the discrete model; names of the device datasets

7.6 Timing and numerical settings

Each converter runs on its own local time base (`time_master`, `time_afe_module_A/B`, `time_cllc_module_A/B` in the models, the local clock inside the library blocks): the modulators generate the control triggers from their carriers, and the local clocks can be detuned to study the effect of time sliding between modules. The inverters switch at 4 kHz with the control at $2f_{pwm}$ (double update, $t_s = 125\,\mu s$); the DCX blocks run at the step of the model, and their carriers can be interleaved by a quarter of the switching period (`param.cllc.interleave`, off by default) so that the $2f_s$ ripple currents of the two stages cancel on the battery bus.

The whole physical network runs on the Simscape local solver with the Backward Euler method and the fixed step `param.sim.tc`, which must divide t_s. The method adds to each resonant tank a series resistance proportional to the step, about $2\,(\omega_s^2 L_{r1} t_c/2 + t_c/(2C_{r1}))$



referred to side 1: 2.5 Ω at 1 µs, 0.25 Ω at 100 ns, 0.125 Ω at 50 ns, to be compared with the 43 mΩ of the physical stage. At 1 µs (20 steps per DCX period, the dead times shorter than one step) the damping takes about 12 kW per module at full load and lowers the isolated DC link by some 150 V: that step is good for structural checks and for the grid-side loops only, and `power_loss_calculus.m` prints the estimate next to the measured DCX losses. The bench uses 100 ns (run time about ten times longer); 50 ns is the step of the DCX bench for the voltages, the losses and the ZVS, see [5]. `param.sim.nonlinear_iterations` = 5 is needed by the thermal switch models of the discrete model.

7.7 How to run and open points

Run `init_model.m` in the bench folder (it builds `param`, opens the model chosen by `param.sim.model` and prints the operating point), simulate 1.25 s (the DC links start at their nominal voltage, the current reference steps at 0.35 s and ramps to 1 pu in 0.5 s), then `power_loss_calculus.m`, `plotting_results.m` and `spectrum.m`; `non_virtual_blocks_counting.m` checks the block count against the licence limit. Runs are saved with the `*_sim` logs and `param` in a `.mat` file ignored by git. No run of the bench is saved in the repository at the time of this revision, and the results of the first ones (currents and voltages of both stages, efficiency chain from the batteries to the line, spectrum of the line current, device losses and temperatures of the discrete model) are to be added here. The open points are those of the two notes: the sizing checks of the DCX [5], the tuning and the verification of the inverter loops on the complete bench [6], the placeholders marked TBC in the parameter file (DC-link bank, filter, line impedance, devices) and the migration of the discrete model to `param.*`.

References

[1] R. De Doncker, D. M. Divan, M. H. Kheraluwala *A Three-phase Soft-Switched High-Power-Density dc /dc Converter for High-Power Applications*. Transactions of Industry Applications vol. 27 No. 1 January 1991.

[2] H. Akagi, S. Kinouchi, Y. Miyazaki *Bidirectional Isolated Dual-Active-Bridge (DAB) DC-DC Converters Using 1.2-kV 400-A SiC-MOSFET Dual Modules*. Transactions of Power Electronics vol. 1 No. 1 December 2016.

[3] F. Krismer, *Modeling and Optimization of Bidirectional Dual Active Bridge DC–DC Converter Topologies*. PhD dissertation, 2010.



[4] R. Teodorescu, M. Liserre, P. Rodrıguez, *Grid converters for photovoltaic and wind power systems*. Wiley, 2011.

[5] D. Bagnara, *CLLC-DCX isolated DC/DC stage: 800 V / 800 V, 50 kW, 50 kHz, sizing, simulation model and library block*. pwr-control technical design note, Rev. 00, October 2026, `repos_doc/cllc_dcx` of https://github.com/pwr-control/repositories-documentation.

[6] D. Bagnara, *Single-Phase Grid-Tied T-Type Inverter: model, control design and discrete implementation*. pwr-control technical report, October 2026, `repos_doc/single_phase_grid_tied_inverter_analysis` of https://github.com/pwr-control/repositories-documentation.

[7] pwr-control, *solid-state-transformers* repository, https://github.com/pwr-control/solid-state-transformers.

[8] pwr-control, *library* repository (Simscape components, masked blocks, setup classes and documentation), https://github.com/pwr-control/library.