Technical Research Report

Power Electronics and Control Systems

PS-12V-12kA:

power supply for electrolysis.

Dimensioning of power supply for electrolysis application.

Author:
Davide Bagnara

Date:
July 2026

Abstract: This report presents the design and simulation-based verification of a 300 kW power supply unit for electrolysis applications, rated 25 V / 12 kA at nominal load and supplied from a three-phase 480 V grid. The proposed architecture comprises two conversion stages: a grid-tied Active Front End (AFE) rectifier interfaced through an LCL filter exploiting the point-of-common-coupling inductance, and an isolated Phase-Shift Full Bridge Converter (PS-FBC) with center-tapped high-frequency transformers and a high-current diode rectifier stage. The design addresses the stringent requirements of galvanic isolation, output voltage ripple below 0.25 V rms, grid current distortion $\mathrm{THD}_i < 5\%$, and power factor above 0.95 over the entire operating range. Component sizing — including the LCL filter, DC-link capacitor banks, HF transformer series inductance enabling Zero-Voltage Switching, and welding-grade rectifier diodes — is reported together with a complete loss budget, yielding an estimated overall efficiency of approximately 91.7%, in compliance with the $\eta > 90\%$ specification. The full AFE + PS-FBC system, based on CM1200DW-24T LV100 IGBT modules, is validated in MATLAB/Simulink/Simscape under two operating scenarios, nominal load cold (NLC, 25 V / 12 kA) and nominal load hot (NLH, 10 V / 12 kA), reporting voltages, currents and power losses of the main active and passive components.

Project Repository: modelization-and-control.git

Framework: MATLAB/Simulink/Simscape

Contents

1 Introduction **3**

2 Power Supply Specification **3**

3 Power Supply Architecture **4**

4 Power Supply Design **6**
4.1 General design aspects 8
4.2 AFE-LCL filter topology 8
4.3 AFE DClink 9
4.4 Phase Shift Full bridge Converter topology 9
4.5 AFE and FBC Devices 9
4.6 Overall Efficiency 9

5 Simulation Results **10**
5.1 Case scenario NLC 10
5.2 Case scenario NLH 13

List of Figures

1 Load current and voltage profile under different operative conditions (NLC and NLH). 4
2 Active Front End stage with LC filter layout. 5
3 Full Bridge Converter layout. 5
4 LCL filter built using the point of common coupling (PCC) inductance. . . 6
5 Line representation. 6
6 Grid and AFE stack quantities - case scenario NLC. 11
7 Full Bridge Converter quantities - case scenario NLC. 11
8 Output quantities and capacitor filter currents - case scenario NLC. 12
9 Full bridge devices current and diode rectifiers current - case scenario NLC. 12
10 Full bridge device power losses - case scenario NLC. 13
11 Grid and AFE stack quantities - case scenario NLH. 13
12 Full Bridge Converter quantities - case scenario NLH. 14
13 Output quantities and capacitor filter currents - case scenario NLH. 14
14 Full bridge devices current and diode rectifiers current - case scenario NLH. 15
15 Full bridge device power losses - case scenario NLH. 15

List of Tables

1 Component design. 6

Nomenclature

- AFE: active front end;
- HF-TR: high-frequency transformer;
- PS-FBC: phase-shift full bridge converter;
- LCL: inductor-capacitor-inductor filter;
- $\mathrm{THD_i}$: current total harmonic distortion;
- L_{grid} $\left[\mathrm{H}\right]$: point of common coupling (PCC) inductance and *LCL* output filter inductance;
- C_{Fu} $\left[\mathrm{F}\right]$: *LCL* output filter capacitor;
- R_{CFu} $\left[\Omega\right]$: damping of the LCL output filter capacitor;
- L_{Fu} $\left[\mathrm{H}\right]$: *LCL* input filter inductance;
- C_{Fi} $\left[\mathrm{F}\right]$: dclink capacitor of the AFE stage;
- C_{dc}^{dc1} $\left[\mathrm{F}\right]$: input capacitor of the PS-FBC stage;
- C_{dc}^{dc2} $\left[\mathrm{F}\right]$: output capacitor of the PS-FBC stage;
- L_{dc}^{dc2} $\left[\mathrm{H}\right]$: output inductance of the PS-FBC stage;
- L_{s} $\left[\mathrm{H}\right]$: series inductance of the PS-FBC stage;
- $\vec{u}_{\mathrm{g}}^{\mathrm{abc}}(t)$ $\left[\mathrm{V}\right]$: grid voltage used by AFE for PLL grid synchronization;
- $\vec{i}_{\mathrm{g}}^{\mathrm{abc}}(t)$ $\left[\mathrm{A}\right]$: grid current used for PF and $\mathrm{THD_i}$ evaluation;
- $u_{\mathrm{dc}}^{\mathrm{dc1}}(t)$ $\left[\mathrm{V}\right]$: AFE stage dclink voltage;
- $u_{\mathrm{ac}}^{\mathrm{ac1}}(t)$ $\left[\mathrm{V}\right]$: transformer input voltage;
- $i_{\mathrm{ac}}^{\mathrm{ac1}}(t)$ $\left[\mathrm{A}\right]$: transformer input current;
- $i_{\mathrm{d}}^{\mathrm{dn}}(t)$ $\left[\mathrm{A}\right]$: n-th diode rectifier current;
- $f_{\mathrm{pwm}}^{\mathrm{afe}}$ $\left[\mathrm{Hz}\right]$: AFE switching frequency;
- $f_{\mathrm{pwm}}^{\mathrm{fbc}}$ $\left[\mathrm{Hz}\right]$: PS-FBC switching frequency.



1 Introduction

The system described in this document is designed to deliver a nominal output voltage of 25 V at 12 kA, corresponding to a rated power of 300 kW, from a three-phase 480 V mains supply.

The document is structured as follows. Section 2 summarises the electrical and thermal specifications together with the two operating conditions defined for compliance verification: nominal load cold (**NLC**) and nominal load hot (**NLH**). Section 4 presents the selected topology and justifies the design choices with respect to efficiency, current ripple, and controllability. The converter design — including transformer architecture, switching-stage sizing, and output filter — is detailed in Section 3. Simulation results are shown in Section 5.

2 Power Supply Specification

In this section a list of requirements and constraints which the power supply shall satisfy is reported.

- Overall performance and requirements:
  - Nominal Output Voltage, $V_{\text{out}}^{\text{nom}} = 25\,\text{V}$.
  - Nominal Output Current, $I_{\text{out}}^{\text{nom}} = 12\,\text{kA}$.
  - Nominal Output Power, $P_{\text{out}}^{\text{nom}} = 300\,\text{kW}$.
  - Maximum Output Voltage Ripple, $\Delta v_{\text{out}} \leq 0.25\,\text{V}$ (rms).
  - Current accuracy, $|\tilde{i}|_{\max} \leq 1\,\%$.
  - Voltage accuracy, $|\tilde{v}|_{\max} \leq 0.5\,\%$.
  - Efficiency, $\eta > 90\,\%$.
  - The power supply shall provide galvanic isolation.
  - Maximum grid current distortion, $\text{THD}_i < 5\,\%$.
  - Power Factor, PF > 0.95 over the entire operating range.
- Electrical power source specifications:
  - Grid Voltage, $V_{\text{grid}} = 480\,\text{V}$, operative range $+5\,\%$ / $-10\,\%$.
  - Grid Frequency, $f_{\text{grid}} = 50\,\text{Hz}$ / $60\,\text{Hz}$, $\pm 2\,\%$.
  - Short-Circuit Current at PCC, $I_{\text{cc}} = 15\,\text{kA}$.
- Liquid cooled (de-ionized water not specified).

– Operative working condition as shown in Figure 1.




Figure 1: Load current and voltage profile under different operative conditions (NLC and NLH).

3 Power Supply Architecture

The demanding nature of this specification — in particular the combination of very high output current, tight ripple and regulation requirements, and the need for galvanic isolation — calls for a carefully selected power conversion architecture. The proposed solution (as suggested by SECOM srl) consists of two power conversion stages:

– an Active Front End (AFE) rectifier;

– an isolated DC/DC converter based on a Full Bridge Converter (here called PS-FBC, where PS stands for phase-shifted).

As set out in the specifications above, satisfying the requirements of unity-adjacent power factor (PF > 0.95), low grid current distortion ($\text{THD}_i < 5\%$), and galvanic isolation calls for the two-stage solution described hereafter, comprising an AFE stage (see Figure 2) and a PS-FBC stage (see Figure 3).




Figure 2: Active Front End stage with LC filter layout.




Figure 3: Full Bridge Converter layout.

The source inductance L_{grid}, determined by the grid short-circuit capacity at the point of common coupling (15 kA), represents the dominant upstream impedance seen by the AFE stage.




Figure 4: LCL filter built using the point of common coupling (PCC) inductance.




Figure 5: Line representation.

4 Power Supply Design

List of the power supply components and related sizing.
Remark - the design has been proposed by SECOM srl.

Table 1: Component design.

component	**Nominal data**	**Design criteria data**	**description**
AFE L_{Fu}	$L_{\mathrm{Fu}} = 330\,\mu\mathrm{H}$	$I_{\mathrm{nom}} = 450\,\mathrm{A}$ rms	liquid cooled

AFE C_{Fu}	$C_{\mathrm{Fu}} = 200\,\mu\mathrm{F} - 360\,\mu\mathrm{F}$	$U_{\mathrm{nom}} = 285\,\mathrm{V}$ rms, $I_{\mathrm{nom}} = 44\,\mathrm{A}$ rms	film capacitor
AFE R_{CFu}	$R_{\mathrm{CFu}} = 50\,\mathrm{m}\Omega$	$P_{\mathrm{nom}} = 50\,\mathrm{W}$	low inductance resistors
AFE L_{grid}	$L_{\mathrm{grid}} = 50\,\mu\mathrm{H}$		from grid
AFE IGBT module power losses	CM1200DW-24T, $R_g = 1.15\,\Omega$, $f_{\mathrm{pwm}} = 4\,\mathrm{kHz}$	$P_{\mathrm{loss}} = 1200\,\mathrm{W}$ per module under worst condition	liquid cooled
AFE DClink Capacitor	$C_{\mathrm{Fi}} = 2.4\,\mathrm{mF}$	$U_{\mathrm{nom}} = 900\,\mathrm{V}$	film capacitor
FBC Input Capacitor	$C_{\mathrm{dc}}^{\mathrm{dc1}} = 1.2\,\mathrm{mF}$	$U_{\mathrm{nom}} = 900\,\mathrm{V}$	film capacitor
FBC IGBT module power losses	CM1200DW-24T, $t_{dt} = 3\,\mu\mathrm{s}$, $f_{\mathrm{pwm}} = 10\,\mathrm{kHz}$	$P_{\mathrm{loss}} = 1200\,\mathrm{W}$ per module under worst condition	liquid cooled
HF Trafo series inductance	$L_s = 8\,\mu\mathrm{H}$	center tapped transformer, $f_{\mathrm{pwm}} = 10\,\mathrm{kHz}$	
HF Trafo Primary Current	$I_1 = 690\,\mathrm{A}$		RMS value for sizing
HF Trafo Primary Voltage	$U_1 = 680\,\mathrm{V}$		RMS value for sizing
HF Trafo Secondary Current	$I_2 = 8400\,\mathrm{A}$ per system		RMS value for sizing
HF Trafo Secondary Voltage	$U_2 = 35\,\mathrm{V}$ per system		RMS value for sizing
Diode Rectifier Power losses	5SDF-0131Z0401	$P_{\mathrm{loss}} = 6\,\mathrm{kW}$, $I_d^m = 3000\,\mathrm{A}$ per diode	Clamped plate and Snubbers

FBC $L_{\mathrm{dc}}^{\mathrm{dc2}}$	$L_{\mathrm{dc}}^{\mathrm{dc2}} = 0.4\,\mu\mathrm{H}$	$I_{\mathrm{nom}} = 12\,\mathrm{kA}$	in air, maybe from bus bar partial loop inductance
FBC $C_{\mathrm{dc}}^{\mathrm{dc2}}$	$C_{\mathrm{dc}}^{\mathrm{dc2}} = 50\,\mathrm{mF}$	$I_{\mathrm{nom}} = 350\,\mathrm{A}$ rms	film (mandatory)

4.1 General design aspects

Here a list of preliminary assumptions, and design choices:

- Nominal AFE power rate has been selected at $P_{\mathrm{nom}}^{\mathrm{afe}} = 325\,\mathrm{kW}$.
- Nominal AFE stack current has been selected at $I_{\mathrm{nom}}^{\mathrm{afe}} = 435\,\mathrm{A}$ (rms).
- AFE pwm switching frequency has been selected at $f_{\mathrm{pwm}}^{\mathrm{afe}} = 4\,\mathrm{kHz}$.
- PS-FBC pwm switching frequency has been selected at $f_{\mathrm{pwm}}^{\mathrm{fbc}} = 10\,\mathrm{kHz}$ (operative frequency of the transformers).
- The overall architecture, AFE+PS-FBC has been simulated assuming **CM1200DW-24T** ($T_j^{\max} = 175\,^{\circ}\mathrm{C}$) as switching device. Maximum power loss for each **module** remains below than 1.4 kW along the worst operative condition.

Remark - the secondary rectifier stage of the PS-FBC has been implemented using slow-recovery diodes; the Simscape model has been updated accordingly to include a full diode model.

The selected switching frequency of 10 kHz represents a design compromise between volume and sound emission. The choice of 10 kHz allows the use of ferrite core.

4.2 AFE-LCL filter topology

As shown in Figure 4 the active-front-end is interfaced to the grid via an LCL filter (even if the input inductor (L_{Fu}) is mandatory for the conversion). In this context and assuming an $I_{\mathrm{cc}} = 15\,\mathrm{kA}$ which results into a $L_{\mathrm{grid}} \approx 54\,\mu\mathrm{H}$.
Remark - the LCL filter will be composed by an LRC filter (L_{Fu}, C_{Fu}, and R_{CFu}) plus the point of common coupling inductance (L_{grid}). The $R_{\mathrm{CFu}} = 50\,\mathrm{m}\Omega$ is basically used as damping and in general helps to achieve harmonics compliance in the scenario of power generation where, as according to IEEE519, the harmonic limits are reduced by a factor of two.



4.3 AFE DClink

The DClink capacitor has been selected as follows

- Film capacitor DClink bank;
- DClink bank value $C_{Fi} \approx 2.4\,\text{mF}$–$3.6\,\text{mF}$;
- DClink bank rated voltage $U_{C_{\text{Fi}}}^{\text{nom}} \approx 900\,\text{V}$–$1300\,\text{V}$.

4.4 Phase Shift Full bridge Converter topology

Rectifier stage - rectifier stage is implemented using the component 5SDF-0131Z0401. In order to evaluate the effect of the reverse recovery current, diode simscape model has been implemented using the junction charge model.

HF Transformer stage - The series inductance L_s, comprising the transformer leakage inductance L_{lk} and an optional external inductor L_{ext}, plays a central role in the operation of the Phase-Shift Full Bridge Converter (PS-FBC). It stores the energy required to charge and discharge the IGBT output capacitance C_{oss} during the dead-time interval, thereby enabling Zero-Voltage Switching (ZVS). Furthermore, L_s governs the power transferred between primary and secondary according to the phase-shift angle $\varphi(t)$, and provides inherent $\mathrm{d}i/\mathrm{d}t$ limiting during fault conditions.

Transformer has been sized as follows

- centre-tapped transformer with a turns ratio of $n_1/n_2 = n_1/n_3 = 17$;
- $L_s = 8\,\mu\text{H}$ per transformer which represents a trade-off between ZVS range and maximum power delivery;

4.5 AFE and FBC Devices

The primary full-bridge stage as well as the three phase inverter are built using the LV100 module CM12000DW-24T which has a maximum junction temperature $T_j^{\max} = 175\,^\circ\text{C}$.

4.6 Overall Efficiency

AFE — An AFE with a rated current of 450 A, a switching frequency of 4 kHz, and a DC-link voltage of 750 V requires liquid cooling. The overall AFE losses are estimated at approximately 5 kW, comprising 1.4 kW in the commutation inductance L_{Fu} and 3.6 kW in the IGBT modules.

FBC — Similar considerations apply to the FBC stage. The full-bridge switching losses are estimated at approximately 3 kW under the worst-case operating condition.



HF-TR — For the HF transformer, a total loss of 5 kW is assumed, accounting for both core and winding losses.
Rectifier — With two diode modules each carrying 6 kA, the total rectifier conduction loss amounts to approximately 12 kW.
Bus Bars — overall bus bar connection power losses has been assumed approximately 2 kW.
The individual loss contributions are summarised below:

- $P_{\text{loss}}^{\text{AFE}} = 3.6\,\text{kW}$;
- $P_{\text{loss}}^{\text{LFu}} = 1.4\,\text{kW}$;
- $P_{\text{loss}}^{\text{FBC}} = 3.0\,\text{kW}$;
- $P_{\text{loss}}^{\text{HF-TR}} = 5.0\,\text{kW}$;
- $P_{\text{loss}}^{\text{RECT}} = 12.0\,\text{kW}$;
- $P_{\text{loss}}^{\text{BusBars}} = 2.0\,\text{kW}$;

Remark — The total estimated loss is $P_{\text{loss}}^{\text{tot}} \approx 27\,\text{kW}$, corresponding to an overall system efficiency of $\eta = P_{\text{out}}/(P_{\text{out}} + P_{\text{loss}}^{\text{tot}}) = 300/(300 + 27) \approx 91.7\,\%$, which satisfies the requirement $\eta > 90\,\%$.


5 Simulation Results

Simulations have been performed at two working condition


- NLC: $u_{\text{dc}}^{\text{out}} = 25\,\text{V}$ and $i_{\text{dc}}^{\text{out}} = 12\,\text{kA}$;
- NLH: $u_{\text{dc}}^{\text{out}} = 10\,\text{V}$ and $i_{\text{dc}}^{\text{out}} = 12\,\text{kA}$;

5.1 Case scenario NLC

This subsection presents the simulation results for the NLC case. The simulations report the voltages and currents of the main passive and active components, as well as the corresponding losses.




(a) Grid current waveform (top), and grid voltage waveform (bottom).




(b) AFE-Stack current waveform (top), and AFE-DClink Voltage waveform (bottom).

Figure 6: Grid and AFE stack quantities - case scenario NLC.




(a) Full Bridge output current (top), and output voltage (bottom).




(b) HF-TR secondary current (top), and voltage (bottom).

Figure 7: Full Bridge Converter quantities - case scenario NLC.




(a) Output current (top), and output voltage (bottom).




(b) Output filter capacitor current (top), and AFE grid filter capacitor current (bottom).

Figure 8: Output quantities and capacitor filter currents - case scenario NLC.




(a) Diode rectifiers current (top), and diode rectifiers voltage (bottom).



(b) Full Bridge devices current first leg (top), and second leg (bottom).

Figure 9: Full bridge devices current and diode rectifiers current - case scenario NLC.




(a) Full Bridge device power losses (top), and (bottom).

(b) Full Bridge device power losses (top), and (bottom).

Figure 10: Full bridge device power losses - case scenario NLC.

5.2 Case scenario NLH


This subsection presents the simulation results for the NLH case. The simulations report the voltages and currents of the main passive and active components, as well as the corresponding losses.



(a) Grid current waveform (top), and grid voltage waveform (bottom).

(b) AFE-Stack current waveform (top), and AFE-DClink Voltage waveform (bottom).


Figure 11: Grid and AFE stack quantities - case scenario NLH.



(a) Full Bridge output current (top), and output voltage (bottom).

(b) HF-TR secondary current (top), and voltage (bottom).


Figure 12: Full Bridge Converter quantities - case scenario NLH.




(a) Output current (top), and output voltage (bottom).

(b) Output filter capacitor current (top), and AFE grid filter capacitor current (bottom).

Figure 13: Output quantities and capacitor filter currents - case scenario NLH.




(a) Diode rectifier current (top), and (bottom).




(b) Full Bridge devices current (top), and (bottom).

Figure 14: Full bridge devices current and diode rectifiers current - case scenario NLH.



(a) Full Bridge device power losses (top), and (bottom).



(b) Full Bridge device power losses (top), and (bottom).

Figure 15: Full bridge device power losses - case scenario NLH.