




# Code Generation

---

# Position of a Code Generator in the Compiler Model



# Code Generation



---


- Code produced by compiler must be correct
  - Source-to-target program transformation should be *semantics preserving*
- Code produced by compiler should be of high quality
- Code generator must run efficiently



# Issues in the Design of Code Generator

---

- Input to the code Generator
- Target Program
- Memory management
- Instruction Selection
- Register Allocation
- Choice of Evaluation Order.



# Input to the code Generator

---

Input to the code generator in an intermediate may be of several forms:

- Linear representation-postfix notation
- three-address representation-quadruples
- Virtual machine representation- stack machine code
- Graphical representation – syntax tree, dag

# Target Program



---

1. Absolute machine language
2. Relocatable machine language
3. Assembly language



# Memory management

---

- Both front end and code generator performs the task of mapping the names in the source program to addresses to the data objects in run time memory.



# Instruction Selection

---

- Instruction selection is important to obtain efficient code
- Suppose we translate three-address code

$X := Y + Z$

to: `MOV Y, R0`  
`ADD Z, R0`  
`MOV R0, X`



# Instruction Selection Cont...

Then, we translate

$a := b + c$

$d := a + e$

t0: MOV a, R0  
ADD b, R0  
MOV R0, a  
MOV a, R0  
ADD e, R0  
MOV R0, d

Redundant



$a = a + 1$

MOV a, R0

Add #1, R0

Mov R0, a

INC A



# Register Allocation

---

- Efficient utilization of the limited set of registers is important to generate good code
- Registers are assigned by
  - *Register allocation* to select the set of variables that will reside in registers at a point in the code
  - *Register assignment* to pick the specific register that a variable will reside in
- Finding an optimal register assignment in general is NP-complete

# Register Allocation Cont...

$t := a * b$

$t := t + a$

$t := t / d$

↓ { R1 = t }

MOV a,R1

MUL b,R1


ADD a,R1

DIV d,R1

MOV R1,t

# Choice of Evaluation Order

When instructions are independent, their evaluation order can be changed





# Target Machine

---



# Target Program Code

---

- The back-end code generator of a compiler may generate different forms of code, depending on the requirements:
  - Absolute machine code (executable code)
  - Relocatable machine code (object files for linker)
  - Assembly language (facilitates debugging)
  - Byte code forms for interpreters (e.g. JVM)



# The Target Machine

---

- Implementing code generation requires thorough understanding of the target machine architecture and its instruction set
- Our (hypothetical) machine:
  - Byte-addressable (word = 4 bytes)
  - Has  $n$  general purpose registers  $R0, R1, \dots, R_{n-1}$
  - Two-address instructions of the form

*op source, destination*




# Op-codes and Address Modes

---

- Op-codes (*op*), for example
  - MOV** (move content of *source* to *destination*)
  - ADD** (add content of *source* to *destination*)
  - SUB** (subtract content of *source* from *dest.*)





## ■ Address modes

Mode	Form	Address	Added Cost
Absolute	<b>M</b>	<b>M</b>	1
Register	<b>R</b>	<b>R</b>	0
Indexed	$c(\mathbf{R})$	$c + \text{contents}(\mathbf{R})$	1
Indirect register	$*\mathbf{R}$	$\text{contents}(\mathbf{R})$	0
Indirect indexed	$*c(\mathbf{R})$	$\text{contents}(c + \text{contents}(\mathbf{R}))$	1
Literal	$\#c$	N/A	1



# Instruction Costs

---

- Define the cost of instruction  
$$= 1 + \text{cost}(\textit{source-mode}) + \text{cost}(\textit{destination-mode})$$

Source and destination having registers : cost =0

Source and destination having mem.loc. : cost =1

Source and destination having literals :cost =1



# Examples

---

Instruction	Operation	Cost
<b>MOV R0,R1</b>	Store <i>content</i> ( <b>R0</b> ) into register <b>R1</b>	1
<b>MOV R0,M</b>	Store <i>content</i> ( <b>R0</b> ) into memory location <b>M</b>	2
<b>MOV M,R0</b>	Store <i>content</i> ( <b>M</b> ) into register <b>R0</b>	2
<b>MOV 4(R0),M</b>	Store <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> )) into <b>M</b>	3
<b>MOV *4(R0),M</b>	Store <i>contents</i> ( <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> ))) into <b>M</b>	3
<b>MOV #1,R0</b>	Store 1 into <b>R0</b>	2
<b>ADD 4(R0),*12(R1)</b>	Add <i>contents</i> (4+ <i>contents</i> ( <b>R0</b> )) to value at location <i>contents</i> (12+ <i>contents</i> ( <b>R1</b> ))	3