Shared-memory interconnects

Currently the two most widely used interconnects on shared-memory systems are:

- Buses
- Crossbarswitch network.

Buses:

- Bus is a collection of parallel communication wires together with some hardware that controls access to the bus. The key characteristic of a bus is that the communication wires are shared by the devices that are connected to it.
- Buses have the virtue of low cost and flexibility; multiple devices can be connected to a bus with little additional cost. However, since the communication wires are shared, as the number of devices connected to the bus increases, the likelihood that there will be contention for use of the bus increases, and the expected performance of the bus decreases.
- If we connect a large number of processors to a bus, we would expect that the processors would frequently have to wait for access to main memory. Thus, as the size of shared-memory systems increases, buses are rapidly being replaced by switched interconnects


Time-Shared Common Bus Branization

Crossbar Switch Network:

As the name suggests, switched interconnects use switches to control the routing

of data among the connected devices. A crossbar is illustrated in Figure below. The lines are bidirectional communication links, the squares are cores or memory


modules, and the circles are switches.



Crossbars allow simultaneous communication among different devices, so they are much faster than buses. However, the cost of the switches and links is relativelyhigh. A small bus-based system will be much less expensive than a crossbar-based system of the same size.

- Every node connected to all others (non-blocking)
- Good for small number of nodes
- Low latency O(1)
- High throughput
- Expensive O(N square2) cost
- Difficult to arbitrate
- Ex:IBM POWER5 Sun Niagara I/II

A crossbar switch organization Consists of a me ob cross points that are placed at intersect blue processor buses and memory modules. The small Dre in each cross point is a switch had det the path from a processor to a memory module. Each switch be how control legic to set up the transfer pair blue a processor and memory of examines the address that is placed in the bus to det whether its particular module is being audhorsed It also cohelien its particular module is being audhorsed It also resolves multiple neg for access to the same memory module and predet, priority basis



Switch. Connected to one memory module. The circuit common of multiplexers that select the data address and continuous one cpu be common with memory module. priority levels are established by arbitvation logic to select one cpu two & more cpus attempt to access the same memory mux are controlled with a binary code that is generated by levels the priority encoder. with in the arbitration logic.

By the priority encoder. with in the arbitration logic.

A cross bor switch organization supports so in transcens transfers from all memory modules because there is separate path areas a and with each module.




fig Block Brageam of Crossbar, switch.