





## THE UNIVERSITY OF KANSAS

## **SCHOOL OF ENGINEERING**

# DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

EECS 645 – Computer Architecture

Fall 2017

Homework 09 (MIPS CU)

Student Name: Student ID:

## **MIPS Control Unit (CU)**

Describe in behavioral VHDL the MIPS Control Unit (CU) that supports the following subset, 11 instructions, of MIPS ISA:

- a) 7 Arithmetic/Logical instructions: add, sub, and, or, nor, slt, addi
- b) 2 Memory reference: lw, sw
- c) 2 Control transfer: beq, j

The functionality, interface, and structure of the required MIPS CU are shown in Figure 1. The CU has the following interface:

- Generics
  - o Instruction width (*n\_bits\_instr* = *instr\_mem\_width* with default value of 32)
  - o Location of the operation (OP) code least significant bit in the instruction (opcode\_start with default value of 26)
  - o Location of the operation (OP) code most significant bit in the instruction (opcode\_end with default value of 31)
  - o Location of the function (funct) code least significant bit in the instruction (funct\_start with default value of 0)
  - o Location of the function (funct) code most significant bit in the instruction (funct\_end with default value of 5)
  - o Total number of supported ALU operations/functions (n\_functions\_alu with default value of 16)
- Inputs
  - $\circ$  Instruction fetched (Instr  $\rightarrow n$  bits instr bits)
- Outputs
  - Register destination (RegDst → 1 bit)
  - Register write enable (RegWrite → 1 bit)
  - ALU source (ALUSrc  $\rightarrow$  1 bit)
  - ALU control (ALUControl  $\rightarrow \lceil \log_2(n \text{ function } s \text{ alu}) \rceil$  bits)
  - Memory write enable (MemWrite  $\rightarrow$  1 bit)
  - o Memory read enable (MemRead → 1 bit)
  - Memory to register (MemToReg  $\rightarrow$  1 bit)
  - Conditional branch on equal (BEQ  $\rightarrow$  1 bit)
  - Unconditional branch (J  $\rightarrow$  1 bit)

opcode	funct	ALUControl	RegDst	ALUSrc	MemToReg	RegWr	MemWr	BEQ	J
<b>R-type</b> ≡ 000000	<b>AND</b> 100100	0000							
	<b>OR</b> 100101	0001							
	<b>add</b> 100000	0010	1	0	0	1	0	0	0
	<b>sub</b> 100010	0110	'			'			ľ
	<b>slt</b> 101010	0111							
	<b>NOR</b> 100111	1100							
<b>Iw</b> ≡ 100011	xxxxxx	0010	0	1	1	1	0	0	0
sw ≡ 101011	xxxxxx	0010	0	1	0	0	1	0	0
<b>beq</b> ≡ 000100	xxxxxx	0110	0	0	0	0	0	1	0
<b>j</b> ≡ 000010	xxxxxx	0000	0	0	0	0	0	0	1
<b>addi</b> ≡ 001000	xxxxxx	0010	0	1	0	1	0	0	0

(1-a) Functionality




Figure 1. MIPS CU

#### In Vivado

- o Create a blank project
- o Add design and simulation source files
- o Run behavioral simulation
- o Your waveform configuration should be identical to the provided waveform snapshot, see Figure 2.

#### • Steps:

- 1) Download the file "HW09 MIPS CU.zip" from blackboard and extract its contents.
- 2) Rename the folder "HW09\_MIPS\_CU" to "HW09\_MIPS\_CU\_<your last name>", for example "HW09 MIPS CU El-Araby".
- 3) Launch Vivado and create a new project, for example "vivado\_project", with the default settings under the following directory "\HW09\_MIPS\_CU\_<your last name>" resulting in the following project directory "\HW09 MIPS CU <your last name>\vivado project\"
- 4) Add to the project the VHDL design and simulation source files from the folders; "\HW09\_MIPS\_CU\_<your last name>\design\_sources" and "\HW09\_MIPS\_CU\_<your last name>\simulation\_sources" respectively.
- 5) Edit the VHDL file in the folder "\HW09\_MIPS\_CU\_<your last name>\design\_sources\" according to your design such that it describes the required *MIPS CU*.
- 6) Set the simulation time to the proper time, e.g. 400 ns, and then launch Vivado Simulator.
- 7) Verify the correctness of your design. Your waveform configuration should be identical to the waveform snapshot shown in Figure 2. You may go back to step 5 to correct your code until your design works properly as required.
- 8) After you are done, compress the folder "\HW09\_MIPS\_CU\_<your last name>" to "HW09\_MIPS\_CU\_<your last name>.zip", for example "HW09\_MIPS\_CU\_El-Araby.zip" and upload it to blackboard before the due date and time.

#### **Grade Distribution:**

- Functional Correctness, i.e. correct source code → 75 / 100
- Proper Setup of Vivado Project → 25 / 100

### **NOTE:**

Homework submission is a "Single Attempt", i.e. carefully review everything that you want to submit before hitting the "submit" button and make sure that you have uploaded all documents you want to submit and have not missed anything.




Figure 2. Snapshot of Correct Waveform Configuration for MIPS CU