Universidade Federal do Rio Grande do Sul Instituto de Informática

Organização de Computadores

Aula 12
Pipeline no DLX

INF01113 - Organização de Computadores

## Pipeline no DLX

- 1. Pipeline do DLX
- 2. Dependências no Pipeline
- 3. Forwarding
- 4. Exemplos
- 5. Instruções de Desvio no Pipeline


INF01113 - Organização de Computadores


## 1. Pipeline do DLX


	Clock									
Instrução	1	2	3	4	5	6	7	8	9	
i	IF	ID	EX	MEM	WB					
i + 1		IF	ID	EX	MEM	WB				
i + 2			IF	ID	EX	MEM	WB			
i + 3				IF	ID	EX	MEM	WB		
i + 4					IF	ID	EX	MEM	WB	


- IF Instruction Fetch
- MEM Memory Access
- ID Instruction Decode
- WB Write Back
- EX Execution


INF01113 - Organização de Computadores



































## 5. Instruções de Desvio no Pipeline

Desvio	IF	ID	EX	MEM	WB					
IS		IF	stall	stall	IF	ID	EX	MEM	WB	
IS + 1						IF	ID	EX	MEM	WB
IS + 2							IF	ID	EX	MEM
IS + 3								IF	ID	EX
IS + 4									IF	ID
IS ± 5										IE

IS – Instrução Sucessora.

- Uma instrução de desvio causa um atraso de três ciclos no pipeline:
  - Um ciclo por repetir o estágio de busca (IF);
  - · Dois ciclos ociosos (stall).

INF01113 - Organização de Computadores

