## UNIVERSIDADE FEDERAL DO RIO GRANDE DO SUL



Técnicas Digitais para Computação - INF01118

Professor: Fernando R. Nascimento

Turma: B

Aula Prática 09 (AP09)

### Nomes:

Felipe de Souza Lahti – matr. 170715 Germano de Mello Andersson – matr. 137719

## 1. Introdução

Em nossa nona aula prática, implementamos um conversor que recebe como entrada sete bits representando um número binário e retorna 8 bits, representando 2 digitos decimais. O primeiro digito decimal representa a casa da unidade e o segundo o da dezena, obviamente relativos ao número binário. Para os números com centena, ativamos um 1bit extra. Quando ele está ligado, o número tem centena, quando está desligado não tem. Para o conversor de número binário para dígitos decimais e para o ativador de centena, criamos blocos através de programação VHDL. Este projeto foi desenhado para que possa ser utilizado juntamente ao Kit Altera. Os softwares utilizados para auxílio e implementação foram o Karma e o Max PlusII.

## 2. Equações Obtidas no Karma e a Tabela Verdade



i6= A

15 = B

14 = C

I3 = D

12 = E

I1 = F

Para programar nossos blocos, as seguintes equações foram obtidas do Karma:

x2 = BCDEF + ABCDEF + ABCDEF

x3 = !albc!eif+!albcd!e+!ab!c!def+!acd!eif+alb!cdeif+abc!def+!ab!clde+!ab!ceif+!alCDEF+ABCe!f+Albc!de+Acdef+alb!c!de+Abc!eif+alcd!ef

 $x4 = \text{!A!B!CD!E!F+!A!BC!D!EF+!AB!C!DEF+!AB!C!DEF+!ABC!D!E!F+!ABCD!EF+A!B!C!DE!F+A!B!CDEF+A!BCD!E!F+AB!C!D!EF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!CDEF+AB!C!DEF+$ 

y1 = !B!CDF+!B!CDE+!A!BC!D!E+!BDEF+!ABCD!E+A!B!CEF+A!B!CD+A!BDF+A!BDE+A!CDEF+B!D!EF+!AB!DE+ABC!D+B!C!D!E

 $v^2 = ABCE + ABCD + A$ 

y3 = !ABD + !ABC + A!B!C


y4 = A!BC+AB!C!D!E


Para mapearmos estas equações, utilizamos a tabela verdade abaixo:


16 I	5 I	4 I	3 I	2 I	1 IO	DEC C	Cent	Dez	y4	у3	y2 y	/1	Unid x4 x3 x2 x1	L
0	0	0	0	О	0 X	0	0	0	0	0	0	0	0 0 0 0	0
0	0	0	0	0	1 X	2	0	0	0	0	0	0	2 0 0 1	0
0	0	0	0	1	0 X	4	0	0 0	0	0	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
0	0	0	0 1	1 0	1 X 0 X	6 8	0	0	0	0	0	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
0	0	0	1	0	1 X	10	0	1	0	0	0	1	0 0 0 0	0
Ö	Ö	0	1	1	0 X	12	Ö	1	Ö	Ō	Ö	1	2 0 0 1	0
0	O	0	1	1	1 X	14	0	1	0	0	0	1	4 0 1 0	0
0	0	1	0	0	0 X	16	0	1	0	0	0	1	6 0 1 1	0
0	0	1	0	0	1 X	18	0	1	0	0	0	1	8 1 0 0	0
0	0	1	0	1	0 X	20	0	2	0	0	1	0	0 0 0 0	0
0	0	1	0	1	1 X	22	0	2	0	0	1	0	2 0 0 1	0
0 0	0	1 1	1 1	0 0	0 X 1 X	24 26	0 0	2 2	0	0	1 1	0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
0	0	1	1	1	0 X	28	0	2	0	0	1	0	8 1 0 0	0
Ö	Ö	1	1	1	1 X	30	Ö	3	Ö	Ō	1	1	0 0 0 0	Ō
0	1	0	0	0	0 X	32	0	3	0	0	1	1	2 0 0 1	0
0	1	0	0	0	1 X	34	0	3	0	0	1	1	4 0 1 0	0
0	1	0	0	1	0 X	36	0	3	0	0	1	1	6 0 1 1	0
0	1	0	0	1	1 X	38	0	3	0	0	1	1	8 1 0 0	0
0 0	1 1	0	1 1	0	0 X 1 X	40 42	0	4 4	0	1 1	0 0	0 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0
0	1	0	1	1	0 X	44	0	4	0	1	0	0	4 0 1 0	0
0	1	0	1	1	1 X	46	0	4	0	1	0	0	6 0 1 1	0
0	1	1	0	O	0 X	48	0	4	0	1	0	0	8 1 0 0	0
0	1	1	0	0	1 X	50	0	5	0	1	0	1	0 0 0 0	0
0	1	1	0	1	0 X	52	0	5	0	1	0	1	2 0 0 1	0
0	1	1	0	1	1 X	54	0	5	0	1	0	1	4 0 1 0	0
0	1	1	1	0	0 X	56 50	0	5	0	1	0	1	6 0 1 1	0
0	1 1	1 1	1 1	0 1	1 X 0 X	58 60	0	5 6	0	1 1	0 1	1 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0
0	1	1	1	1	1 X	62	0	6	0	1	1	0	2 0 0 1	0
1	0	0	0	ō	0 X	64	Ö	6	Ö	1	1	Ō	4 0 1 0	0
1	0	0	0	0	1 X	66	0	6	0	1	1	0	6 0 1 1	0
1	0	0	0	1	0 X	68	0	6	0	1	1	0	8 1 0 0	0
1	0	0	0	1	1 X	70	0	7	0	1	1	1	0 0 0 0	0
1	0	0	1	0	0 X	72	0	7	0	1	1	1	2 0 0 1	0
1 1	0	0	1 1	0 1	1 X 0 X	74 76	0	7 7	0	1 1	1 1	1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
1	0	0	1	1	1 X	76 78	0	7	0	1	1	1	8 1 0 0	0
1	Ö	1	0	Ō	0 X	80	Ö	8	1	Ō	0	0	0 0 0 0	0
1	О	1	0	0	1 X	82	0	8	1	0	0	0	2 0 0 1	0
1	0	1	0	1	0 X	84	0	8	1	0	0	0	4 0 1 0	0
1	0	1	0	1	1 X	86	0	8	1	0	0	0	6 0 1 1	0
1	0	1	1	0	0 X	88	0	8	1	0	0	0	8 1 0 0	0
1 1	0	1 1	1 1	0 1	1 X 0 X	90 92	0	9 9	1 1	0	0 0	1 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0
1	0	1	1	1	1 X	94	0	9	1	0	o	1	4 0 1 0	0
1	1	0	0	O	0 X	96	0	9	1	0	0	1	6 0 1 1	0
1	1	0	0	0	1 X	98	0	9	1	0	0	1	8 1 0 0	0
1	1	0	0	1	0 X	100	1	0	0	0	0	0	0 0 0 0	0
1	1	0	0	1	1 X	102	1	0	0	0	0	0	2 0 0 1	0
1	1	0	1	0	0 X	104	1	0	0	0	0	0	4 0 1 0	0
1 1	1 1	0	1 1	0 1	1 X 0 X	106 108	1 1	0 0	0	0	0 0	0 0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
1	1	0	1	1	1 X	110	1	1	0	0	0	1	0 0 0 0	0
1	1	1	Ō	0	0 X	112	1	1	Ö	Ö	Ö	1	2 0 0 1	Ö
1	1	1	0	0	1 X	114	1	1	0	0	0	1	4 0 1 0	0
1	1	1	0	1	0 X	116	1	1	0	0	0	1	6 0 1 1	0
1	1	1	0	1	1 X	118	1	1	0	0	0	1	8 1 0 0	0
1	1	1	1	0	0 X	120	1	2	0	0	1	0	0 0 0 0	0
1 1	1 1	1 1	1 1	0 1	1 X 0 X	122 124	1 1	2	0	0	1 1	0 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	0
1	1	1	1	1	1 X	126	1	2	0	0	1	0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0
						-							<del>-</del>	


Tabela Verdade de 7 bits


Seguem as imagens capturadas do Karma para formarmos as equações devidas na seguinte ordem - x2, x3, x4, y1, y2, y3 e y4:











# 3. Códigos Fonte em VHDL

Como mencionamos na introdução, foi necessário a criação de dois blocos para implementação do projeto. Segue o código fonte destes dois blocos:

#### convertebin2dec.vhd:

```
ENTITY conversorBin2Dec IS

PORT ( 11, 12, 13, 14, 15, 16 : IN BIT;

x2, x3, x4, y1, y2, y3, y4 : OUT BIT);

END conversorBin2Dec;

ARCHITECTURE LogicFunc OF conversorBin2Dec IS

BEGIN

x2 <=

((NOT I5 AND NOT I4 AND I3 AND I2 AND NOT I1)

OR

(NOT I6 AND NOT I5 AND I4 AND NOT I3 AND NOT I2 AND NOT I1)

OR
```

```
(NOT I6 AND NOT I5 AND I4 AND I3 AND NOT I2 AND I1)
OR
(NOT I6 AND I5 AND I4 AND I3 AND NOT I2 AND NOT I1)
(I6 AND NOT I5 AND NOT I4 AND I3 AND NOT I1)
OR
(I6 AND NOT I5 AND I3 AND I2 AND NOT I1)
(I6 AND I5 AND NOT I4 AND NOT I3 AND I2 AND I1)
OR
(NOT I6 AND NOT I5 AND NOT I4 AND NOT I3 AND I1)
(I6 AND NOT I5 AND NOT I3 AND NOT I2 AND I1)
(NOT I5 AND I4 AND NOT I3 AND I2 AND I1)
OR
(NOT I6 AND I5 AND NOT I4 AND NOT I3 AND NOT I1)
(I6 AND I5 AND NOT I3 AND NOT I2 AND NOT I1)
OR
(I5 AND I4 AND NOT I3 AND I2 AND NOT I1)
(I5 AND I4 AND I3 AND I2 AND I1)
(NOT I6 AND I5 AND NOT I4 AND I3 AND I1)
OR
(I6 AND I5 AND I3 AND NOT I2 AND I1));
x3 <=
(((NOT I6) AND (NOT I5) AND I4 AND (NOT I2) AND (NOT I1)) OR
((NOT I6) AND (NOT I5) AND I4 AND I3 AND (NOT I2)) OR
((NOT I6) AND I5 AND (NOT I4) AND (NOT I3) AND (NOT I2) AND I1) OR
((NOT I6) AND I5 AND I4 AND (NOT I3) AND I2 AND I1) OR
((NOT I6) AND I4 AND I3 AND (NOT I2) AND (NOT I1)) OR
(I6 AND (NOT I5) AND (NOT I4) AND I3 AND I2 AND (NOT I1)) OR
(I6 AND I5 AND I4 AND (NOT I3) AND (NOT I2) AND I1) OR
((NOT I6) AND (NOT I5) AND (NOT I4) AND (NOT I3) AND I2) OR
((NOT I6) AND I5 AND (NOT I4) AND I2 AND (NOT I1)) OR
((NOT I6) AND (NOT I4) AND I3 AND I2 AND I1) OR
(I6 AND I5 AND I4 AND I2 AND (NOT I1)) OR
(I6 AND (NOT I5) AND I4 AND (NOT I3) AND I2) OR
(I6 AND I4 AND I3 AND I2 AND I1) OR
(I6 AND (NOT I5) AND (NOT I4) AND (NOT I3) AND (NOT I2)) OR
(I6 AND I5 AND (NOT I4) AND (NOT I2) AND (NOT I1)) OR
(I6 AND (NOT I4) AND I3 AND (NOT I2) AND I1));
```


```
(((NOT I6) AND (NOT I5) AND (NOT I4) AND I3 AND (NOT I2) AND (NOT I1) ) OR
((NOT I6) AND (NOT I5) AND I4 AND (NOT I3) AND (NOT I2) AND I1) OR
((NOT I6) AND (NOT I5) AND I4 AND I3 AND I2 AND (NOT I1) ) OR
((NOT I6) AND I5 AND (NOT I4) AND (NOT I3) AND I2 AND I1) OR
((NOT I6) AND I5 AND I4 AND (NOT I3) AND (NOT I2) AND (NOT I1) ) OR
((NOT I6) AND I5 AND I4 AND I3 AND (NOT I2) AND I1) OR
(I6 AND (NOT I5) AND (NOT I4) AND (NOT I3) AND I2 AND (NOT I1) ) OR
(I6 AND (NOT I5) AND (NOT I4) AND I3 AND I2 AND I1) OR
(I6 AND (NOT I5) AND I4 AND I3 AND (NOT I2) AND (NOT I1) ) OR
(I6 AND I5 AND (NOT I4) AND (NOT I3) AND (NOT I2) AND I1) OR
(I6 AND I5 AND (NOT I4) AND I3 AND I2 AND (NOT I1) ) OR
(I6 AND I5 AND I4 AND (NOT I3) AND I2 AND I1));
y1 <=
(((NOT I5) AND (NOT I4) AND I3 AND I1) OR
((NOT I5) AND (NOT I4) AND I3 AND I2) OR
((NOT I6) AND (NOT I5) AND I4 AND (NOT I3) AND (NOT I2) ) OR
((NOT I5) AND I3 AND I2 AND I1) OR
((NOT I6) AND I5 AND I4 AND I3 AND (NOT I2) ) OR
(I6 AND (NOT I5) AND (NOT I4) AND I2 AND I1) OR
(I6 AND (NOT I5) AND (NOT I4) AND I3) OR
(I6 AND (NOT I5) AND I3 AND I1) OR
(I6 AND (NOT I5) AND I3 AND I2) OR
(I6 AND (NOT I4) AND I3 AND I2 AND I1) OR
(I5 AND (NOT I3) AND (NOT I2) AND I1) OR
((NOT I6) AND I5 AND (NOT I3) AND I2) OR
(I6 AND I5 AND I4 AND (NOT I3) ) OR
(I5 AND (NOT I4) AND (NOT I3) AND (NOT I2)));
y2 <=
(((NOT I6) AND (NOT I5) AND I4 AND I2) OR
((NOT I6) AND (NOT I5) AND I4 AND I3) OR
((NOT I6) AND I5 AND (NOT I4) AND (NOT I3) ) OR
(I6 AND (NOT I5) AND (NOT I4) ) OR
(I6 AND I5 AND I4 AND I3) OR
((NOT I6) AND I4 AND I3 AND I2));
y3 <=
(((NOT I6) AND I5 AND I3) OR
((NOT I6) AND I5 AND I4) OR
(I6 AND (NOT I5) AND (NOT I4)));
v4 <=
((I6 AND (NOT I5) AND I4) OR
(I6 AND I5 AND (NOT I4) AND (NOT I3) AND (NOT I2)));
END LogicFunc;
```

#### detectacentena.vhd:

```
ENTITY detectacentena IS
         PORT ( 11, 12, 13, 14, 15, 16 : IN
                                            BIT;
                 c:OUT BIT);
END detectacentena:
ARCHITECTURE LogicFunc OF detectacentena IS
BEGIN
C <=
(I6 AND I5 AND (NOT I4) AND (NOT I3) AND I2 AND (NOT I1)) OR
(I6 AND I5 AND (NOT I4) AND (NOT I3) AND I2 AND I1) OR
(I6 AND I5 AND (NOT I4) AND I3 AND (NOT I2) AND (NOT I1)) OR
(I6 AND I5 AND (NOT I4) AND I3 AND (NOT I2) AND I1) OR
(I6 AND I5 AND (NOT I4) AND I3 AND I2 AND (NOT I1)) OR
(I6 AND I5 AND (NOT I4) AND I3 AND I2 AND I1) OR
(I6 AND I5 AND I4 AND (NOT I3) AND (NOT I2) AND (NOT I1)) OR
(I6 AND I5 AND I4 AND (NOT I3) AND (NOT I2) AND I1) OR
(I6 AND I5 AND I4 AND (NOT I3) AND I2 AND (NOT I1)) OR
(I6 AND I5 AND I4 AND (NOT I3) AND I2 AND I1) OR
(I6 AND I5 AND I4 AND I3 AND (NOT I2) AND (NOT I1)) OR
(I6 AND I5 AND I4 AND I3 AND (NOT I2) AND I1) OR
(I6 AND I5 AND I4 AND I3 AND I2 AND (NOT I1)) OR
(I6 AND I5 AND I4 AND I3 AND I2 AND I1);
END LogicFunc;
```


# 4. Blocos Gerados e o Circuito Completo


Ao compilarmos estes códigos VHDL, obtivemos os blocos necessários para montarmos nosso conversor binário para decimal. Abaixo segue a imagem do circuito gerado, com a as adições necessárias (x1 recebe I0)



## 5. Testes exaustivos

Para ter a certeza que nosso projeto havia sido implementado corretamente, testamos todos valores possíveis (0 - 127). As imagens abaixo exibem o resultado obtido corretamente:





## 4. Conclusão

Este foi mais um laboratório interessante. A utilização do software Max Plus e a programação em VHDL começa a nos motivar mais sobre os assuntos aprendidos em aula. Projetar este conversor nos mostrou o quanto estamos absorvendo a matéria, pois não encontramos dificuldade nos detalhes da implementação. Encontramos dificuldade para realizar todas tarefas sugeridas no relatório no período em que estávamos no laboratório o que não permitiu que mostrássemos ao professor a utilização do projeto no Kit Altera.