











ISO1050

ZHCS321I-JUNE 2009-REVISED JANUARY 2015

ISO1050 隔离式 CAN 收发器

特性

- 满足 ISO11898-2 的要求
- 5000 V_{RMS}隔离(ISO1050DW)
- 2500 V_{RMS}隔离
- 故障安全输出
- 低环路延迟: 150ns (典型值), 210ns (最大值)
- 50kV/µs 瞬态抗扰度,典型值
- -27V 至 40V 的总线故障保护
- 驱动器 (TXD) 主导超时功能
- I/O 电压范围支持 3.3V 和 5V 微处理器
- 符合 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 和 DIN EN 61010-1 的 VDE 审批
- 已通过 UL 1577 审批
- 已通过 IEC 60950-1、IEC 61010-1、 IEC 60601-1 第三版(医疗)和组件接受通知 5A 的 CSA 审批
- 已通过 EN/UL/CSA 60950-1 审批的 TUV 5 KV_{RMS} 强化绝缘(仅限 ISO1050DW)
- 符合 GB4843.1-2011 的 CQC 强化绝缘(仅限 ISO1050DW)
- 额定工作电压下典型值为 25 年使用寿命到特性 (参见应用报告SLLA197和图 30)

2 应用

- 工业自动化、控制、传感器和驱动系统
- 楼宇和温室环境控制(暖通空调(HVAC))控制自 动化
- 安防系统
- 运输
- 医疗
- 电信
- 诸如

CANopen, DeviceNet, NMEA2000, ARNIC825 ,ISO11783,CAN Kingdom,CANaerospace 的 CAN 总线标准

3 说明

ISO1050 是一款电镀隔离的 CAN 转发器,此转发器符 合或者优于 ISO11898-2 标准的技术规范。 此器件有 几个由氧化硅 (SiO₂) 绝缘隔栅分开的逻辑输入和输出 缓冲器,此绝缘隔栅为说明第一段中的ISO1050DW 和 针对 ISO1050DUB 的 2500 V_{RMS}。 与隔离式电源一 起使用,此器件可防止数据总线或者其它电路上的噪音 电流进入本地接地并干扰和损坏敏感电路。

作为 CAN 收发器,该器件可为总线和 CAN 控制器分 别提供差分发射能力和差分接收能力,信号传输速率高 达 1 兆位每秒 (Mbps)。 该器件尤其适合工作在恶劣环 境下,其具有串线、过压和接地损耗保护(-27V至 40V) 以及过热关断功能,共模电压范围为-12V 至 12V。


ISO1050 的额定工作环境温度范围为 -55°C 至 105°C。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ISO1050	SOP (8)	9.50mm × 6.57mm
1501050	SOIC (16)	10.30mm x 7.50mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图



Page



\rightarrow	\rightarrow
ы	
ы	`

1	特性1	8	Detailed Description	15
2	应用 1		8.1 Overview	15
3	说明1		8.2 Functional Block Diagram	15
4	修订历史记录 2		8.3 Feature Description	15
5	Pin Configuration and Functions 5		8.4 Device Functional Modes	<u>20</u>
6	Specifications	9	Application and Implementation	<mark>22</mark>
Ū	6.1 Absolute Maximum Ratings		9.1 Application Information	22
	6.2 ESD Ratings		9.2 Typical Application	<mark>22</mark>
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	25
	6.4 Thermal Information	11	Layout	25
	6.5 Electrical Characteristics: Supply Current		11.1 Layout Guidelines	25
	6.6 Electrical Characteristics: Driver		11.2 Layout Example	25
	6.7 Electrical Characteristics: Receiver	12	器件和文档支持	
	6.8 Switching Characteristics: Device8		12.1 文档支持	
	6.9 Switching Characteristics: Driver 8		12.2 商标	<u>26</u>
	6.10 Switching Characteristics: Receiver9		12.3 静电放电警告	26
	6.11 Typical Characteristics9		12.4 术语表	<u>26</u>
7	Parameter Measurement Information 10	13	机械封装和可订购信息	26

4 修订历史记录

Changes from Revision G (March 2013) to Revision H

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	Changes from Revision F (January 2013) to Revision G		
•	Clarified clearance and creepage measurement method in ISOLATOR CHARACTERISTICS	1	
•	Clarified test methods for voltage ratings in INSULATION CHARACTERISTICS	10	
•	Changed UL Single Protection Certification pending to Single Protection in REGULATORY INFORMATION SECTION (certificate available)	17	

C	hanges from Revision E (December 2011) to Revision F	Page
•	已删除 ISO1050L 器件	1
•	已删除 (ISO1050DUB 和ISO1050LDW)	1
•	己删除 说明第一段中的 ISO1050LDW	1
•	Added the PIN FUNCTIONS section	5
•	Added Note 1 to the DRIVER SWITCHING CHARACTERISTICS table	8
•	己删除 ISO1050LDW from INSULATION CHARACTERISTICS	16
•	己删除 ISO1050LDW from REGULATORY INFORMATION	17
•	已添加 the FUNCTIONAL DESCRIPTION section	17
•	己删除 ISO1050LDW from LIFE EXPECTANCY vs WORKING VOLTAGE	21






•	Deleted 40V from the CANH and CANL input diagrams and output diagrams in the EQUIVALENT I/O SCHEMATICS	21
•	Changed the APPLICATION INFORMATION section	22
•	已更改 the BUS LOADING, LENGHT AND NUMBER OF NODES section	<mark>22</mark>
•	已添加 the CAN TERMINATION section	23
CI	nanges from Revision D (June 2011) to Revision E	Page
•	已添加 器件 ISO1050L	1
•	已更改 特性列表中的(DW 封装)	1
•	已更改 特性列表中的(DUB 封装) 在(ISO1050DUB和ISO1050LDW)	1
•	己将 IEC 60950-1 从 CSA 审批特性要点删除	1
•	从: IEC 60601-1 (医疗)和 CSA 审批正在审理中至: 已通过 IEC 60601-1 (医疗)和 CSA 审批	1
•	添加了特性 - 5 KVRMS 增强	
•	Added Note 1 to the INSULATION CHARACTERISTICS table	16
•	已更改 V _{IORM} From: 8-DUB Package to ISO1050DUB and ISO1050LDW	16
•	已更改 V _{IORM} From: 16-DW to ISO1050DW	
•	已更改 the V _{ISO} Isolation voltage per UL section of the INSULATION CHARACTERISTICS table	
•	Changed the IEC 60664-1 Ratings Table	
•	已更改 the REGULATORY INFORMATION table	
•	已更改 in note (1) 3000 to 2500 and 6000 to 5000	
•	Changed From: File Number: 220991 (Approval Pending) To: File Number: 220991	17
•	已更改 in LIFE EXPECTANCY vs WORKING VOLTAGE (8-DUB PACKAGE TO: LIFE(ISO1050DW and ISO1050LDW)	21
_		_
CI	nanges from Revision C (July 2010) to Revision D	Page
•	已更改 the SUPPLY CURRENT table for I _{CC1} 1st row From: Typ = 1 To: 1.8 and MAX = 2 To: 2.8	7
•	已更改 the SUPPLY CURRENT table for I_{CC1} 2nd row From: Typ = 2 To: 2.8 and MAX = 3 To: 3.6	7
<u>•</u>	已更改 the REGULATORY INFORMATION table	17
CI	nanges from Revision B (June 2009) to Revision C	Page
•	已更改 IEC 60747-5-2 特性要点从: DW 封装审批正在审理中至: DUB 和 DW 封装已通过 VDE 审批	1
•	已更改 the Minimum Internal Gap value from 0.008 to 0.014 in the Isolator Characteristics table	15
•	已更改 V _{IORM} Specification From: 1300 To: 1200 per VDE certification	
•	已更改 V _{PR} Specification From 2438 To: 2250	16
•	已添加 the Bus Loading paragraph to the Application Information section	
_		




Changes from Revision A (Sept 2009) to Revision B	Page
己添加 已通过 IEC 60747-5-2 和 IEC61010-1 审批的信息	1
Changed DW package from preview to production data	5
• 己添加 Insulation Characteristics and IEC 60664-1 Ratings tables	16
• 己添加 IEC file number	17
Changes from Original (June 2009) to Revision A	Page
己添加 额定工作电压下典型值为 25 年使用寿命到特性	1
• 己添加 LIFE EXPECTANCY vs WORKING VOLTAGE section	21



5 Pin Configuration and Functions





Pin Functions

PIN		TVDE	DECODITION		
NAME	DW	DUB	TYPE	DESCRIPTION	
V _{CC1}	1	1	Supply	Digital-side supply voltage (3 to 5.5 V)	
GND1	2	_	Ground	Digital-side ground connection	
RXD	3	2	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states)	
NC	4	_	NC	No connect	
NC	5	_	NC	No connect	
TXD	6	3	I	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)	
GND1	7	4	Ground	Digital-side ground connection	
GND1	8	_	Ground	Digital-side ground connection	
GND2	9	5	Ground	Transceiver-side ground connection	
GND2	10	_	Ground	Transceiver-side ground connection	
NC	11	_	NC	No connect	
CANL	12	6	I/O	Low-level CAN bus line	
CANH	13	7	I/O	High-level CAN bus line	
NC	14	_	NC	No connect	
GND2	15	_	Ground	Transceiver-side ground connection	
V _{CC2}	16	8	Supply	Transceiver-side supply voltage (5 V)	



6 Specifications

6.1 Absolute Maximum Ratings (1)(2)

		MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage (3)	-0.5	6	٧
VI	Voltage input (TXD)	-0.5	V _{CC1} + 0.5 ⁽⁴⁾	V
V _{CANH} or V _{CANL}	Voltage at any bus terminal (CANH, CANL)	-27	40	V
Io	Receiver output current	-15	15	mA
T_J	Junction temperature	– 55	150	°C
T _{stg}	Storage temperature	- 65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) This isolator is suitable for isolation within the safety limiting data. Maintenance of the safety data must be ensured by means of protective circuitry.
- (3) All input and output logic voltage values are measured with respect to the GND1 logic side ground. Differential bus-side voltages are measured to the respective bus-side GND2 ground terminal.
- (4) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

			VALUE	UNIT
V/	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±4000	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	V
		Machine model, ANSI/ESDS5.2-1996, all pins	±200	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V _{CC1}	Supply voltage, controller side		3		5.5	٧
V _{CC2}	Supply voltage, bus side			5	5.25	٧
V_{I} or V_{IC}	Voltage at bus pins (separately or c	ommon mode)	-12 ⁽¹⁾		12	٧
V_{IH}	High-level input voltage	TXD	2		5.25	٧
V _{IL}	Low-level input voltage	TXD	0		0.8	V
V _{ID}	Differential input voltage		-7		7	V
	High-level output current	Driver	-70			mA
I _{OH}		Receiver	-4			
	Low-level output current	Driver			70	mA
I _{OL}		Receiver			4	
T _A	Ambient Temperature		-55		105	°C
T_{J}	Junction temperature (see Thermal	Information)	-55		125	°C
P_D	Total power dissipation				200	
P _{D1}	Power dissipation by Side-1	V_{CC1} = 5.5V, V_{CC2} = 5.25V, T_A =105°C, R_L = 60 Ω , TXD input is a 500kHz 50% duty-cycle square wave			25	mW
P _{D2}	Power dissipation by Side-2				175	
T _{j shutdown}	Thermal shutdown temperature ⁽²⁾			190		°C

- (1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
- (2) Extended operation in thermal shutdown may affect device reliability.



6.4 Thermal Information

		ISO10	ISO1050			
	THERMAL METRIC ⁽¹⁾	DW	DUB	UNIT		
		16 PINS	8 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	76.0	73.3			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41	63.2			
$R_{\theta JB}$	Junction-to-board thermal resistance	47.7	43.0	°C/W		
ΨЈТ	Junction-to-top characterization parameter	14.4	27.4	10/00		
ΨЈВ	Junction-to-board characterization parameter	38.2	42.7			
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics: Supply Current

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST CONDITIONS	MIN TYP ⁽¹⁾	MAX	UNIT
	V Supply ourrent		$V_I = 0 \text{ V or } V_{CC1}$, $V_{CC1} = 3.3 \text{V}$	1.8	2.8	mΛ
ICC1	V _{CC1} Supply current		$V_I = 0 \text{ V or } V_{CC1}$, $V_{CC1} = 5 \text{V}$	2.3	3.6	mA
	V Cumply ourrent	Dominant	$V_I = 0 V$, $60-\Omega$ Load	52	73	A
I _{CC2}	V _{CC2} Supply current	Recessive	$V_I = V_{CC1}$	8	12	mA

⁽¹⁾ All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5 \text{ V}$.

6.6 Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
\/	Pure sustaint violage (Deminent)	CANH		2.9	3.5	4.5	V	
$V_{O(D)}$	Bus output voltage (Dominant)	CANL	See \blacksquare 7 and \blacksquare 8, V_I = 0 V , R_L = 60 Ω	0.8	1.2	1.5	V	
$V_{O(R)}$	Bus output voltage (Recessive)		See ${\bf 8}$ 7 and ${\bf 8}$ 8, V _I = 2 V, R _L = 60 Ω	2	2.3	3	V	
			See ${\bf 8}$ 7, ${\bf 8}$ 8 and ${\bf 8}$ 9, V_I = 0 V , R_L = 60 Ω	1.5		3		
$V_{OD(D)}$	Differential output voltage (Dominant)	See $\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	1.4		3	V	
.,	Differential autout valte au (Danasia	-\	See \boxtimes 7 and \boxtimes 8, V_I = 3 V , R_L = 60 Ω	-0.12		0.012	V	
$V_{OD(R)}$ Differential output voltage (Recessive) $V_1 = 3 \text{ V}$, No Load		V _I = 3 V, No Load	-0.5		0.05	V		
V _{OC(D)}	Common-mode output voltage (Dom	inant)	See 图 14		2.3	3	V	
V _{OC(pp)}	Peak-to-peak common-mode output	voltage			0.3		V	
I _{IH}	High-level input current, TXD input		V _I at 2 V			5	μΑ	
I _{IL}	Low-level input current, TXD input		V _I at 0.8 V	- 5			μA	
I _{O(off)}	Power-off TXD leakage current		V _{CC1} , V _{CC2} at 0 V, TXD at 5 V			10	μA	
			See 图 17, V _{CANH} = −12 V, CANL Open	-105	-72			
	Chart aireuit ataadu atata autaut aurr	ont	See 图 17, V _{CANH} = 12 V, CANL Open		0.36	1	A	
I _{OS(ss)}	Short-circuit steady-state output curr	eni	See 图 17, V _{CANL} =-12 V, CANH Open	-1	-0.5		mA	
	See 图 17, V _{CANL} = 12 V, CANH (See 图 17, V _{CANL} = 12 V, CANH Open		71	105		
Co	Output capacitance		See receiver input capacitance					
CMTI	Common-mode transient immunity		See 图 19, V _I = V _{CC} or 0 V		50		kV/μs	



6.7 Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{IT+}	Positive-going bus input threshold voltage	Sec ± 4		750	900	mV
V _{IT} _	Negative-going bus input threshold voltage	- See 表 1	500	650		mV
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT})			150		mV
\ /	High level autout valtage with Vac 5 V	I _{OH} = −4 mA, See 图 12	V _{CC} - 0.8	4.6		V
V _{OH}	High-level output voltage with Vcc = 5 V	I _{OH} = −20 μA, See 🛚 12	V _{CC} - 0.1	5		V
\/	High level cutout voltage with Voct 22 V	I _{OL} = 4 mA, See 图 12	V _{CC} - 0.8	3.1		V
V _{OH}	High-level output voltage with Vcc1 = 3.3 V	I _{OL} = 20 μA, See 图 12	V _{CC} - 0.1	3.3		v
\ /	I am land antoni materia	I _{OL} = 4 mA, See 图 12		0.2	0.4	V
V_{OL}	Low-level output voltage	I _{OL} = 20 μA, See 图 12		0	0.1	V
C _I	Input capacitance to ground, (CANH or CANL)	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t) + 2.5 V$		6		pF
C_{ID}	Differential input capacitance	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t)$		3		pF
R_{ID}	Differential input resistance	TXD at 3 V	30		80	kΩ
R _{IN}	Input resistance (CANH or CANL)	TXD at 3 V	15	30	40	kΩ
R _{I(m)}	Input resistance matching (1 – [R _{IN (CANL)}] / R _{IN (CANL)}]) × 100%	V _{CANH} = V _{CANL}	-3%	0%	3%	
CMTI	Common-mode transient immunity	V _I = V _{CC} or 0 V, See 图 19	25	50		kV/μs

⁽¹⁾ All typical values are at 25°C with $V_{CC1} = V_{CC2} = 5 \text{ V}$.

6.8 Switching Characteristics: Device

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{loop1}	Total loop delay, driver input to receiver output, Recessive to Dominant	See 图 15	112	150	210	ns
t _{loop2}	Total loop delay, driver input to receiver output, Dominant to Recessive	See 图 15	112	150	210	ns

6.9 Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

	· · · · · · · · · · · · · · · · · · ·					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, recessive-to-dominant output		31	74	110	
t _{PHL}	Propagation delay time, dominant-to-recessive output	Coo 图 40	25	44	75	
t _r	Differential output signal rise time	See 图 10		20	50	ns
t _f	Differential output signal fall time			20	50	
t _{TXD_DTO} ⁽¹⁾	Dominant time-out	↓ C _L =100 pF, See 图 16	300	450	700	μs

⁽¹⁾ The TXD dominant time out (t_{TXD_DTO}) disables the driver of the transceiver once the TXD has been dominant longer than (t_{TXD_DTO}) which releases the bus lines to recessive preventing a local failure from locking the bus dominant. The driver may only transmit dominant again after TXD has been returned HIGH (recessive). While this protects the bus from local faults locking the bus dominant it limits the minimum data rate possible. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case where five successive dominant bits are followed immediately by an error frame. This along with the (t_{TXD_DTO}) minimum limits the minimum bit rate. The minimum bit rate may be calculated by: Minimum Bit Rate = 11/ (t_{TXD_DTO}) = 11 bits / 300 μs = 37 kbps.




6.10 Switching Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		66	90	130	
t _{PHL}	Propagation delay time, high-to-low-level output	TXD at 3 V, See 图 12	51	80	105	
t _r	Output signal rise time	TAD at 3 v, See 🛐 12		3	6	ns
t _f	Output signal fall time			3	6	1
t _{fs}	Fail-Safe output delay time from bus-side power loss	VCC1 at 5 V, See 图 18		6		μs

6.11 Typical Characteristics



7 Parameter Measurement Information




图 7. Driver Voltage, Current and Test Definitions




图 8. Bus Logic State Voltage Definitions





图 9. Driver V_{OD} With Common-Mode Loading Test Circuit



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 6 ns, $t_G \leq$ 50 Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.

图 10. Driver Test Circuit and Voltage Waveforms



Parameter Measurement Information (接下页)





图 11. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, $t_f \leq$ 9
- B. C_L includes instrumentation and fixture capacitance within $\pm 20\%$.

图 12. Receiver Test Circuit and Voltage Waveforms

表 1. Differential Input Voltage Threshold Test


	INPUT					
V _{CANH}	V _{CANH} V _{CANL} V _{ID}			R		
–11.1 V	–12 V	900 mV	L			
12 V	11.1 V	900 mV	L	V		
−6 V	-12 V	6 V	L	V _{OL}		
12 V	6 V	6 V	L			
–11.5 V	-12 V	500 mV	Н			
12 V	11.5 V	500 mV	Н			
–12 V	-6 V	-6 V	Н	V_{OH}		
6 V	12 V	-6 V	Н			
Open	Open	X	Н			





The waveforms of the applied transients are in accordance with ISO 7637 part 1, test pulses 1, 2, 3a, and 3b.

图 13. Transient Overvoltage Test Circuit






图 14. Peak-to-Peak Output Voltage Test Circuit and Waveform





图 15. t_{LOOP} Test Circuit and Voltage Waveforms





- A. The input pulse is supplied by a generator having the following characteristics: $t_r \le 6$ ns, $t_f \le 6$ ns, $t_O = 50$ Ω .
- B. C_L includes instrumentation and fixture capacitance within ±20%.

图 16. Dominant Time-out Test Circuit and Voltage Waveforms




图 17. Driver Short-Circuit Current Test Circuit and Waveforms




图 18. Fail-Safe Delay Time Test Circuit and Voltage Waveforms






图 19. Common-Mode Transient Immunity Test Circuit




图 20. Electromagnetic Emissions Measurement Setup




8 Detailed Description

8.1 Overview

The ISO1050 is a digitally isolated CAN transceiver with a typical transient immunity of 50 kV/µs. The device can operate from 3.3-V supply on side 1 and 5-V supply on side 2. This is of particular advantage for applications operating in harsh industrial environments because the 3.3 V on side 1 enables the connection to low-volt microcontrollers for power preservation, whereas the 5 V on side 2 maintains a high signal-to-noise ratio of the bus signals.

8.2 Functional Block Diagram



8.3 Feature Description

表 2. Isolator Characteristics (1)(2)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
L(I01)	Minimum air gap (Clearance)	Shortest pin-to-pin distance through air, per JEDEC package dimensions	DUB-8	6.1			mm
L(102)	Minimum external tracking (Creepage)	Shortest pin-to-pin distance across the package surface, per JEDEC package dimensions	DOB-6	6.8			mm
L(I01)	Minimum air gap (Clearance)	Shortest pin-to-pin distance through air, per JEDEC package dimensions	DW-16	8.34			mm
L(102)	Minimum external tracking (Creepage)	Shortest pin-to-pin distance across the package surface, per JEDEC package dimensions	DVV-16	8.10			mm
	Minimum Internal Gap (Internal Clearance)	Distance through the insulation		0.014			mm
R _{IO}	Input to output, V _{IO} = 500 V, all pins on each side of the barrier tied together creating a two-pin device,		the		>10 ¹²		Ω
		Input to output, $V_{IO} = 500 \text{ V}$, $100^{\circ}\text{C} \leq T_{A} \leq T_{A} \text{ max}$			>10 ¹¹		Ω
C _{IO}	Barrier capacitance	$V_I = 0.4 \sin (4E6\pi t)$			1.9		pF
C _I	Input capacitance to ground	$V_I = 0.4 \sin (4E6\pi t)$			1.3		pF

⁽¹⁾ Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit-board do not reduce this distance.

⁽²⁾ Creepage and clearance on a printed-circuit-board become equal according to the measurement techniques shown in the Isolation Glossary. Techniques such as inserting grooves and/or ribs on a printed-circuit-board are used to help increase these specifications.



表 3. Insulation Characteristics

	PARAMET	≣R	TEST CONDITIONS	SPECIFICATION	UNIT
	Maximum working insulation	ISO1050DUB		560	
V _{IORM}	voltage per DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	ISO1050DW		1200	Vpeak
	Input to output test voltage per ISO1050DUB $V_{PR} = 1.875 \text{ x } V_{IORM}, t = 1$		1050		
V_{PR}	DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	ISO1050DW	sec (100% production) Partial discharge < 5 pC	2250	Vpeak
	Transient overvoltage per DIN V		t = 60 sec (qualification)		
V _{IOTM}	VDE V 0884-10 (VDE V 0884- 10):2006-12		t = 1 sec (100% production)	4000	Vpeak
		ISO1050DUB - Double Protection	t = 60 sec (qualification)	2500	Vrms
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	location voltage per III 4577	ISO 1050DOB - Double Protection	t = 1 sec (100% production)	3000	VIIIIS
V _{ISO}	Isolation voltage per UL 1577	ICO1050DW Single Protection	t = 60 sec (qualification)	4243	Vrms
		ISO1050DW - Single Protection	t = 1 sec (100% production)	5092	VIIIIS
R _S	Isolation resistance		V_{IO} = 500 V at T_S	> 10 ⁹	Ω
	Pollution Degree			2	

表 4. IEC 60664-1 Ratings

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group Material group		II
	Rated mains voltage ≤ 150 Vrms	I–IV
	Rated mains voltage ≤ 300 Vrms	I–III
Installation classification	Rated mains voltage ≤ 400 Vrms	I–II
	Rated mains voltage ≤ 600 Vrms (ISO1050DW only)	I-II
	Rated mains voltage ≤ 848 Vrms (ISO1050DW only)	1


表 5. IEC Safety Limiting Values⁽¹⁾

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	L Cofet in the standard or some land or some	DUB-8	$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			310	m ^	
١.			$\theta_{JA} = 73.3 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			474	mA	
IS	Safety input, output, or supply current	DW-16	$\theta_{JA} = 76 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}$			299	A	
			$\theta_{JA} = 76 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{°C}, T_A = 25 \text{°C}$			457	mA	
T_S	Maximum case temperature					150	°C	

⁽¹⁾ Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assured junction-to-air thermal resistance in *Thermal Information* is that of a device installed on a High-K Test Board for Leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.








图 21. DUB-8 θ_{JC} Thermal Derating Curve per VDE

图 22. DW-16 θ_{JC} Thermal Derating Curve per VDE

表 6. Regulatory Information

VDE	TUV	CSA	UL	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 & DIN EN 61010-1	Certified according to EN/UL/CSA 60950-1	Approved under CSA Component Acceptance Notice 5A	Recognized under 1577 Component Recognition Program ⁽¹⁾	Certified according to GB4943.1-2011
Basic Insulation Transient Overvoltage, 4000 V _{PK} Surge Voltage, 4000 V _{PK} Maximum Working Voltage, 1200 V _{PK} (ISO1050DW) and 560 V _{PK} (ISO1050DUB)	ISO1050DW: 5000 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 5000 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage ISO1050DUB: 2500 V _{RMS} Reinforced Insulation, 400 V _{RMS} maximum working voltage 2500 V _{RMS} Basic Insulation, 600 V _{RMS} maximum working voltage	5000 V _{RMS} Reinforced Insulation 2 Means of Patient Protection at 125 V _{RMS} per IEC 60601-1 (3rd Ed.)	ISO1050DUB: 2500 V _{RMS} Double Protection ISO1050DW: 3500 V _{RMS} Double Protection, 4243 V _{RMS} Single Protection	ISO1050DW: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage
Certificate number: 40016131	Certificate number: U8V 11 09 77311 008	Master contract number: 220991	File number: E181974	Certificate number: CQC14001109541

⁽¹⁾ Production tested ≥ 3000 V_{RMS} (ISO1050DUB) and 5092 V_{RMS} (ISO1050DW) for 1 second in accordance with UL 1577.

8.3.1 CAN Bus States

The CAN bus has two states during operation: *dominant* and *recessive*. A dominant bus state, equivalent to logic low, is when the bus is driven differentially by a driver. A recessive bus state is when the bus is biased to a common mode of V_{CC} / 2 through the high-resistance internal input resistors of the receiver, equivalent to a logic high. The host microprocessor of the CAN node will use the TXD pin to drive the bus and will receive data from the bus on the RXD pin. See 23 and 24.




图 23. Bus States (Physical Bit Representation)




图 24. Simplified Recessive Common Mode Bias and Receiver

8.3.2 Digital Inputs and Outputs

TXD (Input) and RXD (Output):

 V_{CC1} for the isolated digital input and output side of the device maybe supplied by a 3.3-V or 5-V supply and thus the digital inputs and outputs are 3.3-V and 5-V compatible.

注

TXD is very weakly internally pulled up to V_{CC1} . An external pullup resistor should be used to make sure that TXD is biased to recessive (high) level to avoid issues on the bus if the microprocessor doesn't control the pin and TXD floats. TXD pullup strength and CAN bit timing require special consideration when the device is used with an open-drain TXD output on the CAN controller of the microprocessor. An adequate external pullup resistor must be used to ensure that the TXD output of the microprocessor maintains adequate bit timing input to the input on the transceiver.

8.3.3 Protection Features

8.3.3.1 TXD Dominant Time-Out (DTO)

TXD DTO circuit prevents the local node from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the time-out period t_{TXD_DTO} . The TXD DTO circuit timer starts on a falling edge on TXD. The TXD DTO circuit disables the CAN bus driver if no rising edge is seen before the time-out period expires. This frees the bus for communication between other nodes on the network. The CAN driver is re-activated when a recessive signal is seen on the TXD pin, thus clearing the TXD DTO condition. The receiver and RXD pin still reflect the CAN bus, and the bus pins are biased to recessive level during a TXD dominant time-out.



注

The minimum dominant TXD time allowed by the TXD DTO circuit limits the minimum possible transmitted data rate of the device. The CAN protocol allows a maximum of eleven successive dominant bits (on TXD) for the worst case, where five successive dominant bits are followed immediately by an error frame. This, along with the t_{TXD_DTO} minimum, limits the minimum data rate. Calculate the minimum transmitted data rate by: Minimum Data Rate = 11 / t_{TXD_DTO} .




图 25. Example Timing Diagram for Devices With TXD DTO

8.3.3.2 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shut down threshold the device turns off the CAN driver circuits thus blocking the TXD to bus transmission path. The shutdown condition is cleared when the junction temperature drops below the thermal shutdown temperature of the device. If the fault condition is still present, the temperature may rise again and the device would enter thermal shut down again. Prolonged operation with thermal shutdown conditions may affect device reliability.

注

During thermal shutdown the CAN bus drivers turn off; thus no transmission is possible from TXD to the bus. The CAN bus pins are biased to recessive level during a thermal shutdown, and the receiver to RXD path remains operational.

8.3.3.3 Undervoltage Lockout and Fail-Safe

The supply pins have undervoltage detection that places the device in protected or fail-safe mode. This protects the bus during an undervoltage event on V_{CC1} or V_{CC2} supply pins. If the bus-side power supply Vcc2 is lower than about 2.7V, the power shutdown circuits in the ISO1050 will disable the transceiver to prevent false transmissions due to an unstable supply. If Vcc1 is still active when this occurs, the receiver output (RXD) will go to a fail-safe HIGH (recessive) value in about 6 microseconds.

表 7. Undervoltage Lockout and Fail-Sa	₹ 7. Underv	oltage	Lockout	and	Fail-Saf
---------------------------------------	-------------	--------	---------	-----	----------

V _{CC} 1	V _{CC} 2	DEVICE STATE	BUS OUTPUT	RXD
GOOD	GOOD	Functional	Per Device State and TXD	Mirrors Bus
BAD	GOOD	Protected	Recessive	High Impedance (3-state)
GOOD	BAD	Protected	High Impedance	Recessive (Fail-Safe High)

注

After an undervoltage condition is cleared and the supplies have returned to valid levels, the device typically resumes normal operation in 300 μs



8.3.3.4 Floating Pins

Pullups and pulldowns should be used on critical pins to place the device into known states if the pins float. The TXD pin should be pulled up through a resistor to V_{CC1} to force a recessive input level if the microprocessor output to the pin floats.

8.3.3.5 CAN Bus Short-Circuit Current Limiting

The device has several protection features that limit the short-circuit current when a CAN bus line is shorted. These include driver current limiting (dominant and recessive). The device has TXD dominant state time out to prevent permanent higher short-circuit current of the dominant state during a system fault. During CAN communication the bus switches between dominant and recessive states with the data and control fields bits, thus the short-circuit current may be viewed either as the instantaneous current during each bus state, or as a DC average current. For system current (power supply) and power considerations in the termination resistors and common-mode choke ratings, use the average short-circuit current. Determine the ratio of dominant and recessive bits by the data in the CAN frame plus the following factors of the protocol and PHY that force either recessive or dominant at certain times:

- · Control fields with set bits
- Bit-stuffing
- Interframe space
- TXD dominant time-out (fault case limiting)

These ensure a minimum recessive amount of time on the bus even if the data field contains a high percentage of dominant bits.

注

The short-circuit current of the bus depends on the ratio of recessive to dominant bits and their respective short-circuit currents. The average short-circuit current may be calculated with the following formula:

 $l_{OS(AVG)} = \%Transmit \times [(\%REC_Bits \times l_{OS(SS)_REC}) + (\%DOM_Bits \times l_{OS(SS)_DOM})] + [\%Receive \times l_{OS(SS)_REC}]$

Where

- I_{OS(AVG)} is the average short-circuit current.
- %Transmit is the percentage the node is transmitting CAN messages.
- %Receive is the percentage the node is receiving CAN messages.
- %REC_Bits is the percentage of recessive bits in the transmitted CAN messages.
- %DOM Bits is the percentage of dominant bits in the transmitted CAN messages.
- I_{OS(SS)} REC is the recessive steady state short-circuit current.
- I_{OS(SS)} DOM is the dominant steady state short-circuit current.

注

Consider the short.circuit current and possible fault cases of the network when sizing the power ratings of the termination resistance and other network components.

8.4 Device Functional Modes

表 8. Driver Function Table

INPUT	OUT	DDIVEN DUC CTATE	
TXD ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	DRIVEN BUS STATE
L	Н	L	Dominant
Н	Z	Z	Recessive

⁽¹⁾ H = high level, L = low level, Z = common mode (recessive) bias to V_{CC} / 2. See 图 23 and 图 24 for bus state and common mode bias information.



夷α	Receiver	Function	Table
य⊽ अ.	Receiver	Function	Table

DEVICE MODE	CAN DIFFERENTIAL INPUTS V _{ID} = V _{CANH} - V _{CANL}	BUS STATE	RXD PIN ⁽¹⁾
	$V_{ID} \ge 0.9 \text{ V}$	Dominant	L
Normal or Cilent	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$?	?
Normal or Silent	V _{ID} ≤ 0.5 V	Recessive	Н
	Open (V _{ID} ≈ 0 V)	Open	Н

(1) H = high level, L = low level, ? = indeterminate.

表 10. Function Table⁽¹⁾

		DRIVER		RECEIVER								
INPUTS	OUTPUTS		OUTPUTS		OUTPUTS		OUTPUTS		DUC CTATE	DIFFERENTIAL INPUTS	OUTPUT	DUC CTATE
TXD	CANH	CANL	BUS STATE V _{ID} = CANH-CANL		RXD	BUS STATE						
L ⁽²⁾	Н	L	DOMINANT	V _{ID} ≥ 0.9 V	L	DOMINANT						
Н	Z	Z	RECESSIVE	$0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$?	?						
Open	Z	Z	RECESSIVE	V _{ID} ≤ 0.5 V	Н	RECESSIVE						
X	Z	Z	RECESSIVE	Open	Н	RECESSIVE						

- (1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance
- (2) Logic low pulses to prevent dominant time-out.




图 26. Equivalent I/O Schematics



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

ISO1050 can be used with other components from TI such as a microcontroller, a transformer driver, and a linear voltage regulator to form a fully isolated CAN interface.

9.2 Typical Application




图 27. Application Circuit

9.2.1 Design Requirements

Unlike optocoupler-based solution, which needs several external components to improve performance, provide bias, or limit current, ISO1050 only needs two external bypass capacitors to operate.

9.2.2 Detailed Design Procedure

9.2.2.1 Bus Loading, Length and Number of Nodes

The ISO11898 Standard specifies a maximum bus length of 40 m and maximum stub length of 0.3 m with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes to a bus. A high number of nodes requires a transceiver with high input impedance such as the ISO1050.



Typical Application (接下页)

Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.

A CAN network design is a series of tradeoffs, but these devices operate over wide -12-V to 12-V common-mode range. In ISO11898-2 the driver differential output is specified with a $60\text{-}\Omega$ load (the two $120\text{-}\Omega$ termination resistors in parallel) and the differential output must be greater than 1.5 V. The ISO1050 is specified to meet the 1.5-V requirement with a $60\text{-}\Omega$ load, and additionally specified with a differential output of 1.4 V with a $45\text{-}\Omega$ load. The differential input resistance of the ISO1050 is a minimum of 30 k Ω . If 167 ISO1050 transceivers are in parallel on a bus, this is equivalent to a $180\text{-}\Omega$ differential load. That transceiver load of 180 Ω in parallel with the 60 Ω gives a total 45 Ω . Therefore, the ISO1050 theoretically supports over 167 transceivers on a single bus segment with margin to the 1.2-V minimum differential input at each node. However for CAN network design margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes is typically much lower. Bus length may also be extended beyond the original ISO11898 standard of 40 m by careful system design and data rate tradeoffs. For example, CAN open network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO11898 CAN standard. In using this flexibility comes the responsibility of good network design.

9.2.2.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a single twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance ($Z_{\rm O}$). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that it is not removed from the bus.




图 28. Typical CAN Bus

Termination may be a single $120-\Omega$ resistor at the end of the bus, either on the cable or in a terminating node. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used. (See $\ 29$). Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common-mode voltages at the start and end of message transmissions.



Typical Application (接下页)




图 29. CAN Bus Termination Concepts

9.2.3 Application Curve




图 30. Life Expectancy vs Working Voltage (ISO1050DUB)



10 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, a 0.1- μ F bypass capacitor is recommended at input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as TI's SN6501. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 data sheet (SLLSEA0).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see
31). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
 usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power / ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see Application Note SLLA284, Digital Isolator Design Guide.

11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 epoxy-glass as PCB material. FR-4 (Flame Retardant 4) meets the requirements of Underwriters Laboratories UL94-V0, and is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and its self-extinguishing flammability-characteristics.

11.2 Layout Example




图 31. Recommended Layer Stack



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

- 《ISO72x 系列数字隔离器高压使用寿命》(文献编号: SLLA197)
- 《用于隔离电源的变压器驱动器》(文献编号: SLLSEA0)
- 《数字隔离器设计指南》(文献编号: SLLA284)

12.2 商标

All trademarks are the property of their respective owners.

12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

SLLA353 -- 《隔离相关术语》。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司





24-Apr-2015

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
ISO1050DUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-55 to 105	ISO1050	Samples
ISO1050DUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	-55 to 105	ISO1050	Samples
ISO1050DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 105	ISO1050	Samples
ISO1050DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 105	ISO1050	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

24-Apr-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO1050DUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1
ISO1050DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO1050DUBR	SOP	DUB	8	350	346.0	346.0	41.0
ISO1050DWR	SOIC	DW	16	2000	367.0	367.0	38.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207614/E





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.254 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 己认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且应全权负责并确保应用的安全性,及设计人员的应用(包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何应用前,将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI 资源"),旨在帮助设计人员开发整合了 TI 产品的 应用, 如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时, 才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的应用选择适合的 产品, 并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2017 德州仪器半导体技术(上海)有限公司