

Assignment : 01

Q1] Explain fetch cycle with the corresponding Microprogramming.

→ The fetch cycle is the initial stage of the instruction cycle, where the CPU removes the next instruction from memory utilizing the program counter (PC) and memory address Register (MAR) and stores it in the Instruction Register (IR) for subsequent decoding and Execution.

At the beginning of the fetch cycle, the address of the next instruction to be executed in the program counter (PC)

MAR

MBR

PC 0000100110

IR

AC

Step 1: The address in the program counter is moved to the MAR

MAR 0000100110

MBR

PC 00000100110

IR

AC

Step 2: The address in the MAR is placed on the address bus, now the control unit issues a READ command on the control bus. This result is copied to the MBR.

MAR	0000010010
MBR	0001000001
PC	000000110
IR	
AC	

Step 3: The Content of the MBR is moved to Instruction Register (IR)


MAR	0000010010
MBR	0001000001
PC	0000010010
IR	0001000001
AC	

Step 4: PC Increment: Increment the PC to point to the next instruction's address.

Step 5: Start Decode Cycle: Initiate the decode cycle to interpret the fetched instructions.

Q2] Explain with diagram functioning of the micro-programmed control unit.

→ A control unit whose binary control values are saved as words in memory is called microprogrammed control unit.



Steps:

Step 1: It can execute any instruction - The CPU divides each instruction into sequential micro-operations called micro-instructions.

Step 2: Control signals stored in ROM execute micro-operation by directing data flow.

Step 3: The address of the next micro-instruction is generated for execution.

Step 4: Step 2 & 3 are repeated until all micro-instructions for the instruction are executed.

Q3] what are the functions of the following registers?

1] Z

Zero flag / Status Register : Indicates if the result of an operation is zero, used for conditional execution.

2] SP (stack point):

Points to the current location in memory used for the stack, which is used for temporary storage during functions calls and other operations.

3] MAR (Memory address Register):

Holds the memory address of the data that the CPU needs to access, acting as a pointer from where to read or write data.

4] MDR (Memory Data Register).

Temporarily stores data being transferred to or from memory during read and write operations.

5] Y (accumulator / General purpose Register)

A general purpose register used for storing data and performing calculations.

Q4] Draw and Explain various pipe line hazards.


→ when a cpu uses pipelining to increase instruction throughput it can encounter situations called pipeline hazards.

Common types of pipe-line hazards.

1] Structural Hazards.

It occurs when multiple instructions in the pipeline try to access the same hardware resource at the same time.

2] For Example if both the instructions fetch stage & the memory access stage need to use the memory bus simultaneously a structural hazard arises




Solution:

Providing multiple instances of the resource
If the resource itself can be pipelined
The pipeline must stall one of the instructions

1) Data Hazards

It occurs when an instruction depends on the result of a previous instruction that is still in the pipeline.



	t1	t2	t3	t4	t5	t6	t7	t8	t9
ADD x3, x6, x5	IF	E							
BUB x4, x3, x5	-	IF	IF	IF	IF	IF	IF	IF	IF
OR x6, x3, x7	-	-	IF	IF	IF	IF	IF	IF	IF
AND x6, x3, x9	-	-	-	IF	IF	IF	IF	IF	IF
XOR x12, x3, x11	-	-	-	-	IF	IF	IF	IF	IF

Data forwarding.

Solution:

The pipeline must stall until the data is available. The compiler can have reorder instructions to reduce data hazards.

Q5] Discuss various characteristics of memory.

1) Location.

This includes CPU registers & on-chip code memory. External, this includes memory that processors

FOR EDUCATIONAL USE

can directly access. Ex RAM.

External: This is normally removable or virtual memory & access is slower.


2] Capacity.

It is measured in terms of word size and the no. of words a memory can store that becomes the capacity of that memory.

3] Unit of transfer.

This refers to the data i.e. transfer in 1 clock cycle.

4] Access Method. [How the data of memory can be accessed]



5] performance.

Performance of the memory depends upon its speed of operation or data transfer rate.

6] Physical characteristics:

This includes volatility, power consumption, erasable & Non Erasable.

Q6) Explain mapping technique in cache.

cache mapping is a technique that defines how blocks from main memory are mapped to cache lines, efficient data access by the CPU.

i) Direct Mapping

Each main memory block is mapped to a specified cache line.

formula: $\text{cache line number} = k \bmod n$

$k = \text{MM Block number}$

$n = \text{no. of cache lines}$

Suppose MM \rightarrow 128 words cache \rightarrow 16 words

tag	line	offset
3	2	2

word
0
1
2
3

B0

word	line
0	L0
1	L1
2	L2
3	L3


Advantage: simple to implement.

Disadvantage: High Conflict misses.

ii) Associative mapping.

Any main memory block can be mapped to any cache line.

Considering the same example, here we do not need 2-bit for line number.




Advantage: Most flexible and can reduce conflict misses

Disadvantage: Required complex hardware.

iii) SET ASSOCIATIVE MAPPING.

Combines the advantages of direct & Associative mapping.

The cache is divided to sets and Each memory Block maps to a specific set, but can be placed in any line within that set.



- + - + -
x