

(0.5) NoHaply 7x-3,-7x3, -7x-3

Barry of 7 = 0111 Barry of -3 = 0011

-3 PM & H- b9+ two's complement = 1101

0011 1 1 1 -> [-3] = .

Intraffasten =

N= 0111 8 -M= 0111

1000

A = 0000


Q = 1101

1001 -> 23 compland


0-1=0

Count = 4


Assignment NO-2 Sps Page No.




- and DMA based Ilo. Interrupt
- ->1 Programmed I/o
 - ? In this method, the cruse responsible for controlling the entere data transfer process.
- The CPU continously checks the device status to see it it is ready for data trasfer.
 - data to I from the devece. The CPU reads / winters
 - execute other tasks, leading to inefficient (PU Utilization.
- using a loop to check of a key is prossed.
 - 2. Interrupt Dreven #10
 - P. Instead of continously polleng, the CPU Pasues a command to the aleurce and proceeds with other tasks.
 - 7. When the device is ready for data traveter, it small an interrupt signal to the CPU.



(Q.3) What is the need of O.M.A in computer system? Explan in delail its operation in various mades. >? Reduces CPU Overhead & the CPU ?3 freed from hardleng close tronsters, allowing ?t to perform other task. 17: Effected Data franker: DNA can trouter las large blocks of data transfer faster than CPU. Controlled methods. 79. Improves System performance: By manifragang CPO andervenden, system throughout process Tu. Support High-speed devices: Essential for perpherals like SSDs, Gipus, and network constituted nood fast data movement. -> Operation of OHN ?n vargous modes : 9. Burst Mode (Block transfer Mode) the DMA Controller transfer a large block of data for a shaple contronous lopesation. . The CPU P3 completely halted during trouster. Example: Copyeng a large Atole from 330 to 19Am





- 7 × 3

presquettut c

A = 0000


*			4 6			
	A	Q	0-1	(ound	- Kemark	
	0000	0011	0	4	Inttaleze	
	0111	991			Hoge Y.	
	0111	0011	0		A- (-M)	
	11		1			
	0011	1001	1	3	Reglet Sheft	
	1/1		_			
	0001	1100	1	2	Regld Shift	
-	1001			A CHE	0	
	10.10	- 1100	1		A+(-M)	
	11.					
	1 101	0110	0	(Right shoft	
	1/1		1			
	11110	1011	0	0	Reglid Sheft	
					0	


- the enterrupt and resumes normal operation.
- 2. Thes method reduces CPU wastage but otell regules CPU subervendson for each data transfer.


Example : A prender sending an inderrupt to the cru when it finishes prenting a page, allowing the cru to send the next page.


- 3. DNA (Dried Memory Acess)
- ?. A dedicated hardware module called a DMA condroller handles data trowsfer between memory and the I/o device.
- delatis (source, destination, stree) I and delegates condrol to the DNA condroller.
- The DMA condroller independently transfer the dada and indescripts the CPU only when the transfer is complete.
- Pu. Thes method mansures CPU overhead, making it highly effected for high-speed douba I trousfers.

Example : Transferring a file from a hard disk









- # Working of DMP Process
- 1. CPU Purtrales transfer, Pt provides the DMA controller with source, destruction addresses and transfer stre.
- 2. The CPU 93 temporarely referred, and DMAC handles the transfer.
- Dependeng on the mode, data moves from I 10 to memory or vere versa.
 - und of operation.
- O.6] Explore DMA based data trowsfer techniques
 - Direct Memory Access (DNA) Ps a method where I/o devices I transfer data directly to I from Memory without CPU intervantion, improving speed and effections.

Key Steps an DNn trowster

- I. CPU furtrale ration
- -> (PU configure the DMA condroller (OMAC) with


	SDS Paga No.
0.5	Represent following number in IEEE ISU for format for Sigle 2 Double precession flooding-point number representation (309.1875)10
	Greven number ?3 = 309.1875 Sign bit . 0 (+ve)
307	Step 1: Converting the govern is number to
-	

benary I formal. 309 0.1876 x 2 = 0.375 ->0 154 0.375 x2= 0.75 -701 ナナ 0.78×2=1.8-71 38 0.5 x 2 = 1 -> 1 1 2 19 0 9 2 0


Normalisting the behavy number. M. Step 2 = 100110101.0011

309 = 100110101 0.1875 = 0011

1.001101010011 x 28



		SDS Page No.					
	· Neword address	Date ()					
	· Memory address	ddress					
	· Data Sere						
	- trouster dered	60~					
2.	DMA Request COM	80)					
•	The Ilvo device	segnal The DMAC when					
	ready to transfer	segnal the OMAC when					
	Bus Control Hand						
2.	DOS CONTO 1 MANCA	over					
0	OMAC requests the	gystem bus upa Hold signal.					
dol a	OMAC requests the system bus upa Hold signal.						
9 9	CPU releases the bu	s and acknowledges corth HLDA					
	CHold Admossledge						
ч.	Data transfer						
٥	DMAC takes over and moves data dreedly						
	between I/o devece and memory.						
Soll	a la Derro Conso	Camp Jana Or Lavelly					
No.	the trail action less	18 February 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					
	Expression with the policy	Data Count					
	Dala lines	10101					
	200.) Data Register					
	Address lines	Address Register					
		Thorness They ished					
	DNA request	NA LII					
A L	MA Acknowledge	Control Logge					
	- Englesialy						
	Good Wist	6 .					



	Date F
	A Q Q-1 Cowl Remark 0000 1101 0 4 Ingledence
	1001 (1010 A+C-M)
	1 100 1110 1 3 Right Shift 10111 A+M
•	0001 11110 2 Right Sheft
	1000 11110 A+(-M)
	1 10 1011 0 Reglit Strit
•	Result (AQ) = 1110 1011 0001 0100 -> 15 complement
41-77	+ 00010101 -> 29 Complaint
Aos	Thes es -21 Pur tous's compliment (which es correct sence 7 x -3 = 1-21).

