

Data Representation

& Arithmetic Algorithms

+ Floating Point Representation

- 23.678 this is a decimal no. with a fractional and then integer part.
- Similarly a very large or a very small number can be represented using mantissa and the exponent part.

Mantissa,

$$123455667.12 = 1.234566712 \times 10^8 \text{ Exponent}$$

$$-00000000123 = -123 \times 10^{-10}$$


- It can be seen that position of the radix point in the number varies according to the significant digit of the number but still the computer must be able to adjust automatically hence they are known as floating point numbers.
- In case of numbers where position of the radix remain same they are known as fixed point number.
- The decimal numbers shown above are adjusted to have only one significant digit before the radix point these numbers are set to be normalised.

- Exponent indicate the current decimal location, number after radix point are called mantissa.

ANSI/IEEE


- It is standard for floating point binary number

1) Single Precision Format of IEEE (32 bits)



$$E' = E + 127$$

2) Double Precision Floating Point format (64 bit)



$$E' = E + 1023$$

Q: Represent $(1259.125)_{10}$ in single and double precision format.

→ Step 1:

2	1259
2	629 - 1
3	314 - 1
1	157 - 0
1	78 - 1
3	39 - 0
1	19 - 0
9	9 - 1

$$(10011101011)_2$$

$$0.125 \times 2 = 0.250$$

$$0.250 \times 2 = 0.50$$

$$0.50 \times 2 = 1.00$$

$$(001)$$

$$\therefore (10011101011.001)_2$$

Step 2: Normalizing the above number

$$1.0011101011001 \times 2^{10}$$

Step 3 : Representing single precision

$$S = 0 \quad E = 10 \quad M = 0011101011001$$

$$E' = E + 127$$

$$= 10 + 127$$

$$= 137$$

$$\therefore E' = 100000110001101$$

$$\begin{array}{r}
 & 2 & 137 \\
 & 2 & 68 - 1 \\
 & 2 & 34 - 0 \\
 & 2 & 17 - 1 \\
 & 0 & 8 - 0 \\
 & 2 & 4 - 0 \\
 & 2 & 2 - 0 \\
 & 1 & 1 - 0
 \end{array}$$

$$01000110010011101100111$$



Step 4: Double Precision

$$S = 0 \quad E = 10 \quad M = 0011101011001$$

$$E' = E + 1023$$

$$= 10 + 1023$$

$$= 1033$$



$B = 0100$

C	A	Q	Count	Remarks
0	0000	0100	4	Initialization
0	0100			Add
0	01000	0101		Add shift right
0	00100	010	3	shift right
0	0001	0001	2	shift right
0	0100			
0	010100	01		
0	0010100	0	1	Shift right
0	0001010	00	0	shift right
		Result		

- Drawback


- It can't handle negative numbers for that we use booth's algorithm.

Fig: Multiplication Algorithm

28/2/25

Y.R.V. Jaiswal

* Booth's Algorithm



Eg: Multiply 5^{th} row and 2 using booth's algorithm
 5×2

$$\begin{array}{l} M = 0101 \\ \quad \quad \quad Q = 0010 \\ -M = 1011 \end{array}$$

A	Q_3	Q_2	Q_1	Q_0	Q_{-1}	Count	Remarks
0000	0	0	1	0	0	4	Initial
0000	0	0	0	1	0	3	Right Shift
1011	1	0	1	0	0		
1011	0	0	0	1	0		$A \leftarrow A - M$
1101	1	0	0	0	1	2	Shift Right
0101	0	1	0	1	0		
0010	1	0	0	0	1		$A \leftarrow A + M$
0001	0	1	0	0	0	1	Shift Right
0000	1	0	1	0	0	0	Right Shift
							Result 842 ₁₀

2) Multiply the numbers given below.

→ 5×-2

$$M = 0101$$

$$Q = 1110$$

	Count	Remarks
A	$Q_3 \ Q_2 \ Q_1 \ Q_0 \ Q_{-1}$	
0000	1 1 1 0 0	4
0000	0 1 1 1 0	3
1011	0 1 1 1 0	SR
1011	1 0 1 1 1	$A \leftarrow A - M$
1101	1 0 1 1 1	2
1110	1 1 0 1 1	SR
1111	0 0 1 1 0 1	1
0000	1 0 0 1	Result
0000	1 0 1 0	Form

	Count	Remark
A	$Q_3 \ Q_2 \ Q_1 \ Q_0 \ Q_{-1}$	
0000	0 0 0 0 1 0 0	4
0000	0 0 0 0 0 0 1	3
0101	0 1 0 1 0 0 0	SR
0101	0 0 1 0 1 0 0	$A \leftarrow A + M$
0010	1 0 0 0 0 1 0	2
1011	1 1 0 1 0 0 1	SR
1101	1 1 1 0 1 0 0	$A \leftarrow A + M$
1110	1 1 1 1 0 0 0	1
1111	0 1 1 1 0 0 0	SR
0000	1 0 1 0	Result

3) Multiply -5×2 using booth's algorithm.

$$\begin{array}{r} \rightarrow \\ \begin{array}{r} -5 \times 2 \\ M = 0101 \\ 1010 \\ +1 \\ \hline 1011 \end{array} \end{array}$$

$$Q = 0010$$

$$\begin{array}{r} \rightarrow -5 \times -2 \\ \rightarrow -5 \\ \rightarrow M = 0101 \\ 1010 \\ +1 \\ \hline 1011 \end{array}$$

$$\begin{array}{r} -2 \\ \downarrow \\ Q = 1110 \end{array}$$

Date _____
Page _____

A	$Q_0 \ Q_1 \ Q_2 \ Q_3 \ Q_4$	COUNT				REMAINDER
		1	1	1	0	
0 0 0 0 0	1 1 1 0 0	4				4
0 0 0 0 0	0 1 1 1 0	3				3
0 1 0 1	0 1 1 1 0					
0 1 0 1	0 1 1 1 0					
0 0 1 0	1 0 1 1 1	2				2
0 0 0 1	0 1 0 1 1	1				1
0 0 0 0 1	0 1 0 1 0	0				0
Result	0 0 0 0 1 0 1 0 1					


$\xrightarrow{\text{2's complement form}}$

-1 Division of Integers

Eg: $21 \rightarrow 11011011$
 $B \rightarrow 110$

$$\begin{array}{r}
 1001100 \\
 110 \overline{)11011011} \\
 110 \\
 \downarrow \downarrow \\
 000110 \\
 110 \\
 \hline
 00011
 \end{array}$$

-1 Restoring division algorithm



Note: M should always be 1 bit greater than Q

Dividing the following unsigned numbers using restoring division method.

$$8 \div 3$$

$$Q = 1000$$

$$M = 11101$$

A	Q	count	Remarks
00000	1000	4	Initialization
00001	000		Shift Left A $\leftarrow A - M$
11101			
①1110			
00011	1	3	A $\leftarrow A + M$
00001	0000		Shift Left A $\leftarrow A - M$
00010	000		
11101			
②1111			
00011		2	A $\leftarrow A + M$
00010	0000		
00100	000		Shift Left A $\leftarrow A - M$
11101			
00001	0001	1	A $\leftarrow A + M$
00010	0001		
11101			
11111			
00011	1		
00010	0010	0	

$$17 \div 3$$

$$Q = 10001$$

$$M = 000011$$

$$-M = 111101$$

A	Q	count	Remarks
0000000	10001	5	Initialization
000001	0001		Shift Left A $\leftarrow A - M$
111101			
①11110			
000011	1	4	A $\leftarrow A + M$
00000100010			
0000010010	010		Shift Left A $\leftarrow A - M$
111101			
111111			
000011			A $\leftarrow A + M$
00001000100	000100	3	
0000100100	0100		Shift Left A $\leftarrow A - M$
111101			
00001			
000000101001		2	A $\leftarrow A + M$
000001001	1001		
111101			Shift Left A $\leftarrow A - M$
111111			A $\leftarrow A + M$
000011			
00001010010	010010	1	
00001010010	10010		Shift Left A $\leftarrow A - M$
1111011	1		
000010	0	0	
00000100010	00010		


IMP
5 mks

Q. Differentiate/ compare restoring and non-restoring D.M.

	Restoring D.M	Non-Restoring D.M
1) Needs restoring of registers A if the result of subtraction is negative.	Does not need restoring.	
2) In each cycle content of reg A is shifted left then divisor is subtracted from it.	In each cycle content of A is first shift left then divisor is added or subtracted with content of A depending upon sign of A.	
3) Does not require restoring of remainders.	Needs restoring of remainders if remainder is negative.	
4) Restoring is slower algorithm.	Non-Restoring is faster algorithm.	

6-3-25

-:- NON-RESTORING DIVISION



Eg:- Divide 11 by 3 using non-restoring division method.

$\rightarrow Q = 1011 \quad M = 00011 \quad -M = 11100$

A	Q	count	Remarks
0 0 0 0 0	1 0 1 1	4	Initialization
0 0 0 0 1			shift Left A
1 1 1 0 1			
① 1 1 1 0 0 1 1 0	0 1 1 0 \times	3	$Q_0 = 0$
1 1 1 0 0	1 1 0		shift left
0 0 0 1 1	1 1 0 0	2	
① 1 1 1 1	1 1 0 0		
1 1 1 1 1	1 0 0		
0 0 0 1 1			
② 0 0 1 0	1 0 0 1	1	
0 0 1 0 1	0 0 1		
1 1 1 0 1	0 0 1 1	0	Remainder

1.6

58

5

30

- 30

00


4

Eg:- Divide 12 by 3 using non-restoring division method.

 $Q = 1100$ $M = 00011$ $-M = 11100$

A	Q	count	Remark
0 0 0 0 0	1 1 0 0	4	Initialization
0 0 0 0 1	1 0 0		Shift Left
1 1 1 0 1			$A \leftarrow A - M$
① 1 1 1 0	1 0 0 0	3	$Q_0 = 0$
1 1 1 0 1	0 0 0		
0 0 0 1 1			
② 0 0 0 0 0	0 0 0 0 1	2	
0 0 0 0 0	0 0 1		
1 1 1 0 1			
① 1 1 1 0 1	0 0 1 0 0	1	
1 1 0 1 0	0 1 0		
0 0 0 1 1			
④ 1 1 0 1	0 1 0 0	0	
0 0 0 1 1			
⑤ 0 0 0 0 0	0 1 0 0	0	

-1 Memory Classification:



13/3/25

-1 Difference between SRAM and DRAM

SRAM

Static RAM

FlipFlop

Not Requires
Refreshing CLK

Bit density is
less.

PAST

costly

Used in
Cache

-1 Direct Mapping

$k \bmod n$
↑ ↑
Block no Line no

DRAM

Dynamic RAM

CAPACITOR

Requires Refreshing CLK.


Bit density is more.

SLOW

cheapest

Used in main memory.

In cache memory word is accessed by



$$0 \bmod 4 = 0$$

$$1 \bmod 4 = 1$$

:

$$4 \bmod 4 = 0$$

$$5 \bmod 4 = 1$$

TAG tells us which block stored in the cache line

- Associative Mapping :

w_0, w_1, w_2 B₀

w_3, w_4, w_5 B₁

B₂

128 words

4

w_0, w_1, w_2 B₃₁

B₃₁

32 block

7 = 128

2

Advantage:-


No Conflict Miss

Tag followed by a block offset

Drawback:-

Time Consuming


-> Set Associative Mapping:



1K set associative mapping

2 set

4 set



Advantage:-

Better Flexibility


Search is limited

Disadvantage:-

Costly


example :-

Consider a cache consisting of 256 blocks of 16 words each for a total of 4096 words. Assume that main-m is addressable by 16 bits.



Cache

Address and it consists of 4K blocks. How many bits are there in each of tag, block/set and words field for different mapping techniques.




Direct Mapping

Since there are 16 words

$$\therefore \text{word} = 2^4 = 4 \text{ bits}$$

Direct Mapping




Cache $= \frac{256}{2} = 2^8$

$$= \frac{2^8}{2} = 2^7$$

$$= 8$$

Associative Mapping



SET ASSOCIATIVE MAPPING


Assuming 2 way set associative

\therefore No. of Set

$$\frac{256}{2} = 128$$

$$\therefore 2^7 = 128$$

7 bits




Cache Coherency :-

Whenever a new block is brought into the cache the old block is flushed into memory. This is done by checking a bit known as 'Dirty Bit' / 'Altered Bit' or changed bit. If this bit is ON it indicates cache block is altered so the block is to be copied.

back into the memory.
There are times when two copies [one in cache / one in m.m] are not the same this inconsistency is known as cache coherency problem.

-i- Associative Memory




-ii- Interleaved Memory

Main Memory is divided into a no. of memory modules and addresses are arranged such that the successive words in the address space are placed in different modules.

- Most of the time CPU access the consecutive memory location in such situation address will be to the different modules.
- Since this modules can be accessed in parallel the average access time of fetching the word from the m.m can be reduced.


Main Memory



- The time required to find an object stored in memory can be reduced considerably if objects are selected based on their contents not on their locations.
- A memory unit accessed by the content is called as associative memory.
- This type of memory is accessed simultaneously and in parallel.

notes

Processor Organization and architecture



1) Fetch 2) Decode 3) Execute ... Instruction Cycle

MAR - Address

MDR - Buffer

- The processor unit when combined with control unit that supervises the sequence of micro-operation is called CPU.

- General Purpose Register; address reg., stack pointer, data reg., segment reg., and index reg.

- Control and status reg.

- 1) Program Counter
- 2) Instruction Reg
- 3) MAR
- 4) MDR

Instruction Format.

- It defines the layout of the bits of an instruction.

- An instruction format must include an opcode and zero or more operands in one of

the addressing modes.

Instruction Class

Three Address

Example

ADD R₁, R₂, R₃

Two Address

ADD R₁, R₂


One Address

ADD R₁


Zero Address

ADD

Basic Instruction Cycle:-



Instruction Cycle with Interrupt:-



27/3/25

classmate

Date _____

Page _____

classmate

Date _____

Page _____

- > 1) Instruction & Instruction Sequence
It must be capable of performing following operations:
1) Data Transfer between the memory and processor

- Registers:
• Processor registers are R_1, R_2, R_3, \dots
• Address of memory location: Location Place Memory
• IO reg are represented by 'data in' and 'data out'
• Content of register or memory location are denoted by '[]'
Eg:- $R_2 \leftarrow [Loc]$

Logic

- 2) Perform arithmetic operation on data:

- 3) Program sequencing and control.


- 4) I/O control.

> Micro-operation:-
Operations executed on data stored in registers.

> Micro-Instruction:-
Every bit of a control word stands for a control signal. Each micro-instruction is defined by a set of control signals these control signals are encoded in a control word and this is called as micro-instruction

> Micro-Program:-
A sequence of micro-instruction is known as micro-program also called firmware.

-> Hardware Control Organization



The control unit is implemented using hardware [gates, flipflops etc], we need a special digital circuit that uses as inputs the bits from the opcod field in over instructions, bits from the flag reg, signals from the bus, and signal from the clock. It should produce as output the control signal to drive various components in the computer.


In hardware control unit we physically connect all of the control lights to the actual machine instruction.

The instructions are divided up into fields and different bits in the instructions are combined through various digital logic components to drive the control line.

Advantage of hardwired control unit is:

- 1) Very fast
Disadvantage:
1) Difficult to design and modify.

-i- Micro-Program Control Organization



A control unit whose binary control variables are stored in memory called as controlled memory. The control variables at any given time can be represented by strings of one and zeros called as control word. Each word in control memory contains micro-instruction within which specifies one or more micro-operations for the systems.

A sequence of micro-instruction consists a micro-program.

The control memory is assumed to be wrong within which all control info are stored permanently.

The CAR specifies address of the micro-instruction and CDR holds micro-instruction read from the memory, the micro-instruction contains a control word that specifies one or more micro-operations. Once the operations are executed control must determine the next address, the next address may also be a function of external input condition.

Advantages:-

No hardware change

Disadvantage:-

Slow

Difference Between hardwired control unit and micro-program control unit.

Hardwired Control Unit


Micro-program Control Unit

- | | |
|---|--|
| 1) Speed is fast | Speed is slow |
| 2) More Costly | Cheap |
| 3) Occurrence of error is more | Occurrence of error is less. |
| 4) Control functions implemented in hardware | Control functions implemented in Software. |
| 5) Not flexible | More flexible. |
| 6) Difficult to handle complex instruction set. | Easy to handle complex |
| 7) Complicated Design | Systematic and Simple design |
| 8) Complex decoding & Sequencing logic. | Easier decoding & |
| 9) More chip area | Less chip area. |
| 10) Used in RISC processors. | Used in main frames. |

08/4/25

IMP


FLYNN'S CLASSIFICATION




Instruction Stream :-
Collection of instruction read from the memory

Data Stream :-
Result of the action done on the data


SISD :-




SIMD :-



MISD :-



MIMD :-



* **Instruction Pipelining :-**


It is a technique used to design computer to increase their instruction throughput [no. of instruction executed per unit time].

The instruction pipelining a stream of instruction can be executed in a overlapping manner.

Instruction pipelining is used to achieve instruction level parallelism within a single processor.

9/4/25


-^b Six Staged Pipelined architecture



- 4 Stage P.A \rightarrow FI, DI, FO, EI
- 5 stage P.A \rightarrow FI, DI, FO, EI, WB

-^c Pipeline Hazards :-

-^d Flow chart :-



-i- Six Stage Pipelined processor timing diagram.

Instruction ↓ Time → t₁ t₂ t₄ t₅ t₆ t₇ t₈ t₉ t₁₀ t₁₁ t₁₂ t₁₃

1	FI	DI	CO	FO	EI	WB						
2		FI	DI	CO	FO	EI	WB					
3	-	FI	DI	CO	FO	EI	WB					
4		-	FI	DI	CO	FO	EI	WB				
5			-	FI	DI	CO	FO	EI	WB			
6												
7												
8												
9												

-i- Branch in six stage pipeline:

Instruction ↓ Time → t₁ t₂ t₃ t₄ t₅ t₆ t₇ t₈ t₉ t₁₀ t₁₁ t₁₂ t₁₃

1	FI	DI	CO	FO	EI	WB							
2		FI	DI	CO	FO	EI	WB						
3	-	FI	DI	CO	FO	EI	WB						
4		-	FI	DI	CO								
5			-	FI	DI	CO	FO						
6				-	FI	DI							
7					-	FI							
8							FI	DI	CO	FO	EI	WB	
9								-	FI	DI	CO	FO	EI