

$$\begin{array}{r} \text{Result (A@)} = \begin{array}{r} 1110 \ 1001 \\ 0001 \ 0100 \end{array} \rightarrow 1^{\text{st}} \text{ complement} \\ + \begin{array}{r} 1 \\ 0001 \ 0101 \end{array} \rightarrow 2^{\text{nd}} \text{ complement} \end{array}$$

Ans This is -21 in two's complement (which is coded since $-7 \times 3 = -21$).

\rightarrow ~~8-bit~~ -7×-3

-7 in 4-bit binary = 1001
 -3 in 4-bit binary = 1101

Initialisation:

- M = 1001 (-7) • A = 0000
- Q = 1101 (-3) • Q-1 = 0
- Count = 4

Step's	A	Q	Q-1	Count	Remark
	0000	1101	0	4	Initialize
	+ 1001				
	+ 0111				
	0111	1101	0		A - (-M)
	↓ ↓				
	0011	1110	1	3	Right shift
	+ 1001				
	1100	1110	1		A + (-M)
	↓ ↓				
	1110	0111	0	2	Right shift

Q.5] Multiply 7×-3 , -7×3 , -7×-3

→ Binary of 7 = 0111
Binary of -3 = 0011

-3 in a 4-bit two's complement = 1101

$$\begin{array}{r} 0011 \\ 1100 \\ + \quad 1 \\ \hline 1101 \end{array} \rightarrow [-3]_2$$

Initialization =

- $N = 0111$ & $-N = \begin{array}{r} 0111 \\ 1000 \\ + \quad 1 \\ \hline 1001 \end{array} \rightarrow 2^3 \text{ complement}$
- $A = 0000$
- $Q = 1101$
- $Q_1 = 0$
- $\text{Count} = 4$

Assignment No-2

Q.1] Write short notes on: Programmed I/O, Interrupt driven I/O, and DMA based I/O.

→ 1. Programmed I/O

- i. In this method, the CPU is responsible for controlling the entire data transfer process.
- ii. The CPU continuously checks the device status to see if it is ready for data transfer.
- iii. Once the device is ready, the CPU reads/writes data to/from the device.
- iv. Since the CPU is occupied with polling, it cannot execute other tasks, leading to inefficient CPU utilization.
- v. Example: Reading a character from the keyboard using a loop to check if a key is pressed.

2. Interrupt - Driven I/O

- i. Instead of continuously polling, the CPU issues a command to the device and proceeds with other tasks.
- ii. When the device is ready for data transfer, it sends an interrupt signal to the CPU.

A	Q	Q-1	Count	Remark
1110	0111	0		
+ 0111				
0101	0111	0		A - (-M)
↓ ↓				
0010	1011	1	1	Right shift
↓ ↓				
0001	0101	1	0	Right shift

Result (AQ) = 0001 0101

Ans This is 21 (which is correct since $-7 \times -3 = 21$)

Q.4] Perform the division of following number using Restoring and Non-restoring division algorithm. (17/5)

→ 1. Restoring Division Algorithm.

Initialize

- Dividend (N) = 17 (10001)
- Divisor (D) = 5 (00101)
- Remainder (R) = 00000
- Quotient Q = 10001 (Dividend)
- n = 5 bits.

$$M = 00101$$

$$\therefore -M = 11011$$

$$-M = 00101$$

$$\begin{array}{r} 11010 \\ + \quad 1 \\ \hline 11011 \end{array}$$

Q.3] What is the need of D.M.A in computer system? Explain in detail its operation in various modes.

→ i. Reduces CPU overhead : The CPU is freed from handling data transfers, allowing it to perform other task.

ii. Efficient Data transfer : DMA can transfer large blocks of data transfer faster than CPU-controlled methods.

iii. Improves System performance : By minimizing CPU intervention, system throughput process

iv. Support High-speed devices : Essential for peripherals like SSDs, GPUs, and network cards that need fast data movement.

→ Operation of DMA in various modes :

i. Burst Mode (Block Transfer Mode)

• The DMA Controller transfer a large block of data in a single continuous operation.

• The CPU is completely halted during transfer.

Example : Copying a large file from SSD to RAM

→ w. Shift left

$$\begin{array}{r}
 00111 \quad 00010 \\
 + 11011 \\
 \hline
 100.0 \quad 00011
 \end{array}$$

Sub m

1's complement

Result :

- Quotient (Q) = 00011 → 3
- Remainder (R) = 00010 → 2

Ans

→ This matches $17/5 = 3$ (Quotient) / 2 Remainder.

→

$$-7 \times 3$$

$$-7 \text{ in 4-bit binary} = \frac{0111}{1000}$$

$$+ \frac{1}{1001}$$

$$\therefore -7 \text{ in 4-bit binary} = \underline{\underline{1001}}$$

$$3 \text{ in 4-bit binary} = 0011$$

→ Initialization

$$M = 1001 (-7)$$

$$Q = 0011 (3)$$

$$A = 0000$$

$$Q-1 = 0$$

$$\text{count} = 4$$

Steps

A	Q	Q-1	count	Remark
0000	0011	0	4	Initialize
+ 0111				
0111	0011	0		A - (-M)
011	1001	1	3	Right shift
0001	1100	1	2	Right shift
+ 1001				
1010	1100	1		A + (-M)
101	0110	0	1	Right shift
110	1010	0	0	Right shift

- iii. The CPU then pauses its current execution, services the interrupt and resumes normal operation.
- iv. This method reduces CPU wastage but still requires CPU intervention for each data transfer.

Example : A printer sending an interrupt to the CPU when it finishes printing a page, allowing the CPU to send the next page.

3. DMA (Direct Memory Access)

- i. A dedicated hardware module called a DMA controller handles data transfer between memory and the I/O device.
- ii. The CPU initializes the transfer by providing details (source, destination, size) and delegates control to the DMA controller.
- iii. The DMA controller independently transfer the data and interrupts the CPU only when the transfer is complete.
- iv. This method minimizes CPU overhead, making it highly efficient for high-speed data transfers.

Example : Transferring a file from a hard disk to RAM without CPU intervention.

Operations A Divided (Q) Count Steps

Initial Values 00000 10001 5

• Shift left 00001 0001
 + 11011
 Sub m 1 100 0001
 1's complement

Restore (Add m) 00001 00010 4

• Shift left 00010 0010
 + 11011
 Sub m 1 101 0010

Restore (Add m) 00010 00100 3

• Shift left 00100 0100
 + 11011
 Sub m 1 111 0100

Restore (Add m) 00100 01000

• Shift Left 01000 1000
 + 11011
 Sub m 0 0011 10001

• Shift left 00111 0001
 + 11011
 Sub m 00010 00011

2. Cycle Stealing Mode


- The DMA controller transfers one byte or word of data at a time, temporarily pausing the CPU.
- The CPU and DMA takes turn accessing the memory preventing a complete halt.

Example : Data transfer from ADC to memory while the CPU is processing other tasks.

3. Transparent Mode

- The DMA controller transfers data only when the CPU is not using the system bus.

Example : Background data loading in memory for smooth multitasking.



* Working of DMP Process

1. CPU initiates transfer, it provides the DMA controller with source, destination addresses and transfer size.
2. The CPU is temporarily relieved, and DMAC handles the transfer.
3. Depending on the mode, data moves from I/O to memory or vice versa.
4. Once the transfer is complete, the DMA controller sends an interrupt to the CPU, signaling the end of operation.

Q.6] Explain DMA based data transfer techniques for I/O Devices.

→ Direct Memory Access (DMA) is a method where I/O devices transfer data directly to/from memory without CPU intervention, improving speed and efficiency.

Key Steps in DMA transfer

1. CPU Initialization

→ CPU configure the DMA controller (DMAC) with

Q.2] Represent following number in IEEE 754 for format for single & Double precision floating-point number representation $(309.1875)_{10}$

→ Given number is = 309.1875
Sign bit = 0 (+ve)

i. Step 1: Converting the given number to binary format.

2	309	
2	154	1
2	77	0
2	38	1
2	19	0
2	9	1
2	4	1
2	2	0
	1	0
		1

$0.1875 \times 2 = 0.375 \rightarrow 0$
 $0.375 \times 2 = 0.75 \rightarrow 0$
 $0.75 \times 2 = 1.5 \rightarrow 1$
 $0.5 \times 2 = 1 \rightarrow 1$

$309 = 100110101$ $0.1875 = 0011$

ii. Step 2: Normalising the binary number.

$[100110101.0011]_2$
 $[1.001101010011 \times 2^8]$


Finding the value of E'

$$\begin{aligned} E' &= E + 127 \\ &= 8 + 127 \\ E' &= 135 \end{aligned}$$

Converting the value of E' to binary

2	135	
2	67	1
2	33	1
2	16	1
2	8	0
2	4	0
2	2	0
	1	0
		1

Step 3: Single Precision format (32-bit)



- Memory address
- I/O device address
- Data size
- Transfer direction

2. DMA Request (DREQ)


- The I/O device signals the DMAC when ready to transfer data.

3. Bus Control Handover

- DMAC requests the system bus via HOLD signal.
- CPU releases the bus and acknowledges with HLDA (Hold Acknowledge)

4. Data Transfer

- DMAC takes over and moves data directly between I/O device and memory.



A	Q	Q-1	Count	Remark
0000	1101	0	4	Initialize
+ 1001				$A + (-M)$
1001	1101	0		
↓ ↓				
1100	1110	1	3	Right Shift
+ 0111				$A + M$
0011	1110	1		
↓ ↓				
0001	1111	0	2	Right Shift
+ 1001				$A + (-M)$
1010	1111	0		
↓ ↓				
1101	0111	1	1	Right Shift
↓ ↓				
1110	1011	1	0	Right Shift

Result $(AQ) =$

1110	1011	
0001	0100	$\rightarrow 1^{\text{st}} \text{ complement}$
+	1	
0001	0101	$\rightarrow 2^{\text{nd}} \text{ complement}$

Ans This is -21 in two's complement (which is correct since $7 \times -3 = -21$).

Q7 Double Precision Format (64 bit)

finding $E' = E + 1023$
 $= 8 + 1023$
 $E' = \underline{1031}$

Converting E' value to binary

2	1031	
2	515	1
2	257	1
2	128	1
2	64	0
2	32	0
2	16	0
2	8	0
2	4	0
2	2	0
	1	0
		1

Sign

E'

Mantissa

0 1 0 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1 0 1 0 0 1 1

Result :

- Quotient (Q) = 00011 = 3
- Remainder (R) = 00010 = 2

• Remainder (R) = 00010 = 2

These matches $17/5 = 3$ (quotient) / 2 (remainder)

→ Non-Restoring Division Algorithm

Operations A Dividend (a) Count

Initialization 00000 10001 5

→ i. Shift left 1st 0 sub m

10001	0001	4
+ 11011		
11100	00010	

sub m

Sub m = $\boxed{11}100 \quad 00010$
 1's complement \rightarrow

→ ii. Shift left

Add m

1	1	0	0	0	0	0	1	0		3
+	0	0	1	0	1					
1	1	1	0	1	0	0	1	0	0	

Add m \swarrow 1110100100

→ iii. Shift left $\begin{array}{r} 11010 \\ + 00101 \\ \hline 11111 \end{array}$ $\begin{array}{r} 0100 \\ 01000 \end{array}$ 2

Add m $\begin{array}{r} 11111 \\ 01000 \end{array}$

Add m 1 1 1 1 1 0 1 0 0 0

\rightarrow iv. Shift left

	1	1	1	1	0	1	0	0	0	
+ m	0	0	1	0	1					
Add m	0	0	0	1	1	1	0	0	0	1

Add m

$$\begin{array}{r} + \quad 00 | 0 | \\ \hline 000 | 1 | \end{array} \quad (000)$$