

6/1/25

COA

- i) Digital Circuits
- ii) Microprocessor 8086
- iii) C.O.A.

6/1/25

### Q. Difference between Computer Architecture & Computer Organization

#### Computer Architecture

→ Explains what a computer does.

→ Focuses on functional behavior.

→ Architecture deals with high level design.

→ It comes before computer organization.

→ It is also called as ISA (Instruction Set Architecture).

→ Covers logical function such as register, data type, instruction set & addressing modes.

#### Computer Organization

→ Explains how computer actually does.

→ Focuses on structural relationship & internal behaviour.

→ Organization deals with low level design.

→ It comes after computer architecture.

→ CO is micro architecture.

→ It covers physical unit like peripherals, circuit design & adder.


9/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

13/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

\* Von Neumann Model (Stored memory architecture / Stored Memory Program):



Von Neumann Model works on stored program concept.

Execution of instructions in Von Neumann machine is carried out in a sequential fashion from one instruction to the next.

13/1/25

\* Performance measure of Computer architecture

- i) Better Hardware
- ii) Innovative architecture
- iii) Efficient Resource management
- iv) Better algorithm
- v) Data structure
- vi) Language efficiency

1) Sequential execution time ( $T_s$ ):

Time required for a program to be executed on a sequential system. (Uni-processor)

2) Parallel execution time [ $T(n)$ ]:

Time required for a program to be executed on a n-parallel processor system.

3) Speed up:

Ratio of time required to execute a program on a sequential system to that of parallel system.

$$S(n) = T(1) / nT(n)$$

4) Efficiency [ $\eta$  or  $E(n)$ ]:

$$\eta = \frac{\text{actual speed up}}{\text{ideal speed up}} = \frac{T(1)}{nT(n)}$$

5) Clock per instruction (CPI):

→ Clock or measure of clock pulse required per instruction.

→ It is a ratio of clock cycles required for a program to the number of instructions in the program.

Time required to execute a program ( $T$ ) can be given by :

$$T = I_c \times C.P.I. \times f_{clock}$$

where  $T$  = time for one clock pulse.

$I_c$  = number of instructions in the program.

6) MIPS (million Instruction per second):

→ Count of instruction executed per second is in millions.

→ Thus, number of instructions executed per second:

$$\text{Instruction per second} = 1$$

$$CPI \times T$$

$$\text{MIPS} = \frac{1}{CPI \times T \times 10^6}$$

$$\text{MIPS} = \frac{f}{CPI \times 10^6}$$

$$f =$$

$$CPI \times 10^6$$



Scanned with OKEN Scanner

13/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

16/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

- 7) million floating point instructions per second (MFLOPS):  
 → It is similar to MIPS; only difference being is floating-point instructions are taken into account.

- 8) Throughput ( $W_s$ )  
 Let number of programs executed per unit time.  
 $W_s = \frac{\text{Number of programs}}{\text{Time in seconds}}$

- 9) Scalability  
 A parallel system is said to be scalable if the same efficiency is obtained by increasing the number of processors.

#### \* Amdahl's law:

- This law points out some limitations of parallel processing. Programs contain some certain computations that are inherently sequential & thus cannot be speeded up through parallel processing.
- If  $f$  represents the fraction of a program running time due to such unparallelizable (sequential) computation, even assuming that the remainder of the program enjoys the perfect speed-up of  $p$ , when run on  $p$  processors. The overall speed up would be:

$$S = \frac{1}{f + (1-f)/p} \leq \min(p, 1/f)$$

- num -  $T$  is original running time of the program  
 den - improved execution with  $p$  parallel processor.
- ↑ sum of running time for unparallelizable block which runs  $p$  times as fast

#### Evolution of Computers:

1680	1822	Transistor
Generation I	Vacuum tube	1945-1954
Generation II	Semiconductor (Transistor)	
Generation III	IC (Integrated circuit)	
Generation IV	Microprocessor	



16/11/25

# Number System

Date \_\_\_\_\_  
Page \_\_\_\_\_


Date \_\_\_\_\_  
Page \_\_\_\_\_

**Base / Radix:** The number of values that a digit can assume is equal to the base of a system.

→ Ex: In decimal system, base is 10. Hence every digit can assume 10 values [0..9]

→ Largest value is always one less than base.

→ Numbers have positional weights:



→ Various number system:

Base	Name	Digits
2	Binary	0, 1
8	Octal	0, 1, 2, 3, 4, 5, 6, 7
10	Decimal	0, 1, 2, 3, 4, 5, 6, 7, 8, 9
12	Duo-binary	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B
16	Hexadecimal	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Decimal	Binary	Octal	Duo-binary	Hexadecimal
0	0000	00	0	0
1	0001	01	1	1
2	0010	02	2	2
3	0011	03	3	3
4	0100	04	4	4
5	0101	05	5	5
6	0110	06	6	6
7	0111	07	7	7
8	1000	10	8	8
9	1001	11	9	9
10	1010	12	A	A
11	1011	13	B	B
12	1100	14	C	C
13	1101	15	D	D
14	1110	16	E	E
15	1111	17	F	F

MSB → bit to the leftmost side

LSB → bit to the rightmost side

Name	Size (bits)	e.g.
bit	1	1
Nibble	4	0010
Byte	8	0010 1011
word	16	1010 1011 0100 1000
Double word	32	101011011110111010001101110001



16/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_Date \_\_\_\_\_  
Page \_\_\_\_\_

16/11/25

### \* Conversion of number systems:

#### i) From any base to decimal:

##### a) Binary to decimal: (Streamlined method)

$$1011 \cdot 01_2$$

$$2^3 \times 1 + 2^2 \times 0 + 2^1 \times 1 + 2^0 \times 1 \cdot 0 \times 2^{-1} + 1 \times 2^{-2}$$

$$8 + 0 + 2 + 1 \cdot 0 \cancel{+} + 0.25$$

$$= 11.25_{10}$$

#### b) Octal to decimal

$$365 \cdot 24_8$$

$$3 \times 8^2 + 6 \times 8^1 + 5 \times 8^0 = 2 \times 8^1 + 4 \times 8^{-2}$$

$$245 \cdot 3125_{10}$$

#### c)

$$4C8 \cdot 2$$

$$4 \times 16^2 + 12 \times 16^1 + 8 \times 16^0 = 2 \times 16^{-1}$$

$$1224 \cdot 125_{16}$$

#### ii) From decimal to any base:

##### a) Decimal to binary: (Bubble method)

2	105			
2	52	1	1	
2	26	0		
2	13	0		
2	6	1	0	
2	3	0		
1	1			

1

#### b) Decimal to Octal:

3	204			
8	25	4	1	
8	3			
3				

$$(204)_{10} = 314_3$$

2	200	2	
2	2	0	
3	3		

#### c) Decimal to Hexadecimal:

16	259	3		
16	16	0		
1	1	0		

$$259$$

$$(259)_{10} = 103_{16}$$

$$17/11/25 \quad i) (105 \cdot 42)_{10} = (?)_2$$

$$\begin{aligned} \rightarrow 0.42 \times 2 &= 0.84 \\ 0.84 \times 2 &= 1.68 \\ 0.68 \times 2 &= 1.36 \\ 0.36 \times 2 &= 0.72 \end{aligned}$$

$$ii) (204 \cdot 6234)_{10} = (?)_8$$

$$\begin{aligned} 0.6234 \times 8 &= 4.9872 \\ 0.9872 \times 8 &= 7.8976 \\ 0.8976 \times 8 &= 7.1808 \\ 0.1808 \times 8 &= 1.4464 \end{aligned}$$

$$iii) (259 \cdot 122)_{10} = (?)_{16}$$

$$\begin{aligned} 0.122 \times 16 &= 1.952 \\ 0.952 \times 16 &= F.232_{16} \end{aligned}$$



17/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

i) Binary to decimal:

ii) Binary to octal:

$$(11010010)_2 = (?)_8$$

$$(128+64+16+2)+2 = (212)_8$$

$$010 \ 010 \ 010 = 322$$

iii) Binary to Hexadecimal:

$$\begin{array}{cccc} & 1 & 0 & 1 \\ & 0 & 1 & 1 \\ & 1 & 1 & 1 \\ \text{A} & \text{F} & \text{B} & \text{2} \end{array} = (\text{AFB2})_{16}$$

iv) Octal to Binary:

$$(364)_8 = (011110100)_2$$

$$(298)_8$$

∴ Given number is not octal

v) Octal to Hexadecimal:

$$(436)_8 = (11E)_{16}$$

vi) Hex to Binary:

$$(ABC)_{16} = (?)_2$$

$$1010 \ 1011 \ 1100$$

$$(DEF)_{16} = (?)_2$$

$$(675)_{16}$$

17/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

\* Binary addition:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

\* Binary subtraction:

A	B	Difference	Borrow
0	0	0	0
1	0	01	0
1	1	0	0
0	1	10	1

\* Unsigned Binary numbers:

all data is +ve

Range -  $(0-255)_{10}$  or  $(00-FF)_{16}$ 

\* Signed magnitude number:

If data is +ve or -ve, then we use signed magnitude number.

MSB of Signed binary no. is used to represent sign & remaining bits are used to represent magnitude.

Range becomes -127 to 127



20/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

### \* 1's complement:

→ Replace every 0's with 1's & 1's with 0's to get 1's complement.

Ex:  $1010 \xrightarrow{1's\ complement} 0101$   
 $11010111 \rightarrow 00101000$

### \* 2's complement:

→ Add 1 to 1's complement.

$$1010 \rightarrow 0101 + 1 = 0110$$

$$1011 \rightarrow 0100 + 1 = 0101$$

$$10110010 \rightarrow 01001101 + 1 = 01001110$$

### \* Signed Binary number:

Decimal no.	Sign magnitude	2's complement	1's complement
7	0 111	1000	0111
6	0 110	10010	01101
5	0 101	1010	01011
4	0 100	1100	01100
3	0 011	1101	01101
2	0 010	1110	01110
1	0 001	1111	01111
0	0 000	1111	01111
-0	1 000	0111	1000
-1	1 001	0110	1001
-2	1 010	0101	1010
-3	1 011	0100	1011
-4	1 100	0011	1100
-5	1 101	0010	1101
-6	1 110	0001	1110
-7	1 111	0000	1111

20/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_



From 2's complement method, ambiguity associated with +0 & -0 is eliminated. We can represent -8 also using 2's complement.

- Q. Represent +40 & -40 using 2's complement
- $$(40)_{10} = 101000 \Rightarrow 00101000$$
- $$(-40)_{10} = (11011000)_2$$

- Q. Perform following using 1's complement

$$\begin{array}{r} 9 \\ -4 \\ \hline \end{array} \xrightarrow{1's\ complement} \begin{array}{r} 1001 \\ +1001 \\ \hline 1101 \end{array} \rightarrow 45 \quad \boxed{10100} \rightarrow [0101]$$

### \* Subtraction using 1's complement:

→ Take complement of subtrahend / represent -ve no. as complement of 1's.

→ In the result add the MSB to LSB to get the answer.

21/1/25

- Q. Add two no. using signed complement form.

$$A = +7 \quad B = +12$$

$$\begin{array}{r} 0000 \quad 00111 \\ +0000 \quad 1100 \\ \hline 0001 \quad 00101 \end{array} \rightarrow +19$$

$$A = -7 \quad B = +12$$

$$\begin{array}{r} 1000 \quad 0111 \\ +0000 \quad 1100 \\ \hline 1001 \quad 0011 \end{array} \rightarrow -20000 \quad 01.01 \rightarrow -5$$



21/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

$$A = +7, B = -12$$

$$\begin{array}{r} 0000 \quad 0111 \\ 1111 \quad 0100 \\ \hline \overline{1111} \quad 1011 \\ \downarrow 2^5 \text{ complement} \end{array}$$

$$-5 \quad 0000 \quad 101$$

Q. Perform (9-4) using 1's complement.

$$9 \rightarrow 1001$$

$$-4 \rightarrow 1011$$

$$\begin{array}{r} 110100 \\ \downarrow 1 \\ \rightarrow 0101 \rightarrow +5 \end{array}$$

Q. Subtract 9 from 4 using 1's complement

$$0110$$

$$0100$$

$$\begin{array}{r} 101010 \\ \downarrow 1^{\text{st}} \text{ comp} \\ 0101 \rightarrow -5 \end{array}$$

\* Combinational circuit

→ Output depends only on present input

→ Speed is fast

→ Easy to design

→ No feedback

→ Time independent

→ Basic building block: Logic gates

→ Clock independent, hence no triggering required

→ Ex: encoder, decoder, MUX, DEMUX, gates

Sequential circuit

Output depends on previous output

or past input

Speed is slow

Difficult to design

There is feedback

Time dependent

Basic building block:

flip flop

clock dependent, & requires triggering

Ex: flip flop, counter, shift register.

21/1/25

7426

Date \_\_\_\_\_  
Page \_\_\_\_\_

(A symbol)

Name of gate	Boolean expression	Logic operation	Truth table
(IC-7404) 1 HEX INVERTOR	$Y = \bar{A}$	Inverter	$\begin{array}{cc} A & Y = \bar{A} \\ 0 & 1 \\ 1 & 0 \end{array}$
2	$Y = A + B$	Logical addition	$\begin{array}{ccc} A & B & Y = A + B \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{array}$
(IC-7432) 3	$Y = A \cdot B$	Logical multiplication	$\begin{array}{ccc} A & B & Y = A \cdot B \\ 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$
(IC-7400) 4	$Y = \bar{A} \cdot \bar{B}$		$\begin{array}{ccc} A & B & Y = \bar{A} \cdot \bar{B} \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \end{array}$
(IC-7402) 5	$Y = \bar{A} + \bar{B}$		$\begin{array}{ccc} A & B & Y = \bar{A} + \bar{B} \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \end{array}$
(IC-7486) 6	$Y = A \oplus B$ $Y = \bar{A} \cdot B + A \cdot \bar{B}$		$\begin{array}{ccc} A & B & Y = A \oplus B \\ 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$
(IC-7426) 7	$Y = \bar{A} \oplus B$ $Y = (\bar{A} \cdot B + A \cdot \bar{B})$		$\begin{array}{ccc} A & B & Y = \bar{A} \oplus B \\ 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$



Scanned with OKEN Scanner

23/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


De Morgan's theorem:

$$\rightarrow \overline{A \cdot B} = \overline{A} + \overline{B}$$

$$\overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\overline{\overline{A}} = A$$


\* AND gate using NAND gate:




\* NOT gate using NAND gate:



\* OR gate using NAND gate:




\* AND using NOR gate:




23/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


\* NOT using NOR:



\* OR using NOR:




\* Half adder:



Using AND &amp; XOR

Using NOT, AND &amp; OR:



Scanned with OKEN Scanner

23/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


\* Full adder:

A	B	C	sum	carry	XOR	AND
0	0	0	0	0	0	0
0	0	1	1	0	1	0
0	1	0	1	0	1	0
0	1	1	0	1	0	1
1	0	0	1	0	1	0
1	0	1	0	1	0	1
1	1	0	1	1	0	1
1	1	1	1	1	1	1


XNOR OR

$$\begin{aligned} \text{Sum} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ &= C(\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B}) \end{aligned}$$

$$\begin{aligned} \text{Carry} &= \cancel{\bar{A}\bar{B}C} + \cancel{A\bar{B}C} + \cancel{ABC} \\ &= \cancel{A}(\bar{B} + \bar{C} + BC) = \bar{A}\bar{B} \\ &= \bar{A}BC + \bar{A}\bar{B}C + ABC + A\bar{B} \\ &= C(\bar{A}\bar{B} + AB) + AB(\bar{C} + C) \end{aligned}$$



24/11/25


Date \_\_\_\_\_  
Page \_\_\_\_\_

\* Half subtractor:

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	10	0

$$\text{Diff} = \bar{A}B + A\bar{B} = A \oplus B$$

$$\text{Borrow} = \bar{A}B$$




Scanned with OKEN Scanner

24/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

\* Implement half subtractor using only basic gates



\* Full subtractor:

A	B	C	Diff	Borrow
1	0	0	0	0
0	0	1	1	1
0	1	0	1	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

$$\text{Diff} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{C}(\bar{A}B + \bar{A}\bar{B}) + C(\bar{A}\bar{B} + AB)$$

$$\text{Borrow} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + ABC$$

$$= \cancel{\bar{A}BC(A+A)} + \bar{A}(\bar{B}C + B\bar{C})$$

$$= AB(\bar{C} + C) + C(\bar{A}\bar{B} + AB)$$

24/11/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

\* 2-variable K-map:



	B	B
A	0	1
0	1	0
1	0	1

Take 0's minterm (m) → S.O.P. (sum of products)  $\Sigma m$

Take 1's maxterm (M) → P.O.S. (products of sum)  $\Pi M$



\* 3-variable K-map:

	BC	00	01	11	10
A	0	0	1	3	2
1	1	4	5	7	6

\* 4-variable K-map:

	CD	AB	00	01	11	10
00	0	1	0	1	3	2
01	1	0	4	5	7	6
11	0	1	2	3	1	0
10	1	0	12	13	15	14



Scanned with OKEN Scanner

so/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

## \* Karnaugh map (K-map):

Grey code:

$$Y = ABC + AC + BC$$

i) Single

$$Y = (A+B+C)(A+C)(B+C)$$

ii) Pair

iii) Quad

iv) Oct

SOP

POS

 $\Sigma$  $\Pi C$ 

0 is bar

1 is bar

$$Q. Y = F(A, B) = \bar{A}\bar{B} + AB + \bar{A}B$$

$$= \bar{A}(B+\bar{B}) + AB$$

$$= \bar{A} + AB$$

$$\cancel{AB} + B(\cancel{A+A})$$

$$\cancel{AB} + B$$

$\bar{A}$	$\bar{B}$	$B$
0	1	1
1	1	0

$$Y = \bar{A} + B$$

$$Q. Y = F(A, B) = \Sigma_m(0, 1, 2)$$

$\bar{A}$	$\bar{B}$	$B$
0	1	1
1	1	0

$$Y = \bar{A} + \bar{B}$$

30/1/25

$$Q. Y = f(X, Y, Z) = \bar{X}\bar{Y}\bar{Z} + \bar{X}YZ + XY\bar{Z} + X\bar{Y}Z + XYZ$$

$X$	$\bar{Y}Z$	$\bar{Y}Z$	$YZ$	$YZ$	$\bar{Y}\bar{Z}$
0	00	01	11	10	11
1	11	10	01	00	00

$$Y = \bar{Y}\bar{Z} + X\bar{Y} + Y\bar{Z} = \cancel{\bar{X}\bar{Y}\bar{Z}} + \cancel{\bar{X}Y} + \cancel{XY\bar{Z}}$$

~~$\cancel{X\bar{Y}}$~~

$$= \bar{Z}(Y+\bar{Y}) + X\bar{Y} = \bar{Z} + X\bar{Y}$$

$$Q. Y = f(A, B, C) = \Sigma_m(0, 1, 2, 3, 5, 7)$$

$A$	$\bar{B}C$	$\bar{B}C$	$BC$	$BC$
0	00	01	11	10
1	11	10	01	00

$$Y = \bar{A} + \bar{C} + b + \bar{b} + ab + \bar{ab}$$

$$Y = f(a, b) = \Pi M(0, 1, 3)$$

$$a b \quad 0 \quad 1$$

$a$	$b$	0	1
0	00	01	11
1	11	10	01

$$Y = (ab)$$

$$Q. Y = f(a, b) = (\frac{1}{a})(\frac{1}{b}) + (\frac{1}{a+b})(\frac{1}{a+b})$$

$a$	$b$	0	1
0	00	01	11
1	11	10	01

$$(\bar{a}\bar{b}\bar{a} + \bar{a}\bar{b}\bar{b})$$

$$Y = \cancel{(ab)}(a)(b)$$

$$\bar{a}\bar{b} + \bar{a}b$$

$$a\bar{b} + \bar{a}b$$



Scanned with OKEN Scanner

30/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

31/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

Q.  $y = f(p, q, r) = \text{TC M}(0, 2, 4)$

$p\bar{q}$	$qr$	$\bar{q}\bar{r}$	$\bar{q}r$	$q\bar{r}$
00	01	11	10	01
$p\bar{q}$	0	1	1	0
$\bar{p}q$	1	0	0	1

$$\therefore Y = (\cancel{q+r})(p+r)(\cancel{q+r})$$

Q.  $y = f(a, b, c, d) = \sum m(1, 5, 6, 7, 11, 12, 13, 15)$

$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$
00	01	11	10	00
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
$a\bar{b}$	12	13	15	14
$ab$	8	9	11	10

$$\therefore Y = acd + \bar{a}bc + \bar{a}\bar{c}d + ab\bar{c}$$

$$= a(cdt + b\bar{c}) + \bar{a}(bc + \bar{c}d)$$

Q.  $A = f(w, x, y, z) = \text{TC M}(1, 3, 4, 6, 9, 11, 12, 14)$

$w\bar{x}$	$y\bar{z}$	$\bar{y}z$	$yz$	$\bar{y}\bar{z}$
00	01	11	10	00
$w\bar{x}$	0	1	2	1
$wx$	0	5	7	0
$wx$	0	12	14	15
$w\bar{x}$	8	10	0	0

$$A = Y = (\bar{x}+z)(x+\bar{z})$$

$$(11)(10) = 1$$

Q. minimize following expression using K-map & realize it using basic gates:

$$(Y) = \sum m(1, 2, 9, 10, 11, 14, 15)$$

$$\text{Let } f(a, b, c, d) = Y$$

$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$
00	01	11	10	00
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
$a\bar{b}$	12	13	15	14
$ab$	8	9	11	10

$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$
00	01	11	10	00
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
$a\bar{b}$	12	13	15	14
$ab$	8	9	11	10

$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$
00	01	11	10	00
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
$a\bar{b}$	12	13	15	14
$ab$	8	9	11	10


$\bar{a}\bar{b}$	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$
00	01	11	10	00
$\bar{a}\bar{b}$	0	1	3	2
$\bar{a}b$	4	5	7	6
$a\bar{b}$	12	13	15	14
$ab$	8	9	11	10

$$Y = (b\bar{c}\bar{d}) + (\bar{a}\bar{c}) + (b\bar{c}d)$$

$$= (B\bar{C}\bar{D}) + (\bar{A}\bar{C}) + (B\bar{C}D) = (\bar{B}\bar{C}D) + (AC) + (\bar{B}C\bar{D})$$

$$= \bar{B}(\bar{C}D + C\bar{D}) + AC$$

$$= \bar{B}(C + D) + AC = \bar{B}(C \oplus D) + AC$$



$$= (\bar{B}\bar{C}D + C\bar{D}) + AC$$

$$= \bar{B}(C + D) + AC$$

$$= \bar{B}(C \oplus D) + AC$$

$$A = Y = (\bar{x}+z)(x+\bar{z})$$

$$(11)(10) = 1$$



Scanned with OKEN Scanner

3/1/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

Q. Reduce given Boolean expression using K-map.

method:

$$f(A, B, C, D) = \Sigma_m(0, 1, 2, 4, 5, 7, 8, 10, 11, 13, 15)$$

	$\bar{A}B$	$AB$	$AC$	$CD$	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}B$	00	1	0	0	1	1	0	1
$AB$	01	1	1	0	1	0	1	1
$AC$	10	0	1	1	1	1	1	0
$CD$	11	1	0	1	0	0	1	1

$$\cancel{(AC)} + \cancel{(BD)} + \cancel{(BCD)} + \cancel{(ABC)}$$

$$Y = (\bar{A}\bar{C}) + (\bar{B}\bar{D}) + (BD) + (\bar{A}\bar{B}\bar{C}\bar{D})$$

$$= \cancel{(\bar{A}\bar{C})} + \cancel{(\bar{B}\bar{D})} + \cancel{(BD)} + \cancel{(\bar{A}\bar{B}\bar{C}\bar{D})}$$

Q. Draw structure of 4-variable K-map &amp; minimize the following expression.

$$F(A, B, C, D) = \Sigma_m(0, 2, 7, 10, 15) + \Sigma_d(3, 14)$$


	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}B$	00	01	11	10
$AB$	00	1	X	12
$AC$	01	5	17	6
$CD$	11	12	13	15
$\bar{A}B$	10	8	9	11

$$Y = \bar{A}\bar{B}\bar{D} + BCD + AC\bar{D}$$

4/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

11XX - NO
111-X- = Yes
1XXX - NO




$$Q. f(a, b, c, d) = \Sigma_m(0, 1, 2, 8, 14, 15) + \Sigma_d(3, 4, 12, 13)$$

	$\bar{a}b$	$\bar{c}d$	$\bar{c}\bar{d}$	$cd$	$c\bar{d}$	$\bar{c}\bar{d}$
$\bar{a}b$	1	1	X	1		
$ab$	X					
$ac$		X	X	1	1	
$cd$	1					

$$Y = \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + abc + ac\bar{d}$$

$$= \bar{a}\bar{b}(\bar{c} + c) + abc + ac\bar{d}$$

$$Y = \bar{a}\bar{b} + abc + ac\bar{d}$$




Scanned with OKEN Scanner


12/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

## \* Multiplexers & Demultiplexers:



→ Multiplexer is also called as 'Data selector'



## 4:1 MUX

	$S_0$	$S_1$	$Y$
$D_0$	M	0	$D_0$
$D_1$	U	0	$D_1$
$D_2$	X	1	$D_2$
$D_3$	(4:1)	1	$D_3$
$S_0, S_1$			


7/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


Q. Design & implement following expression using single 8:1 MUX.

$$Y f(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$

$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
A	①	②	③	④	⑤	⑥	⑦
$\bar{A}$	⑧	⑨	10	11	12	13	14
1	$\bar{A}$	A	A	$\bar{A}$	0	1	0



## \* DEMUX:




Scanned with OKEN Scanner

7/2/25


7/2/25

→ It receives data or information in a single line & transmit the information to one of the  ~~$2^n$~~  possible output lines.


1:4 DEMUX:



I/p	Select line		Output			
	S <sub>1</sub>	S <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0



Encoder:




Encoder has  $n$  number of I/p lines &  $m$  no. of O/P lines. ( $n = 2^m$ )  
If  $n = 8$  then  $m = 3$ .

Types of encoders:

- Decimal to BCD
- Octal to binary
- Priority encoder

Octal to binary encoder:

→ Octal means 8 no. of inputs & 3 output lines.



7/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


Inputs

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	-1	0	0	0	1	0	0
0	0	0	0	0	-1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

$$B_0 = D_1 + D_3 + D_5 + D_7$$

$$B_1 = D_2 + D_3 + D_6 + D_7$$

$$B_2 = D_4 + D_5 + D_6 + D_7$$




7/2/25

\* Decoder:


→ It is a combinational circuit.

→ It is identical to DEMUX without any data input.

→ Ex: 2:4 line decoder.



I/P		O/P			
A	B	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



Scanned with OKEN Scanner

13/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


13/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_


### Features of 8086:

- 16-bit processor (operates on 16-bit data)
- The 20-bit address line; can access  $2^{20} = 1\text{MB}$  locations.
- It is pipelined processor.  
(Pipelining is fetching one instruction from memory while executing this instruction side by side, it will fetch next instruction thus saving time.)
- Operating frequency is 5MHz - 10MHz

### Architecture of 8086:



### Memory Segmentation



$$\text{P.A.} = \text{segment address} \times 10_{\text{H}} + \text{offset address}$$

$$\text{C.S.} = 1000_{\text{H}} \text{ & I.P.} = 2345_{\text{H}} \text{ Find P.A.}$$

→ Soln:

$$\begin{aligned}\text{P.A.} &= \text{seg. seg.} \times 10_{\text{H}} + \text{offset addres.} \\ &= 1000 \times 10 + 2345 \\ &= 12345_{\text{H}}\end{aligned}$$




Scanned with OKEN Scanner

25/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

Flag registers: (8086)



O - Overflow

D - Direction

I - Interrupt enable

T - Trap

S - Sign

Z - Zero

A - Auxiliary carry

P - Parity

C - Carry

Flags

## Q \* Addressing modes

### i) Direct addressing:

→ Addressing mode helps us to understand the type of operands & the way they are accessed while executing an instruction.

### ii) Immediate addressing:

→ MOV AX, 10AB<sub>H</sub>

→ MOV AL, 45<sub>H</sub>

Immediate data is part of the instruction & appears in the form of successive bytes or bytes.

But because no memory is referenced.

25/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

### ii) Direct addressing mode:

→ 16-bit memory address is directly specified in the instruction.

Exn: MOV AX, [5000<sub>H</sub>]

### iii) Register addressing mode:

→ Data is stored in register, it can be 8-bit or 16-bit register. All registers are used in this mode (except IP).

→ MOV AL, BL & MOV AX, BX

### iv) Register indirect addressing mode:

→ Address of memory location which contains data or operand is determined in indirect way using offset registers.

→ MOV AX, [BX]

### v) Indexed addressing mode:

→ MOV AX, [SI]

→ Address is stored in one of the index registers either SI or DI. [Default segment for SI & DI is DS]

### vi) Register relative addressing mode:

→ MOV AX, 50<sub>H</sub> [BX]

### vii) Base plus index addressing mode:

→ MOV AX, [BX] [SI]

### viii) Base relative + indexed addressing mode:

→ MOV AX, [BX] [SI] 40<sub>H</sub>



27/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

## Data Representation (Arithmetic algorithm)

Date \_\_\_\_\_  
Page \_\_\_\_\_

ix) Implicit addressing mode:

- CMA -
- Instruction knows from where instruction has to access data.
- CMA is complement contents of accumulator.

27/2/25

The number 23.678 is a decimal number with a fractional part & an integer part.

23.678

$$2 \times 10^1 + 3 \times 10^0 + 6 \times 10^{-1} + 7 \times 10^{-2} + 8 \times 10^{-3}$$

Similarly, a very large or a very small number can be represented using mantissa & exponent part

$$1234567.89 = 1.23456789 \times 10^6 \leftarrow \text{exponent}$$

↑  
mantissa

It can be seen that the position of the radix point in the number varies according to the significant digit of the number but still computer must be able to adjust automatically, hence they are known as floating point numbers.

In case of numbers where position of radix remains the same, they are termed as fixed point numbers. The decimal numbers shown above are adjusted to have only one significant digit before the radix point. These numbers are said to be normalized.

Exponent - It indicates the current decimal location. The number after radix point is called mantissa.




27/2/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

27/2/25


\* ANSI / IEEE standard for floating point number:

i) Single precision format for IEEE: (32-bit)



$$E' = E + 127$$

ii) Double precision format



$$E' = E + 1023$$

Q. Represent  $(1.259 \cdot 125)_{10}$  in single & double precision format.


$$\begin{array}{r} \xrightarrow{\text{Step 1}} 1.259 \\ \times 2^0 \\ \hline 2.518 \\ \times 2^0 \\ \hline 5.376 \\ \times 2^0 \\ \hline 1.075 \\ \times 2^0 \\ \hline 2.150 \\ \times 2^0 \\ \hline 4.300 \\ \times 2^0 \\ \hline 8.600 \\ \times 2^0 \\ \hline 1.720 \\ \times 2^0 \\ \hline 3.440 \\ \times 2^0 \\ \hline 6.880 \\ \times 2^0 \\ \hline 1.376 \\ \times 2^0 \\ \hline 2.752 \\ \times 2^0 \\ \hline 5.504 \\ \times 2^0 \\ \hline 1.100 \\ \times 2^0 \\ \hline 2.200 \\ \times 2^0 \\ \hline 4.400 \\ \times 2^0 \\ \hline 8.800 \\ \times 2^0 \\ \hline 1.760 \\ \times 2^0 \\ \hline 3.520 \\ \times 2^0 \\ \hline 7.040 \\ \times 2^0 \\ \hline 1.408 \\ \times 2^0 \\ \hline 2.816 \\ \times 2^0 \\ \hline 5.632 \\ \times 2^0 \\ \hline 1.1264 \\ \times 2^0 \\ \hline 2.2528 \\ \times 2^0 \\ \hline 4.5056 \\ \times 2^0 \\ \hline 9.0112 \\ \times 2^0 \\ \hline 1.80224 \\ \times 2^0 \\ \hline 3.60448 \\ \times 2^0 \\ \hline 7.20896 \\ \times 2^0 \\ \hline 1.441792 \\ \times 2^0 \\ \hline 2.883584 \\ \times 2^0 \\ \hline 5.767168 \\ \times 2^0 \\ \hline 1.153432 \\ \times 2^0 \\ \hline 2.306864 \\ \times 2^0 \\ \hline 4.613728 \\ \times 2^0 \\ \hline 9.227456 \\ \times 2^0 \\ \hline 1.8454912 \\ \times 2^0 \\ \hline 3.6909824 \\ \times 2^0 \\ \hline 7.3819648 \\ \times 2^0 \\ \hline 1.47639296 \\ \times 2^0 \\ \hline 2.95278592 \\ \times 2^0 \\ \hline 5.90557184 \\ \times 2^0 \\ \hline 1.181114368 \\ \times 2^0 \\ \hline 2.362228736 \\ \times 2^0 \\ \hline 4.724457472 \\ \times 2^0 \\ \hline 9.448914944 \\ \times 2^0 \\ \hline 1.8897829888 \\ \times 2^0 \\ \hline 3.7795659776 \\ \times 2^0 \\ \hline 7.5591319552 \\ \times 2^0 \\ \hline 1.5118263904 \\ \times 2^0 \\ \hline 3.0236527808 \\ \times 2^0 \\ \hline 6.0473055616 \\ \times 2^0 \\ \hline 1.20946111232 \\ \times 2^0 \\ \hline 2.41892222464 \\ \times 2^0 \\ \hline 4.83784444928 \\ \times 2^0 \\ \hline 9.67568889856 \\ \times 2^0 \\ \hline 1.93513777912 \\ \times 2^0 \\ \hline 3.87027555824 \\ \times 2^0 \\ \hline 7.74055111648 \\ \times 2^0 \\ \hline 1.548110223296 \\ \times 2^0 \\ \hline 3.096220446592 \\ \times 2^0 \\ \hline 6.192440893184 \\ \times 2^0 \\ \hline 1.238488176368 \\ \times 2^0 \\ \hline 2.476976352736 \\ \times 2^0 \\ \hline 4.953952705472 \\ \times 2^0 \\ \hline 9.907905410944 \\ \times 2^0 \\ \hline 1.9815810821888 \\ \times 2^0 \\ \hline 3.9631621643776 \\ \times 2^0 \\ \hline 7.9263243287552 \\ \times 2^0 \\ \hline 1.58526486575104 \\ \times 2^0 \\ \hline 3.17052973150208 \\ \times 2^0 \\ \hline 6.34105946300416 \\ \times 2^0 \\ \hline 1.26821189260832 \\ \times 2^0 \\ \hline 2.53642378521664 \\ \times 2^0 \\ \hline 5.07284757043328 \\ \times 2^0 \\ \hline 1.01456951408656 \\ \times 2^0 \\ \hline 2.02913902817312 \\ \times 2^0 \\ \hline 4.05827805634624 \\ \times 2^0 \\ \hline 8.11655611269248 \\ \times 2^0 \\ \hline 1.623311224938496 \\ \times 2^0 \\ \hline 3.246622449876992 \\ \times 2^0 \\ \hline 6.493244899753984 \\ \times 2^0 \\ \hline 1.2986489799507968 \\ \times 2^0 \\ \hline 2.5972979599015936 \\ \times 2^0 \\ \hline 5.1945959198031872 \\ \times 2^0 \\ \hline 1.03891918396063744 \\ \times 2^0 \\ \hline 2.07783836792127488 \\ \times 2^0 \\ \hline 4.15567673584254976 \\ \times 2^0 \\ \hline 8.31135347168509952 \\ \times 2^0 \\ \hline 1.6622706943700199 \\times 10^1 \\ \hline \end{array}$$

Step 2:  $1.0011101011001 \times 2^{10}$

$$E = 102127 = 137$$

$$E' = (10001001)_2$$

Step 3:



$$E' = 10 + 1023 = 1033$$

$$E' = (10000001001)_2$$

$$2^{1033} 1$$

$$2^{516} 0$$

$$2^{258} 0$$

$$2^{129} 1$$

$$2^{64} 0$$

$$2^{32} 0$$

$$2^{16} 0$$

$$2^8 0$$

$$2^4 0$$

$$2^2 0$$


$$1 1$$



Scanned with OKEN Scanner

27/2/25

\* Multiplication method (CAG method):



27/2/25

$$B = 0100, Q = 0101, C = 0, A = 0$$

C	A	g	Count	Remarks
0	0000	0101	4	Initialize add
	+ 0100	g <sub>3</sub> g <sub>2</sub> g <sub>1</sub> g <sub>0</sub>		
0	0100	0101	3	Shift
	+ 0010	g <sub>3</sub> g <sub>2</sub> g <sub>1</sub> g <sub>0</sub>		
0	0001	0010	2	Shift
	+ 0100	g <sub>3</sub> g <sub>2</sub> g <sub>1</sub> g <sub>0</sub>		
0	0101	0001	1	Add Shift
	+ 0010	g <sub>3</sub> g <sub>2</sub> g <sub>1</sub> g <sub>0</sub>		
10	0001	0100	0	Shift
	+ 0001	g <sub>3</sub> g <sub>2</sub> g <sub>1</sub> g <sub>0</sub>		
C	A	g		
0	0001	0100	→ 20	


Drawback of CAG:

Does not work appropriately for negative numbers.



Scanned with OKEN Scanner

18/3




4/3/25

## Division of Integers:

$$\text{Q: } 219/6 \rightarrow \begin{array}{r} 11011011 \\ 110 \end{array}$$

$$\begin{array}{r} 1000100 \\ 110 ) 11011011 \\ 110 \\ \hline 000110 \\ 110 \\ \hline 00011 \end{array}$$

## a) Pseudo code division algorithm:



2 4/3/25

Page \_\_\_\_\_

Date \_\_\_\_\_  
Page \_\_\_\_\_

Q. Divide following unsigned numbers using  
registering division method


i)  $8 \div 3$

$Q = 8 \rightarrow 1000$

$M = 3 \rightarrow 0011$

$1000$

$0011$



$(M+1 = 8)$  no. of digits

$Q = 1000$

$M = 0011$

$A = 0000$

count = 4

A	Q	Count	Remarks
00000	1000	4	Initialize
00001	0000		Shift left
+11101			$A \leftarrow A - M$
11110			
+00011			
00001	0000	3	$A < A + M, Q_0 = 0$
00010	000		Shift left
+11101			$A \leftarrow A - M$
11111			
+00011			
00010	00000	2	$A < A + M, Q_0 = 0$
00100	0000		Shift left
+11101			$A \leftarrow A - M$
00001	0000		
00001	0001	1	$Q_0 = 1$

4/3/25

00010	0010	Shift left
+11101		
11111	0010	$A \leftarrow A - M$
+00011		
00010	0010	
+00010		
00000	0010	$Q = 0010$
+00010		
00000	0000	$Q_0 = 0$

ii)  $17 \div 3$

$Q = 17 = 10001$

$M = 3 \rightarrow 00001$

$-M = 11101$

A	Q	Count	Remarks
000000	10001	5	Initialize
000001	00010		Shift left
+11101			
11110	00010		$A < A - M$
+000011			
000001	00010	4	$A < A + M, Q_0 = 0$
000010	00100		Shift left
+11101			
11111	00100		$A < A - M$
+000011			
000010	00100	3	$A < A + M, Q_0 = 0$
000100	01000		Shift left
+11101			
11111	01000		$A < A - M$
+000011			
000001	01000	2	$A < A + M, Q_0 = 1$
000000	01000		Shift left
+11101			
11111	01000		$A < A - M$
+000011			
000000	01000	1	$Q_0 = 1$



Scanned with OKEN Scanner

4/3/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

$$\begin{array}{r}
 000101 \\
 +100000 \\
 \hline
 001100 \\
 010000 \\
 \hline
 010001 \\
 +111101 \\
 \hline
 001110 \quad 000000
 \end{array}
 \quad
 \begin{array}{r}
 10000 \\
 -10000 \\
 \hline
 00000
 \end{array}
 \quad
 \begin{array}{l}
 A \leftarrow A + M, g_0=0 \\
 \text{Shift left}
 \end{array}$$

$$\begin{array}{r}
 000010 \quad 10010 \\
 +111101 \\
 \hline
 111111 \\
 +000011 \\
 \hline
 000010 \quad 10010 \quad 1 \\
 A \leftarrow A + M, g_0=0 \\
 \text{Shift left}
 \end{array}
 \quad
 \begin{array}{r}
 10010 \\
 -10010 \\
 \hline
 00000
 \end{array}
 \quad
 \begin{array}{l}
 A \leftarrow A - M \\
 g_1=1
 \end{array}$$

$$g = 0101 = 5 \quad R = 0010 = 2$$

Compare between restoring & non-restoring

Restoring

- i) Needs restoring of register A if the result of subtraction is -ve.

- ii) In each cycle, content of register A is first shifted left then the divisor is subtracted from it ( $A - M$ )

Non-restoring

- i) Does not require restoring.

- ii) In each cycle, content of A is first shifted left then divisor is added or subtracted with content of A depending upon sign of A.


4/3/25

Date \_\_\_\_\_  
Page \_\_\_\_\_

- iii) Does not require the restoring of remainder.
- iv) Slower algorithm.

- iii) Needs restoring of the remainder if remainder is -ve.
- iv) Faster algorithm.

Non-restoring division:



7/3/25

7/3/25

Q. Using Non-restoring algorithm divide 11 by 3.

$$11 \div 3$$

$$Q = 1011 \quad M = 00011$$

$$+ M = 11101$$

A	Q	Count
00000	1011	4
00001	011	
+11101		
11110	0110	3
11100	1100	
+00011		
11111	1100	2
11111	1000	
+00011		
00010	1000	
00010	10011	
00101	0010	
+11101		
00010	0010	
00010	00111	0
Remainder:	0	Quotient

Initialization

Shift left

$A \leftarrow A - M$

$Q_0 = 0$

Shift left

$A \leftarrow A + M$

$Q_0 = 0$

Shift left

$A \leftarrow A + M$

$Q_0 = 1$

Shift left

$A \leftarrow A - M$

$Q_0 = 1$

Shift left

$A \leftarrow A + M$

$Q_0 = 0$

Shift left

$A \leftarrow A + M$

$Q_0 = 0$

Shift left

$A \leftarrow A + M$

$Q_0 = 0$

Q.

Using non-restoring algorithm, divide 12 by 3.

$$Q = \text{_____} 1100$$

$$M = 00011$$

$$- M = \text{_____} 11101$$

A	Q	Count	Remarks
00000	1100	4	Initialize
00001	1000		Shift left
+11101			$A \leftarrow A - M$
11110	1001	3	$Q_0 = 0$
11101	00011		Shift left
+00011			$A \leftarrow A + M$
00000	00011	2	$Q_0 = 1$
00001	0100		Shift left
+11101			$A \leftarrow A - M$
11110	0010	1	$Q_0 = 0$
11101	0100		Shift left
+00011			$A \leftarrow A + M$
00000	0100	0	$Q_0 = 0$
00000	0000	Quotient	$A \leftarrow A + M$
00000	0000	(0)	Remainder
00000	0000	(4)	Quotient

7/3/25

18/3/25

Q.

$$8 \div 5$$

$$\begin{array}{r} Q = 1000 \\ M = 00101 \\ - M = 11010 \\ \hline \end{array}$$

A	Q	Count	Remarks
00000	1000	4	Initialise
00001	0000		Shift left
+11011			$A \leftarrow A - M$
11100	0000	3	$Q_0 = 0$
11000	0000		Shift left
+00101			$A \leftarrow A + M$
11101	0000	2	$Q_0 = 0$
11010	0000	1	Shift left
+00101			$A \leftarrow A + M$
11111	0000	1	$Q_0 = 0$
11110	0000		Shift left
+00101			$A \leftarrow A + M$
00011	0000		
00011	0000	0	$Q_0 = 1$
R = 3	Q = 1		

## Difference between SRAM & DRAM:

SRAM	DRAM
i) Static RAM	i) Dynamic RAM
ii) FLIP FLOP	ii) Capacitor
iii) Not required requires refreshing circuit	iii) requires refreshing circuit
iv) More space on chip	iv) Less space on chip
v) Bit density is less	v) Bit density is more
vi) Fast	vi) Slow
vii) Costly	vii) Cheaper
viii) Used in cache	viii) Used in main memory


$w_1, w_2, w_3, w_4$	$B_0$
	$B_1$ 128 words
	4
	32 block
	$2^5 = 32$
$w_{124}, w_{125}, w_{126}, w_{127}$	$B_2$ $2^7 = 128$
	Main memory
	$\xrightarrow{\text{Block no.}} \xrightarrow{\text{Block offset}}$
	$\xleftarrow{5} \xrightarrow{2} \xleftarrow{2} \xrightarrow{1}$

i) Direct method:  $R \bmod n$

	Cache line $L_0$	Cache line $L_1$	Cache line $L_2$	Cache line $L_3$	Cache	Block offset
$0 \bmod 4 = 0$	$B_0$	$B_4$	$B_8$			16 words = 4
$1 \bmod 4 = 1$	$B_1$	$B_5$				4
$2 \bmod 4 = 2$	$B_2$	$B_6$				7
$3 \bmod 4 = 3$	$B_3$					3
						TAG Line no.

18/3/25

→ In cache & memory, word is accessed by



$$0 \bmod 4 = 0$$

$$1 \bmod 4 = 1$$

$$2 \bmod 4 = 2$$

TAG tells us which block is stored in the cache line. (Disadvantage - Cache conflict)

i) Associative Mapping:  $k \bmod n$

$\omega_0$	$\omega_1$	$\omega_2$	$\omega_3$	$B_0$
				$B_1$
				$128 = 32$
				$4$

Main memory

$L_0$	$B_0$	$B_1$
$L_1$	$B_0$	$B_1$
$L_2$	$B_0$	
$L_3$		

Cache memory:



Advantage: Resolves cache conflicts (direct map)

Disadvantage: Requires time for searching.


20/3/25

iii) Set associative mapping: (k set associative mapping)

$k \bmod n$	$\omega_0$ $\omega_1$ $\omega_2$ $\omega_3$	$B_0$
Block no.		$B_1$
Line no.		$2^7 = 128$ bits
		$128 = 32 = 2^5$

$\omega_{124} \omega_{125} \omega_{126} \omega_{127}$

Main memory



Advantages:

- Better flexibility.
- Search is limited


Disadvantages:

- Costly




20/3/25

Q. Consider a cache consisting of 256 blocks of 16 words each for a total of 4096 words. Assume that main memory is addressable by  $(4 \times 2^{10}) \Rightarrow 2^{12}$  16 bit address. It consists of 16 blocks. How many bits are there in each of tag, block / set & word fields for different mapping techniques?




$$\text{Word} = 2^4 = 16 \text{ bits}$$


i) Direct mapping:



ii) Associative mapping



iii) Assume 2 set associative mapping




20/3/25

\* Cache coherency:

Whenever a new block is brought into the cache, the old block is flushed into memory. This is done by checking if it is known as 'dirty bit' / 'altered bit' / 'changed bit'. If this bit is 1 it indicates cache block is altered so the block is to be copied back to the memory.

There are times when two copies are not the same. This inconsistency is known as cache coherency problem.

Associative memory: Content based




Scanned with OKEN Scanner

21/3/25


- The time required to find an object stored in memory can be reduced considerably if objects are selected based on their contents not on their locations.
- A memory unit accessed by the content is called as associative memory.
- This type of memory is accessed simultaneously & in parallel.

\* Inter-leaved memory:




21/3/25

- Main memory is divided into a ~~fixed~~ number of memory modules. If addresses are arranged such that the successive words in address space are placed in different modules:
  - Most of the times, CPU accesses consecutive memory location. In such situations address will be to the different modules.
  - Since these modules can be accessed in parallel, the average access time of fetching a word from the main memory can be reduced.



Scanned with OKEN Scanner

## Processor Organization & Architecture



- Fetch
- Decode
- Execute

→ The processor unit when combined with control unit that supervises the sequence of micro operation is called CPU.

General purpose register

Data register, address register, segment register, index register & stack pointer

Control, status register

Program counter

Instruction register

MAR (Memory address register)

MDR (Memory data register)

## Instruction format:

It defines the layout of the bits of an instruction. An instruction format must include an ~~fixed~~ opcode if zero or more operands in one of the addressing modes.

### Instruction class

### Example

Three address

ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

Two address

ADD R<sub>1</sub>, R<sub>2</sub>


One address

ADD R<sub>1</sub>


Zero address

ADD

## Basic instruction cycle:



## Instruction cycle with interrupt:



27/3/25

27/3/25

- \* Instruction & Instruction sequencing:  
 → Instruction must be capable of performing following operation:

i) Data transfer between memory & processor registers.  
 Processor registers are  $R_1, R_2, R_3, \dots$

Address of memory location : LOC PLACE MEMORY

ii) I/O registers are represented by DATAIN/DATAOUT

iii) Content of register or memory location are denoted by placing a square bracket  $R_2 \leftarrow [LOC]$

iv) Perform arithmetic & logic operations on data.

v) Program sequencing & control.

vi) I/O control.

Micro-operation:

Operations executed on data stored in registers


Micro-instruction:

Every bit of a control word stands for a control signal. Each micro-instruction is defined by a set of control signals, these control signals are encoded in a control word & this is called as micro instruction

Micro-program:

A sequence of micro-instruction is called micro program (firmware)

- Q. Explain hard wired control organization.



→ The control unit is implemented using hardware, i.e., gates, flip flops, etc. We need a special digital circuit that uses as inputs, the bits from opcode field in our instructions, bits from the flag register, signals from the bus & signal from the clock. It should produce as outputs the control signal to drive various components in the computer.

→ In hard-wired control unit, we physically connect all of the control lines to actual machine instruction.

→ The instructions are divided up into fields & different bits in the instructions are combined through various digital logic components to drive the control line.


Advantage of hard-wired:

- i) Very fast

Disadvantage of hard-wired:

- i) Difficult to design & modify.

Micro-programmed control organization:



→ A control unit whose binary control variables are stored in memory are called control memory.

→ The control variables at any given time can be represented by strings of 1's & 0's called as control word.

→ Each word in control memory contains micro-instruction within which specifies one or more micro-operations for the system.

→ A sequence of micro-instruction constitute a micro-program.

→ The control memory is assumed to be ROM within which all control information are stored permanently.

CAR - It specifies address of micro-instruction.  
 CDR - It holds micro instruction read from memory.  
 The micro instruction contains a control word that specifies one or more micro operations. Once operation are executed, control must determine next address. Next address may also be a function of external input condition.

Advantage:

- No hardware change



Disadvantage:

- Slow

- | Hardwired  | Micro-programmed                              |
|--|---|
| i) Speed is fast                                 | i) Speed is slow.                             |
| ii) More costly                                  | ii) & cheaper                                 |
| iii) Occurrence of error is more                 | iii) Occurrence of error is less.             |
| iv) Control functions implemented in hardware.   | iv) Control functions implemented in software |
| v) Not flexible                                  | v) More flexible                              |
| vi) Difficult to handle complex instruction set. | vi) Easier to handle complex instruction set. |
| vii) Design is harder                            | vii) Systematic & simple process              |
| viii) Complex decoding & sequencing logic        | viii) Easier decoding & sequencing logic      |
| ix) More chip area                               | ix) Less chip area                            |
| x) Used in RISC processor                        | x) Used in mainframes                         |

9/4/25

## \* Six stage Pipelined architecture:

4 stage  $\rightarrow$  FI, DI, FO, EI5 stage  $\rightarrow$  FI, DI, FO, EI, WB $\rightarrow$  Flow chart:

9/4/25

## \* Six stage pipelined processor timing diagram:

Instruction	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$	$t_{11}$
↓	FI	DI	CO	FO	EI	WB					
2		FI	DI	CO	FO	EI	WB				
3			FI	DI	CO	FO	EI	WB			
4				FI	DI	CO	FO	EI	WB		
5					FI	DI	CO	FO	EI	WB	
6						FI	DI	CO	FO	EI	WB
7							FI	DI	CO	FO	EI
8								FI	DI	CO	FO
9									FI	DI	CO
⋮										FI	DI

No pipeline

$6 \times G = 36$

pipeline:

## Branch in 6 stage pipeline:

	$t_1$	$t_2$	$t_3$	$t_4$	$t_5$	$t_6$	$t_7$	$t_8$	$t_9$	$t_{10}$	$t_{11}$
1	FI	DI	CO	FO	EI	WB					
2		FI	DI	CO	FO	EI	WB				
3			FI	DI	CO	FO	EI	WB			
4				FI	DI	CO	FO	-			
5					FI	DI	CO	-			
6						FI	DI	-			
7							FI	-			
8								FI	DI	CO	FO
											EI
											WB



Scanned with OKEN Scanner

I/O

Date \_\_\_\_\_  
Page \_\_\_\_\_

Reference - William Stallings

Address Line

Data Line

Control Line

I/O Module

peripherals



Scanned with OKEN Scanner