Dynamic Scheduling

ILP Techniques

Technique	Reduces
Forwarding and bypassing	Potential data hazard stalls
Delayed branches and simple branch scheduling	Control hazard stalls
Basic compiler pipeline scheduling	Data hazard stalls
Basic dynamic scheduling (scoreboarding)	Data hazard stalls from true dependences
Loop unrolling	Control hazard stalls
Branch prediction	Control stalls
Dynamic scheduling with renaming	Stalls from data hazards, output dependences, and antidependences
Hardware speculation	Data hazard and control hazard stalls
Dynamic memory disambiguation	Data hazard stalls with memory
Issuing multiple instructions per cycle	Ideal CPI
Compiler dependence analysis, software pipelining, trace scheduling	Ideal CPI, data hazard stalls
Hardware support for compiler speculation	Ideal CPI, data hazard stalls, branch hazard stalls

ACA- ILP -Dynamic Scheduling

- Dynamic Scheduling
 - Special Hardware
 - Re-arrangement of instructions
- Hardware Rearranges
- Advantages
 - eliminating the need to have multiple binaries
 - Handling of unknown at compile time (Mem)
 - Handling of unpredictable delays(Cache M)

ACA-ILP - DS - Techniques

- Dynamic Scheduling
 - Score boarding
 - Tomasulo
 - Hardware Speculation


Review-Score boarding-Stages

- Issue
- Read Operands
- Execution
- Write Results

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU) \leftarrow yes; Op(FU) \leftarrow op; Fi(FU) \leftarrow `D'; Fj(FU) \leftarrow `S1'; Fk(FU) \leftarrow `S2'; Qj \leftarrow Result('S1'); Qk \leftarrow Result(`S2'); Rj \leftarrow not Qj; Rk \leftarrow not Qk; Result('D') \leftarrow FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	∀f(if Qj(f)=FU then Rj(f)← Yes); ∀f(if Qk(f)=FU then Rj(f)← Yes); Result(Fi(FU))← 0; Busy(FU)← No

Review-Scoreboard Connections




Scoreboard Example Cycle 62

Instruction status	<u>.</u>		Read	Executi	Write					
Instruction j	k	Issue	operand	comple	l Resu	<u>l</u> t				
LD F6 34+	R2	1	2	3	4					
LD F2 45+	R3	5	6	7	8		Execut	ion is f	inished	
MULT F0 F2	F4	6	9	19	20		CACCUI	1011 13 1	moned	
SUBD F8 F6	F2	7	9	11	12					
DIVD F10 F0	F6	8	21	61	62					
ADDDF6 F8	F2	13	14	16	22					
Functional unit st	atus			dest	S1	S2	FU for j	FU for k	Fj?	Fk?
Time Nar	ne	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Inte	ger	No								
Mult	t1	No								
Mult	2	No								
Add	I	No								
0 Divi	de	No								
Register result st	tatus									
Clock		F0	F2	F4	F6	F8	F10	F12		F30
62	FU									

Review: Scoreboard

- Limitations of 6600 scoreboard
 - No forwarding
 - Limited to instructions in basic block (small window)
 - Large number of functional units (structural hazards)
 - Stall on WAR hazards
 - Stall on WAW hazards




ACA-ILP - Dynamic Scheduling

- Tomasulo's Approach
 - Overcome the stalls of Score-boarding
 - Anti dependencies
 - Output dependencies
 - Register Renaming
- Register Renaming
 - Reservation Stations- RS fetches and buffers the operand as soon as it is available, eliminating the need to get it from a register.

DIV.D	F0,F2,F4	DIV.D	F0,F2,F4
ADD.D	F6,F0,F8	ADD.D	S,F0,F8
S.D	F6,0(R1)	S.D	S,0(R1)
SUB.D	F8,F10,F14	SUB.D	T,F10,F14
MUL.D	F6,F10,F8	MUL.D	F6,F10,T

FP unit and load-store unit using Tomasulo's alg.



Three Stages of Tomasulo Algorithm

1. Issue—get instruction from FP Op Queue

Stall if structural hazard, ie. no space in the rs. If reservation station (rs) is free, the issue logic issues instr to rs & read operands into rs if ready (Register renaming => Solves WAR). Make status of destination register waiting for this latest instn even if the previous instn writing to this register hasn't completed => Solves WAW hazards.

2. Execution—operate on operands (EX)

When both operands are ready then execute; if not ready, watch CDB for result – Solves RAW

3. Write result—finish execution (WB)

Write on Common Data Bus to all awaiting units; mark reservation station available. Write result into dest. reg. if its status is $r_{\cdot} =>$ Solves WAW.

• CDB: data + source ("come from" bus)

Reservation Station Components

Op—Operation to perform in the unit (e.g., + or –)

Vj, Vk— Value of the source operand.

Qj, Qk— Name of the RS that would provide the source operands. Value zero means the source operands already available in Vj or Vk, or is not necessary.

Busy—Indicates reservation station or FU is busy

Register File Status Qi:

Qi —Indicates which functional unit will write each register, if one exists. Blank (0) when no pending instructions that will write that register meaning that the value is already available.

Instructi	on stat	us			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2					Load1	No			
LD	F2	45+	R3					Load2	No			4
MULTD	F0	F2	F4					Load3	No			200.4
SUBD	F8	F6	F2									2,
DIVD	F10	F0	F6									Nov. 2,
ADDD	F6	F8	F2									
Reservat	tion Sta	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
0			FU									

Instruction	on stat	us			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1				Load1	Yes	34+F	R2	
LD	F2	45+	R3					Load2	No			4
MULTD	F0	F2	F4					Load3	No			2004
SUBD	F8	F6	F2									2,
DIVD	F10	F0	F6									Nov. 2,
ADDD	F6	F8	F2									
Reservat	ion Sta	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Register	result	<u>status</u>										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
1			FU				Load1					

Instructi	on stat	us			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	2-			Load1	Yes	34+	R2	
LD	F2	45+	R3	2				Load2	Yes	45+	R3	4
MULTD	F0	F2	F4					Load3	No			2004
SUBD	F8	F6	F2			A	ssume L	oad take	s 2 cyc	les		2,
DIVD	F10	F0	F6									Nov. 2,
ADDD	F6	F8	F2									
Reservat	ion Sta	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No									
		Add3	No									
	0	Mult1	No									
	0	Mult2	No									
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
2			FU		Load2		Load1					

Instruction	on stat	tus_			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23			Load1	Yes	34+	R2	
LD	F2	45+	R3	2	3-			Load2	Yes	45+	R3	4
MULTD	F0	F2	F4	3				Load3	No			2004
SUBD	F8	F6	F2									Nov. 2,
DIVD	F10	F0	F6									Nov
ADDD	F6	F8	F2									
Reservat	ion St	ations			S1	S2	RS for	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	No		read v	alue						
		Add3	No									
	0	Mult1	Yes	Mult		► R(F4)	Load2					
	0	Mult2	No									
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
3			FU	Mult1	Load2		Load1					

Instruction	on stat	tus_			Execution	Write						
Instruction	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34			Load2	Yes	45+	R3	4
MULTD	F0	F2	F4	3				Load3	No			2004
SUBD	F8	F6	F2	4								2,
DIVD	F10	F0	F6									Nov. 2,
ADDD	F6	F8	F2									
Reservat	ion St	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	Sub	M(A1)			Load2				
	0	Add2	No									
		Add3	No									
	0	Mult1	Yes	Mult		R(F4)	Load2					
	0	Mult2	No									
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
4			FU	Mult1	Load2		M(A1)	Add1				

Instruction	on stat	tus_			Execution	Write						
Instruction	on	j	k	Issue	complete	Result			Busy	Addre	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3				Load3	No			2004
SUBD	F8	F6	F2	4								.2
DIVD	F10	F0	F6	5								Nov. 2,
ADDD	F6	F8	F2									
Reservat	ion St	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	2	Add1	Yes	Sub	M(A1)	M(A2)						
	0	Add2	No									
		Add3	No									
	10	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F 6	F8	F10	F12		F30
5			FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

Instruction	on sta	<u>tus</u>			Execution	Write						
Instruction	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			2004
SUBD	F8	F6	F2	4	6							2,
DIVD	F10	F0	F6	5								Nov. 2,
ADDD	F6	F8	F2	6								
Reservat	ion St	<u>ations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	1	Add1	Yes	Sub	M(A1)	M(A2)						
	0	Add2	Yes	Add		M(A2)	Add1					
		Add3	No									
	9	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
6			FU	Mult1	M(A2)		Add2	Add1	Mult2			

Instruction	on stat	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			2004
SUBD	F8	F6	F2	4	6 7							2,
DIVD	F10	F0	F6	5								Nov. 2,
ADDD	F6	F8	F2	6								
Reservat	ion St	<u>ations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	Yes	Sub	M(A1)	M(A2)						
	0	Add2	Yes	Add		M(A2)	Add1					
		Add3	No									
	8	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
7			FU	Mult1	M(A2)		Add2	Add1	Mult2			

Lec. 7 21

Instructi	on sta	tus_			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						2,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6								
Reservation Stations				S1	S2	RS for j	RS for k					
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	2	Add2	Yes	Add	M1-M2	M(A2)						
		Add3	No									
	7	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
8			FU	Mult1	M(A2)		Add2	M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			200:4
SUBD	F8	F6	F2	4	6 7	8						2,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9							
Reservat	ion St	ations			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
	1	Add2	Yes	Add	M1-M2	M(A2)						
		Add3	No									
	6	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
9			FU	Mult1	M(A2)		Add2	M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9 10							
Reservation Stations				S1	S2	RS for j	RS for k					
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk				
	0	Add1	No									
	0	Add2	Yes	Add	M1-M2	M(A2)						
		Add3	No									
	5	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
10			FU	Mult1	M(A2)		Add2	M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			200:4
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	Reservation Stations				S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
	4	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F 6	F8	F10	F12		F30
11			FU	Mult1	M(A2)	M	1 <mark>-M2+M(</mark>	M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6			Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	eservation Stations				S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
	4	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
12			FU	Mult1	M(A2)	M	1-M2+M(M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6 15			Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	eservation Stations				S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
	0	Mult1	Yes	Mult	M(A2)	R(F4)						
	0	Mult2	Yes	Div		M(A1)	Mult1					
Register	result	status										
Clock				F0	F2	F4	<i>F</i> 6	F8	F10	F12		F30
15			FU	Mult1	M(A2)	M	1-M2+M(M1-M2	Mult2			

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6 15	16		Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5								Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	ion St	<u>ations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	40	Mult2	Yes	Div	M*F4	M(A1)						
Register	result	status										
Clock				F0	F2	F4	F 6	F8	F10	F12		F30
16			FU	M*F4	M(A2)	M	1-M2+M(M1-M2	Mult2			

Lec. 7 28

Instructi	on sta	<u>tus</u>			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6 15	16		Load3	No			2004
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5	17 56							Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	ion St	<u>ations</u>			S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	0	Mult2	Yes	Div	M*F4	M(A1)						
Register	result	status										
Clock				F0	F2	F4	F 6	F8	F10	F12		F30
56			FU	M*F4	M(A2)	M	1-M2+M(M1-M2	Mult2			

Instructi	on sta	tus			Execution	Write						
Instructi	on	j	k	Issue	complete	Result			Busy	Addr	ess	
LD	F6	34+	R2	1	23	4		Load1	No			
LD	F2	45+	R3	2	34	5		Load2	No			4
MULTD	F0	F2	F4	3	6 15	16		Load3	No			200.4
SUBD	F8	F6	F2	4	6 7	8						7,
DIVD	F10	F0	F6	5	17 56	57						Nov.
ADDD	F6	F8	F2	6	9 10	11						
Reservat	servation Stations				S1	S2	RS for j	RS for k				
	Time	Name	Busy	Ор	Vj	Vk	Qj	Qk				
	0	Add1	No									
		Add2	No									
		Add3	No									
		Mult1	No									
	0	Mult2	No									
Register	result	status										
Clock				F0	F2	F4	F6	F8	F10	F12		F30
57			FU	M*F4	M(A2)	M	1-M2+M(M1-M2	result			