

# Final project - Recurrent Unit Circuit Design

---

b05902086 周逸

---

## 1. 設計取捨

- 一開始花了一段時間考慮要把哪些權重主動儲存在 circuit 上面，而因為最後計算的結果是看 AT 值(面積 $\times$ cycle數 $\times$ cycle time)，如果把所有權重資料都存在 circuit 上，雖然會使得總 cycle 數量變很低，但是會導致節省下來的 cycle 數量的倍率跑到面積上面，而這樣會導致 circuit 過大，很難壓 cycle time。因此最後是選擇所有資料都重新讀取。
- 雖然原本以為把  $B_{ih}$  及  $B_{hh}$  放在 Circuit 上可以用少量的 area 換取一些 cycle 數上的節省，但是實際上實作後發現為了存  $B_{ih}$  及  $B_{hh}$  會導致多用了大約一半面積，反而得不償失，而 cycle 數只少了  $\frac{1}{64}$  左右。

## 2. Stage

- 一開始仔細思考之後，會發現基本上只要依照讀六種不同 memory 的位置來切狀態即可完成，並且會在其中的五個狀態中重複循環。

## 3. 乘法器

- 在寫之前就有預想到乘法部分會變成 critical path，而實際用 design compiler 跑下去結果也是如此。因此把一個大乘法拆成多段小的乘法，然後把加總的部分放到下個 cycle 處理，這樣就能壓低 cycle time。

## 4. activation function

- 把乘法壓低後，critical path 就變成了計算 activation function 到傳出結果到 mdata\_w 的這段，因為這段只有半個 cycle 的時間可以運算(其它的運算都是在下次的 posedge 前能計算出結果就好，但是送出的資料則必須要在 negedge 前計算完成)，因此把 activation function 跟送出的部分拆開成兩個階段，雖然會讓總 cycle 數量多大約1%，卻可以讓 cycle time 繼續往下壓，因此這也是個好的優化。

## 5. 合成 Cycle time

- Gate-Level: 4.5 ns
- Transistor-Level: 4.5 ns
  - Ratio: 1.5
  - Density: 0.9

## 6. 結果

- Gate-level results
  - Can you pass gate-level simulation?
    - yes
  - Cycle time that can pass your gate-level simulation:
    - 4.5 ns
  - Total simulation time:
    - 5741605.030 ns
  - Total cell area:
    - 192980.800955  $\mu m^2$
  - Cell area  $\times$  Simulation time:
    - 1108019537456.657  $\mu m^2 \cdot ns$
- Transistor-level results

- Can you pass transistor-level simulation?
  - yes
- Cycle time that can pass your transistor-level simulation:
  - 3.9 ns
- Total simulation time:
  - 4976057.763 ns
- Total cell area:
  - 214514.017  $\mu m^2$
- Cell area  $\times$  Simulation time:
  - 1067434139565.164  $\mu m^2 \cdot ns$

## 7. 截圖

### RTL Pass

```

b5902086@cad29:~/project/RTL6
worklib.testfixture:v <@x16daa25>
  streams: 22, words: 19231
Building instance specific data structures.
Loading native compiled code: ..... Done
Design hierarchy summary:
      Instances Unique
Modules:           2      2
Registers:         60     60
Scalar wires:      6      -
Vectored wires:    5      -
Always blocks:     4      4
Initial blocks:    11     11
Cont. assignments: 0      6
Pseudo assignments: 4      4
Simulation timescale: 10ps
Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v ..... Done
ncsim> source /usr/cad/cadence/INCISIV/cnr/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,DVEXACC: some objects excluded from $dumpvars due to access restrictions, use +access+r on command line for access to all objects.
      File: ./testfixture.v, line = 74, pos = 9
      Scope: testfixture
      Time: 0 FS + 0

-----
START!!! Simulation Start .....
-----

----- S U M M A R Y -----

Congratulations! All data have been generated successfully! The result is PASS!!

-----
Simulation complete via $finish(1) at time 4976056800 PS + 0
./testfixture.v:171      #(*CYCLE/2); $finish;
ncsim> exit

(10.9 s) Tue Jun 09 16:33:36
(3)#-./project/RTL6
(CAD)b5902086@cad29:[0]$

```

### Gate-level Area Report

```

b5902086@cad29:~/project/RTL6
*****
Report : area
Design : RNN
Version: N-2017.09-SP2
Date   : Wed Jun 3 21:11:01 2020
*****
Library(s) Used:

    slow (File: /home/raid7_2/course/cvstd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db)

Number of ports:      98
Number of nets:       15221
Number of cells:      14819
Number of combinational cells: 12130
Number of sequential cells: 2789
Number of macros/black boxes: 0
Number of buf/inv:    1170
Number of references: 181

Combinational area:   119693.857326
Buf/Inv area:         10637.605834
Noncombinational area: 73286.943628
Macro/Black Box area: 0.000000
Net Interconnect area: 1714215.382538

Total cell area:      192980.800955
Total area:           1907196.183492

Hierarchical area distribution
-----
Global cell area      Local cell area
-----
Hierarchical cell    Absolute  Percent  Combi-  Noncombi-  Black-
                    Total      Total    national  national  boxes  Design
-----
RNN                  192980.8010  100.0    119693.8573  73286.9436  0.0000  RNN
-----
Total                119693.8573  73286.9436  0.0000
-----
(17 ms) Tue Jun 09 16:40:46
(10)#-./project/RTL6
(CAD)b5902086@cad29:[0]$ cat syn/RNN_syn.area.rpt

```

## Gate-level Timing Report

```
b5902086@cad29:~/project/RTL6
Endpoint: mul_21_reg[6]
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Des/Clust/Port      Wire Load Model      Library
-----
RNN                  tsmc13_w110          slow

Point              Incr      Path
-----
clock clk (fall edge)      2.25      2.25
clock network delay (ideal) 0.50      2.75
input external delay       0.20      2.95 r
mdata r[5] (in)            0.10      3.05 r
U11805/Y (INVX16)          0.07      3.12 f
U12680/Y (NOR2X1)          0.32      3.44 r
U11695/S (ADDFHX4)          0.44      3.88 f
U11919/Y (NAND2BX4)         0.17      4.06 f
U11918/Y (NAND2X4)          0.11      4.17 r
U11968/Y (NAND2X6)          0.09      4.26 f
U11923/Y (NAND2X4)          0.09      4.34 r
U11922/Y (AND3X8)           0.17      4.51 r
U11921/Y (XOR2X4)           0.13      4.64 f
U11920/Y (OAI2BB2X4)        0.12      4.76 r
mul_21_reg[6]/D (DFFHQX4)   0.00      4.76 r
data arrival time          4.76

clock clk (rise edge)      4.50      4.50
clock network delay (ideal) 0.50      5.00
clock uncertainty          -0.10      4.90
mul_21_reg[6]/CK (DFFHQX4) 0.00      4.90 r
library setup time         -0.14      4.76
data required time         4.76
-----
data required time         4.76
data arrival time          4.76
-----
slack (MET)                0.00

1

(5 ms) Tue Jun 09 16:41:38
(12)#~/project/RTL6
(CAD)b5902086@cad29:[0]$ cat syn/RNN_syn.timing.rpt
```

## Gate-level Pass

```
b5902086@cad29:~/project/RTL6

Warning! Timing violation
$setupholdsetup( posedge CK &&& (flag == 1):6750 PS, negedge D:6509 PS,  0.294 : 294 PS,  -0.145 : -145 PS );
File: ./syn/tsmc13_neg.v, line = 18114
Scope: testfixture.u_RNN.\mul_14_reg[4]
Time: 6750 PS

Warning! Timing violation
$setupholdsetup( posedge CK &&& (flag == 1):6750 PS, negedge D:6610 PS,  0.270 : 270 PS,  -0.094 : -94 PS );
File: ./syn/tsmc13_neg.v, line = 18064
Scope: testfixture.u_RNN.\mul_24_reg[5]
Time: 6750 PS

Warning! Timing violation
$setupholdsetup( posedge CK &&& (flag == 1):6750 PS, negedge D:6622 PS,  0.195 : 195 PS,  -0.117 : -117 PS );
File: ./syn/tsmc13_neg.v, line = 23418
Scope: testfixture.u_RNN.\mul_33_reg[7]
Time: 6750 PS

Warning! Timing violation
$setupholdsetup( posedge CK &&& (flag == 1):6750 PS, negedge D:6525 PS,  0.303 : 303 PS,  -0.156 : -156 PS );
File: ./syn/tsmc13_neg.v, line = 18114
Scope: testfixture.u_RNN.\t_offset_reg[0]
Time: 6750 PS

busy==1

-----
----- S U M M A R Y -----


Congratulations! All data have been generated successfully! The result is PASS!!

-----

Simulation complete via $finish(1) at time 5741605030 PS + 0
./testfixture.v:171          #(' CYCLE/2); $finish;
ncsim> exit

(8 min 49 s) Tue Jun 09 16:51:45
(18)#~/project/RTL6
(CAD)b5902086@cad29:[0]$ ncverilog testfixture.v RNN_syn.v -v syn/tsmc13_neg.v +define+SDF_
```

## ○ Transistor-level Floorplan



The top window shows the Cadence Innovator interface with a transistor-level floorplan. The floorplan is a dense grid of small rectangles representing individual transistors and other circuit components. The right-hand pane shows a hierarchical tree of the design, including Instance, Module, Cell, Blockage, Row, Floorplan, Partition, Power, Overlay, Track, Net, Route, and Layer. The Layer pane shows various metal layers (METAL1 through METAL8) and vias (VIA1 through VIA8) with their respective colors and status.

The bottom window shows a terminal output from the Cadence tool, displaying timing analysis results. The output includes design mode, analysis mode, parasitics mode, and signoff settings. It also shows the calculation of delays in BCW mode, the start of delay calculation (fullDC), and the completion of the timing graph. The final output shows the density of the design (89.962%) and the total CPU time (7.52 sec).

```
# Design Mode: 90nm
# Analysis Mode: MMM Non-OCV
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off
#####
Calculate delays in BCW mode...
calculate delays in BCW mode...
Start delay calculation (fullDC) (4 T). (MEM=2902.43)
AAE DB initialization (MEM=2931.24 CPU=0:00:00.1 REAL=0:00:00.0)
AAE_INFO: Cdb files are:
/home/raid7_2/userb05/b5902086/project/RTL6/layout/RNN_Pre-Plan.dat/libs/mmm/slow.cdb
/home/raid7_2/userb05/b5902086/project/RTL6/layout/RNN_Pre-Plan.dat/libs/mmm/fast.cdb

Total number of fetched objects 15222
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3411.68 CPU=0:00:02.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3308.31 CPU=0:00:04.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:04.0 totSessionCpu=0:19:53 mem=3308.3M)

-----
timeDesign Summary
-----


Setup views included:
av_func_mode_max av_scan_mode_max

-----
| Setup mode | all | reg2reg | default |
-----
| WNS (ns): | 0.596 | 0.960 | 0.596 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 2834 | 2790 | 2832 |
-----

Density: 89.962%

-----
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Reported timing to dir timingReports
Total CPU time: 7.52 sec
Total Real time: 5.0 sec
Total Memory Usage: 3062.171875 Mbytes
```

- Transistor-level Full placement



```

b5902086@cad29:~/project/RTL6/layout
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_w[8]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27): Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 15222
AIE INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3331.07 CPU=0:00:03.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3331.07 CPU=0:00:03.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:02.0 totSessionCpu=0:21:17 mem=3331.1M)

-----
timeDesign Summary
-----


Setup views included:
av_func_mode_max av_scan_mode_max

-----
Setup mode | all | reg2reg | default |
-----
WNS (ns): | 0.196 | 0.196 | 0.457 |
TNS (ns): | 0.000 | 0.000 | 0.000 |
Violating Paths: | 0 | 0 | 0 |
All Paths: | 2834 | 2790 | 2832 |
-----


-----
DRVs | Real | Total |
-----
Nr nets(terms) | Worst Vio | Nr nets(terms) |
-----
max_cap | 0 (0) | 0.000 | 0 (0) |
max_tran | 20 (60) | -0.271 | 20 (60) |
max_fanout | 0 (0) | 0 | 0 (0) |
max_length | 0 (0) | 0 | 0 (0) |
-----

Density: 89.962%
Routing Overflow: 0.00% H and 0.00% V
-----
Reported timing to dir timingReports
Total CPU time: 8.45 sec
Total Real time: 5.0 sec
Total Memory Usage: 3111.136719 Mbytes
innovus i>


```



- Transistor-level Power Ring



- Transistor-level Power Stripe





```

b5902086@cad29:~/project/RTL6/layout
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_v[8]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27): Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 15223
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3512.33 CPU=0:00:03.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3512.33 CPU=0:00:03.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:02.0 totSessionCpu=0:23:05 mem=3512.3M)

-----
timeDesign Summary
-----

Setup Views included:
av_func_mode_max av_scan_mode_max

-----
Setup mode | all | reg2reg | default |
-----
WNS (ns): | 0.195 | 0.195 | 0.455 |
TNS (ns): | 0.000 | 0.000 | 0.000 |
Violating Paths: | 0 | 0 | 0 |
All Paths: | 2834 | 2790 | 2832 |
-----

-----
DRVs | Real | Total |
-----
Nr nets(terms) | Worst Vio | Nr nets(terms) |
-----
max_cap | 0 (0) | 0.000 | 0 (0) |
max_tran | 20 (60) | -0.321 | 20 (60) |
max_fanout | 0 (0) | 0 | 0 (0) |
max_length | 0 (0) | 0 | 0 (0) |
-----

Density: 89.963%
Routing Overflow: 0.00% H and 0.00% V

-----
Reported timing to dir timingReports
Total CPU time: 8.13 sec
Total Real time: 5.0 sec
Total Memory Usage: 3288.394531 Mbytes
innovus >

```

```

b5902086@cad29:~/project/RTL6/layout
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[11]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[6]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[5]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[6]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[4]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[5]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014): The RC network is incomplete for net mdata_r[2]. As a result, a lumped model will be used during delay calculation which may comprom
ise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (EMS-27): Message (IMPESI-3014) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Total number of fetched objects 15223
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3500.55 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3500.55 CPU=0:00:03.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:23:22 mem=3500.5M)

-----
timeDesign Summary
-----

Hold Views included:
av_func_mode_min av_scan_mode_min


-----
Hold mode | all | reg2reg | default |
-----
WNS (ns): | 0.042 | 0.042 | 0.699 |
TNS (ns): | 0.000 | 0.000 | 0.000 |
Violating Paths: | 0 | 0 | 0 |
All Paths: | 2834 | 2790 | 2832 |
-----

Density: 89.963%
Routing Overflow: 0.00% H and 0.00% V

-----
Reported timing to dir timingReports
Total CPU time: 6.16 sec
Total Real time: 3.0 sec
Total Memory Usage: 3260.218938 Mbytes
innovus >

```

## - Transistor-level Special Route



```

b5902086@cad29:~/project/RTL6/layout
End Time: Tue Jun 9 22:42:34 2020
Time Elapsed: 0:00:01.0

***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:01.3 MEM: 20.008M)

innovus 5> **WARN: (IMPTCH-125): Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
*** Starting refinePlace (0:23:29 mem=3336.5M) ***
Density distribution unevenness ratio = 1.980%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3336.5MB
Summary Report:
Instances move: 0 (out of 14919 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3336.5MB
*** Finished refinePlace (0:23:30 mem=3336.5M) ***
Density distribution unevenness ratio = 1.980%
innovus 5> VERIFY CONNECTIVITY use new engine.

***** Start: VERIFY CONNECTIVITY *****
Start Time: Tue Jun 9 22:42:54 2020

Design Name: RNN
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (460.0000, 644.9300)
Error Limit = 1000; Warning Limit = 50
Check specified nets
Use 4 pthreads

Begin Summary
Found no problems or warnings.
End Summary

End Time: Tue Jun 9 22:42:55 2020
Time Elapsed: 0:00:01.0

***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:01.1 MEM: -2.000M)

innovus 5>


b5902086@cad29:~/project/RTL6/layout
#Total wire length on LAYER METAL7 = 355 um.
#Total wire length on LAYER METAL8 = 0 um.
#Total number of vias = 103067
#Up-Via Summary (total 103067):
#
#-----
# METAL1 50432
# METAL2 34708
# METAL3 13578
# METAL4 3127
# METAL5 1209
# METAL6 13
#-----
# 103067
#
#DetailRoute Statistics:
#cpu time = 00:02:16
#Elapsed time = 00:00:38
#Increased memory = -7.03 (MB)
#Total memory = 1712.79 (MB)
#Peak memory = 1954.30 (MB)
#
#GlobalDetailRoute statistics:
#cpu time = 00:02:53
#Elapsed time = 00:01:08
#Increased memory = -15.16 (MB)
#Total memory = 1688.33 (MB)
#Peak memory = 1954.30 (MB)
#Number of warnings = 22
#Total number of warnings = 114
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 9 22:45:23 2020
#
#RouteDesign: cpu time = 00:02:53, elapsed time = 00:01:08, memory = 1688.34 (MB), peak = 1954.30 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity ID Count Summary
WARNING IMPEXT-3493 1 The design extraction status has been re...
WARNING IMPEXT-3530 1 The process node is not set. Use the com...
WARNING IMPCK-8086 1 The command %s is obsolete and will be r...
WARNING IMPES1-3014 64 The RC network is incomplete for net %s...
WARNING TCLCMD-1403 1 '%s'
*** Message Summary: 68 warning(s), 0 error(s)

innovus 5>

```

## - Transistor-level Nano Route





```
b5902086@cad29:~/project/RTL6/layout
calculate late delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=3729.42)
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Skipped = 0.
Glitch Analysis: View av_func_mode_max -- Total Number of Nets Analyzed = 15239.
Total number of fetched objects 15239
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15276, 0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3729.42 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3729.42 CPU=0:00:00.3 REAL=0:00:00.0)

-----
timeDesign Summary
-----

Setup views included:
  av_func_mode_max

-----
| Setup mode | | all | reg2reg | default |
-----
| WNS (ns): | 0.001 | 0.009 | 0.001 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 2834 | 2790 | 2832 |
-----

-----
| DRVs | | Real | | Total |
-----
| | | Nr nets(terms) | Worst Vio | Nr nets(terms) |
-----
| max_cap | 0 (0) | 0.000 | 0 (0) |
| max_tran | 0 (0) | 0.000 | 0 (0) |
| max_fanout | 0 (0) | 0 | 0 (0) |
| max_length | 0 (0) | 0 | 0 (0) |
-----

Density: 90.176%
Total number of glitch violations: 0
-----
Reported timing to dir timingReports
Total CPU time: 18.25 sec
Total Real time: 11.0 sec
Total Memory Usage: 3463.394531 Mbytes
Reset AAE Options
innovus 6> █
```

```
b5902086@cad29:~/project/RTL6/layout
End delay calculation. (MEM=3695.37 CPU=0:00:08.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3695.37 CPU=0:00:08.9 REAL=0:00:03.0)
Loading CTE timing window with TxFIOWType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3695.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 3695.4M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (4 T). (MEM=3703.44)
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Skipped = 0.
Glitch Analysis: View av_func_mode_min -- Total Number of Nets Analyzed = 98.
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Skipped = 0.
Glitch Analysis: View av_scan_mode_min -- Total Number of Nets Analyzed = 98.
Total number of fetched objects 15239
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 15276, 0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3703.44 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3703.44 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:05.0 totSessionCpu=0:31:58 mem=3703.4M)

-----
timeDesign Summary
-----

Hold Views included:
  av_func_mode_min av_scan_mode_min

-----
| Hold mode | | all | reg2reg | default |
-----
| WNS (ns): | 0.541 | 0.541 | 0.704 |
| TNS (ns): | 0.000 | 0.000 | 0.000 |
| Violating Paths: | 0 | 0 | 0 |
| All Paths: | 2834 | 2790 | 2832 |
-----

Density: 90.176%
-----
Reported timing to dir timingReports
Total CPU time: 17.77 sec
Total Real time: 10.0 sec
Total Memory Usage: 3414.867188 Mbytes
Reset AAE Options
innovus 6> █
```

- Transistor-level Pass

```
b5902086@cad29:~/project/RTL6

Warning! Timing violation
$setupholdchold< (posedge CK &&& (flag == 1):5850 PS, negedge D:5777 PS, 0.255 : 255 PS, -0.066 : -66 PS );
File: ./syn/tsmc13_neg.v, line = 18064
Scope: testfixture.u_RNN.\mul_00_reg[4]
Time: 5862 PS

Warning! Timing violation
$setupholdchold< (posedge CK &&& (flag == 1):5850 PS, negedge D:5776 PS, 0.255 : 255 PS, -0.071 : -71 PS );
File: ./syn/tsmc13_neg.v, line = 18064
Scope: testfixture.u_RNN.\mul_00_reg[2]
Time: 5863 PS

Warning! Timing violation
$setupholdchold< (posedge CK &&& (flag == 1):5850 PS, negedge D:5771 PS, 0.258 : 258 PS, -0.069 : -69 PS );
File: ./syn/tsmc13_neg.v, line = 18064
Scope: testfixture.u_RNN.\mul_31_reg[4]
Time: 5863 PS

Warning! Timing violation
$setupholdchold< (posedge CK &&& (flag == 1):5850 PS, negedge D:5767 PS, 0.259 : 259 PS, -0.076 : -76 PS );
File: ./syn/tsmc13_neg.v, line = 18064
Scope: testfixture.u_RNN.\mul_22_reg[3]
Time: 5869 PS

busy==1

-----
S U M M A R Y -----

Congratulations! All data have been generated successfully! The result is PASS!!

-----
Simulation complete via $finish(1) at time 4976057763 PS + 0
./testfixture.v:171 #('CYCLE/2); $finish;
ncsim> exit

(10 min 50 s) Tue Jun 09 23:51:23
(1) #~/project/RTL6
(CAD)b5902086@cad29:[0] # ncverilog testfixture.v layout/RNN_APR.v -v syn/tsmc13_neg.v +define+SDF +ncmaxdelays
```

