# **ADC Program Examples for Products AT89C51CCxx**, **T89C51AC2**, **T89C5115**


## References

• Atmel 8051 Microcontrollers Hardware Manual



8051 Microcontrollers

**Application Note** 







## 1. Introduction

This Application Note provides to customers C and Assembler program examples for ADC.

These examples are developed for the different configuration modes of this feature. The Code example targets T89C51CC01, please replace the line # include 'T89C51CC01.h' with the corresponding line for AT89C51CC03, T89C51CC02, AT89C51AC3, T89C51AC2, T89C5115 products.

## 2. C Examples

## 2.1 8 bits ADC

```
/**
 * @file $RCSfile: Adc 8bits.c,v $
 * Copyright (c) 2004 Atmel.
 * Please read file license.txt for copyright notice.
 * @brief This file is an example to use Adc.
 * This file can be parsed by Doxygen for automatic documentation
 * generation.
 * Put here the functional description of this file within the software
 * architecture of your program.
 * @version $Revision: 1.0 $ $Name: $
/* @section INCLUDES */
#include "t89c51cc01.h"
unsigned char value_converted=0x00; /* converted value */
unsigned char value AN6=0x00; /* converted AN6 value */
unsigned char value AN7=0x00;
                                  /* converted AN7 value */
bit end_of_convertion=0;
                                   /* software flag */
 * FUNCTION PURPOSE: this function setup Adc with channel 6 and 7 and start
 * 8bits convertion.
 * FUNCTION INPUTS:void
 * FUNCTION OUTPUTS:void
 */
void main(void)
/\ast configure channel P1.6(AN6) and P1.7(AN7) for ADC \ast/
ADCF = 0xC0;
/* init prescaler for adc clock */
/* Fadc = Fperiph/(2*(32-PRS)), PRS -> ADCLK[4:0] */
ADCLK = 0x06;
                                    /* Fosc = 16 MHz, Fadsc = 153.8khz */
ADCON = 0x20;
                                    /* Enable the ADC */
EA = 1;
                                    /* enable interrupts */
EADC = 1;
                                    /* enable ADC interrupt */
```





```
while(1)
{
  ADCON &= \sim 0 \times 0.7;
                                     /* Clear the channel field ADCON[2:0] */
  ADCON = 0x06;
                                     /* Select channel 6 */
   ADCON &= \sim 0 \times 40;
                                     /* standard mode */
   ADCON = 0x08;
                                     /* Start conversion */
   while(!end of convertion);
                                     /* wait end of convertion */
   end_of_convertion=0;
                                     /* clear software flag */
                                    /* save converted value */
   value AN6=value converted;
                                     /* Clear the channel field ADCON[2:0] */
   ADCON &= \sim 0 \times 0.7;
   ADCON = 0x07;
                                     /* Select channel 7 */
   ADCON &= ~0x40;
                                     /* standard mode */
   ADCON = 0x08;
                                     /* Start conversion */
   while(!end of convertion);
                                     /* wait end of convertion */
   end of convertion=0;
                                     /* clear software flag */
   value AN7=value converted;
                                    /* save converted value */
 * FUNCTION_PURPOSE:Adc interrupt, save ADDH into an unsigned char
 * FUNCTION INPUTS:void
 * FUNCTION_OUTPUTS:void
*/
void it Adc(void) interrupt 8
ADCON &= \sim 0 \times 10;
                                     /* Clear the End of conversion flag */
                                     /* save value */
value converted = ADDH;
end of convertion=1;
                                     /* set flag */
}
```

#### 2.2 10bits ADC

```
/**
 * @file $RCSfile: Adc 10bits.c,v $
 * Copyright (c) 2004 Atmel.
 * Please read file license.txt for copyright notice.
 * @brief This file is an example to use Adc.
 * This file can be parsed by Doxygen for automatic documentation
 * generation.
 * Put here the functional description of this file within the software
 * architecture of your program.
 * @version $Revision: 1.0 $ $Name: $
/* @section INCLUDES */
#include "t89c51cc01.h"
unsigned int value converted=0x0000;/* converted value */
unsigned int value AN6=0x0000; /* converted AN6 value */
                                  /* converted AN7 value */
unsigned int value AN7=0x0000;
bit end of convertion=0;
                                   /* software flag */
/**
 * FUNCTION_PURPOSE: this function setup Adc with channel 6 and 7 and start
 * 10bits convertion.
 * FUNCTION INPUTS:void
 * FUNCTION OUTPUTS:void
void main(void)
/\ast configure channel P1.6(AN6) and P1.7(AN7) for ADC \ast/
ADCF = 0xC0;
/* init prescaler for adc clock */
/* Fadc = Fperiph/(2*(32-PRS)), PRS -> ADCLK[4:0] */
 ADCLK = 0x06;
                                   /* Fosc = 16 MHz, Fadsc = 153.8khz */
ADCON = 0x20;
                                   /* Enable the ADC */
EA = 1;
                                    /* enable interrupts */
EADC = 1;
                                    /* enable ADC interrupt */
```





```
while(1)
{
   ADCON &= \sim 0 \times 07;
                                     /* Clear the channel field ADCON[2:0] */
  ADCON = 0x06;
                                     /* Select channel 6 */
   ADCON &= \sim 0 \times 40;
                                     /* standard mode */
   ADCON = 0x08;
                                     /* Start conversion */
   while(!end of convertion);
                                     /* wait end of convertion */
   end_of_convertion=0;
                                     /* clear software flag */
                                     /* save converted value */
   value AN6=value converted;
                                     /* Clear the channel field ADCON[2:0] */
   ADCON &= \sim 0 \times 0.7;
   ADCON = 0x07;
                                     /* Select channel 7 */
   ADCON &= ~0x40;
                                     /* standard mode */
   ADCON = 0x08;
                                     /* Start conversion */
   while(!end of convertion);
                                     /* wait end of convertion */
   end of convertion=0;
                                     /* clear software flag */
   value AN7=value converted;
                                     /* save converted value */
 * FUNCTION_PURPOSE:Adc interrupt, save ADDH and ADDL into an unsigned int
 * FUNCTION INPUTS:void
 * FUNCTION OUTPUTS:void
*/
void it Adc(void) interrupt 8
ADCON &= \sim 0 \times 10;
                                     /* Clear the End of conversion flag */
                                    /* save 8 msb bits */
value converted = ADDH<<2;</pre>
value converted |= (ADDL & 0x03);  /* save 2 lsb bits */
end_of_convertion=1;
                                     /* set flag */
}
```

## 2.3 SFR Register Definition

```
* NAME: T89C51CC01.h
* PURPOSE: inlcude file for KEIL
************************
#ifndef _T89C51CC01_H_
#define _T89C51CC01_H_
\#define Sfr(x, y) sfr x = y
\#define Sbit(x, y, z) sbit x = y^z
\#define Sfr16(x,y)sfr16 x = y
/* Include file for 8051 SFR Definitions */
/*----*/
/* BYTE Register */
Sfr (P0 , 0x80);
Sfr (P1 , 0x90);
Sbit (P1_7, 0x90, 7);
Sbit (P1 6, 0x90, 6);
Sbit (P1 5, 0x90, 5);
Sbit (P1_4, 0x90, 4);
Sbit (P1 3, 0x90, 3);
Sbit (P1 2, 0x90, 2);
Sbit (P1_1, 0x90, 1);
Sbit (P1 0, 0x90, 0);
Sfr (P2 , 0xA0);
Sbit (P2_7 , 0xA0, 7);
Sbit (P2_6 , 0xA0, 6);
Sbit (P2 5 , 0xA0, 5);
Sbit (P2 4 , 0xA0, 4);
Sbit (P2_3 , 0xA0, 3);
Sbit (P2 2 , 0xA0, 2);
Sbit (P2 1 , 0xA0, 1);
Sbit (P2_0 , 0xA0, 0);
Sfr (P3 , 0xB0);
Sbit (P3_7 , 0xB0, 7);
Sbit (P3_6 , 0xB0, 6);
```





```
Sbit (P3_5 , 0xB0, 5);
Sbit (P3 4 , 0xB0, 4);
Sbit (P3_3 , 0xB0, 3);
Sbit (P3 2 , 0xB0, 2);
Sbit (P3 1 , 0xB0, 1);
Sbit (P3 0 , 0xB0, 0);
Sbit (RD , 0xB0, 7);
Sbit (WR , 0xB0, 6);
Sbit (T1 , 0xB0, 5);
Sbit (T0 , 0xB0, 4);
Sbit (INT1, 0xB0, 3);
Sbit (INT0, 0xB0, 2);
Sbit (TXD , 0xB0, 1);
Sbit (RXD , 0xB0, 0);
Sfr (P4 , 0xC0);
Sfr (PSW , 0xD0);
Sbit (CY , 0xD0, 7);
Sbit (AC , 0xD0, 6);
Sbit (F0 , 0xD0, 5);
Sbit (RS1 , 0xD0, 4);
Sbit (RS0 , 0xD0, 3);
Sbit (OV , 0xD0, 2);
Sbit (UD , 0xD0, 1);
Sbit (P , 0xD0, 0);
Sfr (ACC , 0xE0);
Sfr (B , 0xF0);
Sfr (SP , 0x81);
Sfr (DPL , 0x82);
Sfr (DPH , 0x83);
Sfr (PCON , 0x87);
Sfr (CKCON , 0x8F);
/*----*/
Sfr (TCON , 0x88);
Sbit (TF1 , 0x88, 7);
Sbit (TR1 , 0x88, 6);
Sbit (TF0 , 0x88, 5);
Sbit (TR0 , 0x88, 4);
Sbit (IE1 , 0x88, 3);
Sbit (IT1 , 0x88, 2);
Sbit (IE0 , 0x88, 1);
Sbit (ITO , 0x88, 0);
Sfr (TMOD , 0x89);
```

```
Sfr (T2CON, 0xC8);
Sbit (TF2 , 0xC8, 7);
Sbit (EXF2 , 0xC8, 6);
Sbit (RCLK , 0xC8, 5);
Sbit (TCLK , 0xC8, 4);
Sbit (EXEN2 , 0xC8, 3);
Sbit (TR2 , 0xC8, 2);
Sbit (C_T2 , 0xC8, 1);
Sbit (CP_RL2, 0xC8, 0);
Sfr (T2MOD , 0xC9);
Sfr (TLO , 0x8A);
Sfr (TL1 , 0x8B);
Sfr (TL2 , 0xCC);
Sfr (TH0 , 0x8C);
Sfr (TH1 , 0x8D);
Sfr (TH2 , 0xCD);
Sfr (RCAP2L , 0xCA);
Sfr (RCAP2H , 0xCB);
Sfr (WDTRST , 0xA6);
Sfr (WDTPRG , 0xA7);
/*----*/
Sfr (SCON , 0x98);
Sbit (SM0 , 0x98, 7);
Sbit (FE , 0x98, 7);
Sbit (SM1 , 0x98, 6);
Sbit (SM2 , 0x98, 5);
Sbit (REN , 0x98, 4);
Sbit (TB8 , 0x98, 3);
Sbit (RB8 , 0x98, 2);
Sbit (TI , 0x98, 1);
Sbit (RI
         , 0x98, 0);
Sfr (SBUF , 0x99);
Sfr (SADEN , 0xB9);
Sfr (SADDR , 0xA9);
/*----*/
Sfr (ADCLK , 0xF2);
Sfr (ADCON , 0xF3);
#define MSK ADCON PSIDLE 0x40
#define MSK_ADCON_ADEN
#define MSK ADCON ADEOC 0x10
#define MSK ADCON ADSST 0x08
#define MSK_ADCON_SCH
                      0x07
Sfr (ADDL , 0xF4);
#define MSK ADDL UTILS 0x03
```





```
Sfr (ADDH , 0xF5);
Sfr (ADCF , 0xF6);
/*----*/
Sfr (FCON , 0xD1);
#define MSK FCON FBUSY 0x01
#define MSK FCON FMOD 0x06
#define MSK FCON FPS
#define MSK_FCON_FPL
                  0xF0
Sfr (EECON , 0xD2);
#define MSK EECON EEBUSY 0x01
#define MSK_EECON_EEE
                     0x02
#define MSK EECON EEPL
                     0xF0
Sfr (AUXR , 0x8E);
#define MSK_AUXR_M0
                     0x20
Sfr (AUXR1 , 0xA2);
#define MSK AUXR1 ENBOOT 0x20
/*----*/
Sfr (IPL1 , 0xF8);
Sfr (IPH1 , 0xF7);
Sfr (IENO , 0xA8);
Sfr (IPL0 , 0xB8);
Sfr (IPH0 , 0xB7);
Sfr (IEN1 , 0xE8);
/* IEN0 */
Sbit (EA , 0xA8, 7);
Sbit (EC , 0xA8, 6);
Sbit (ET2 , 0xA8, 5);
Sbit (ES , 0xA8, 4);
Sbit (ET1 , 0xA8, 3);
Sbit (EX1 , 0xA8, 2);
Sbit (ET0 , 0xA8, 1);
Sbit (EX0 , 0xA8, 0);
/* IEN1 */
Sbit (ETIM , 0xE8, 2);
Sbit (EADC , 0xE8, 1);
Sbit (ECAN , 0xE8, 0);
/*----*/
Sfr (CCON , 0xD8);
Sbit(CF , 0xD8, 7);
Sbit(CR , 0xD8, 6);
Sbit(CCF4, 0xD8, 4);
Sbit(CCF3, 0xD8, 3);
Sbit(CCF2, 0xD8, 2);
Sbit(CCF1, 0xD8, 1);
Sbit(CCF0, 0xD8, 0);
```

```
Sfr (CMOD , 0xD9);
Sfr (CH , 0xF9);
Sfr (CL , 0xE9);
Sfr (CCAPOH , 0xFA);
Sfr (CCAPOL , 0xEA);
Sfr (CCAPMO , 0xDA);
Sfr (CCAP1H , 0xFB);
Sfr (CCAP1L , 0xEB);
Sfr (CCAPM1 , 0xDB);
Sfr (CCAP2H , 0xFC);
Sfr (CCAP2L , 0xEC);
Sfr (CCAPM2 , 0xDC);
Sfr (CCAP3H , 0xFD);
Sfr (CCAP3L , 0xED);
Sfr (CCAPM3 , 0xDD);
Sfr (CCAP4H , 0xFE);
Sfr (CCAP4L , 0xEE);
Sfr (CCAPM4 , 0xDE);
/*----*/
Sfr (CANGIT , 0x9B);
#define MSK_CANGIT CANIT0x80
#define MSK CANGIT OVRTIM
                              0x20
#define MSK_CANGIT_OVRBUF0x10
#define MSK CANGIT SERG0x08
#define MSK CANGIT CERG0x04
#define MSK CANGIT FERG0x02
#define MSK CANGIT AERG0x01
Sfr (CANTEC , 0x9C);
Sfr (CANREC , 0x9D);
Sfr (CANTCON , 0xA1);
Sfr (CANMSG , 0xA3);
Sfr (CANTTCL , 0xA4);
Sfr (CANTTCH , 0xA5);
Sfr (CANGSTA , 0xAA);
#define MSK CANGSTA OVFG0x40
#define MSK CANGSTA TBSY0x10
#define MSK_CANGSTA_RBSY0x08
#define MSK CANGSTA ENFG0x04
#define MSK CANGSTA BOFF0x02
#define MSK CANGSTA ERRP0x01
Sfr (CANGCON , 0xAB);
#define MSK_CANGCON_ABRQ 0x80
#define MSK CANGCON OVRQ 0x40
#define MSK CANGCON TTC 0x20
#define MSK_CANGCON_SYNCTTC
                              0x10
#define TTC EOF
                              0x10
#define TTC SOF
                    0x00
```





```
#define MSK CANGCON AUTBAUD
                                0x08
#define MSK CANGCON ENA 0x02
#define MSK CANGCON GRES 0x01
Sfr (CANTIML , 0xAC);
Sfr (CANTIMH , 0xAD);
Sfr (CANSTMPL , 0xAE);
Sfr (CANSTMPH , 0xAF);
Sfr (CANPAGE , 0xB1);
Sfr (CANSTCH , 0xB2);
#define MSK_CANSTCH_DLCW 0x80
#define MSK CANSTCH TxOk 0x40
#define MSK CANSTCH RxOk 0x20
#define MSK CANSTCH BERR 0x10
#define MSK CANSTCH SERR 0x08
#define MSK CANSTCH CERR 0x04
#define MSK CANSTCH FERR 0x02
#define MSK CANSTCH AERR 0x01
Sfr (CANCONCH , 0xB3);
#define MSK CANCONCH IDE 0x10
#define MSK CANCONCH DLC 0x0F
#define MSK_CANCONCH_CONF 0xC0
#define DLC MAX
                   8
#define CH DISABLE 0x00
#define CH RxENA
                  0x80
#define CH TxENA 0x40
#define CH RxBENA 0xC0
Sfr (CANBT1 , 0xB4);
#define CAN PRESCALER MIN 0
#define CAN PRESCALER MAX 63
Sfr (CANBT2 , 0xB5);
#define MSK_CANBT2_SJW 0x60
#define MSK CANBT2 PRS 0x0E
#define CAN SJW MIN 0
#define CAN_SJW_MAX 3
#define CAN PRS MIN 0
#define CAN PRS MAX 7
Sfr (CANBT3 , 0xB6);
#define MSK CANBT3 PHS2 0x70
#define MSK_CANBT3_PHS1 0x0E
#define CAN PHS2 MIN 0
#define CAN PHS2 MAX 7
#define CAN_PHS1_MIN 0
#define CAN PHS1 MAX 7
```

```
Sfr (CANSIT1 , 0xBA);
Sfr (CANSIT2 , 0xBB);
Sfr (CANIDT1 , 0xBC);
Sfr (CANIDT2 , 0xBD);
Sfr (CANIDT3 , 0xBE);
Sfr (CANIDT4 , 0xBF);
#define MSK CANIDT4 RTRTAG 0x04
Sfr (CANGIE , 0xC1);
#define MSK_CANGIE_ENRX
                         0x20
                        0x10
#define MSK_CANGIE_ENTX
#define MSK_CANGIE_ENERCH 0x08
#define MSK CANGIE ENBUF 0x04
#define MSK_CANGIE_ENERG
                          0x02
Sfr (CANIE1 , 0xC2);
Sfr (CANIE2 , 0xC3);
Sfr (CANIDM1 , 0xC4);
Sfr (CANIDM2 , 0xC5);
Sfr (CANIDM3 , 0xC6);
Sfr (CANIDM4 , 0xC7);
#define MSK CANIDM4 RTRMSK 0x04
#define MSK_CANIDM4_IDEMSK 0x01
Sfr (CANEN1 , 0xCE);
Sfr (CANEN2 , 0xCF);
#endif
```





## 3. Assembler 51 Examples

#### 3.1 8 bits Adc

```
SINCLUDE (t89c51cc01.INC)
value AN6 DATA 11H;
                           /* converted AN6 value */
                           /* converted AN7 value */
value AN7 DATA 12H;
end of convertion BIT 20H; /* software flag */
org 000h
ljmp begin
org 43h
ljmp adc_it
;/**
; * FUNCTION PURPOSE: this function setup Adc with channel 6 and 7 and start
; * 8bits convertion.
; * FUNCTION INPUTS: void
; * FUNCTION OUTPUTS: void
; */
org 0100h
begin:
/* configure channel P1.6(AN6) and P1.7(AN7) for ADC */
MOV ADCF, #0C0h;
/* init prescaler for adc clock */
/* Fadc = Fperiph/(2*(32-PRS)), PRS -> ADCLK[4:0] */
MOV ADCLK, #06h;
                               /* Fosc = 16 MHz, Fadsc = 153.8khz */
MOV ADCON, #20h;
                              /* Enable the ADC */
SETB EA;
                               /* enable interrupts */
SETB EADC;
                               /* enable ADC interrupt */
loop:
                              /* Clear the channel field ADCON[2:0] */
  ANL ADCON, #~07h;
  ORL ADCON, #06h;
                               /* Select channel 6 */
  ANL ADCON, #~40h;
                              /* standard mode */
  ORL ADCON, #08h;
                               /* Start conversion */
  JNB end of convertion, $;
                              /* wait end of convertion */
  CLR end of convertion;
                               /* clear software flag */
   MOV value AN6, value converted; /* save converted value */
  ANL ADCON, #~07h;
                               /* Clear the channel field ADCON[2:0] */
```

```
ORL ADCON, #07h;
                               /* Select channel 7 */
   ANL ADCON, #~40h;
                               /* standard mode */
   ORL ADCON, #08h;
                               /* Start conversion */
   JNB end of convertion, $;
                               /* wait end of convertion */
   CLR end of convertion;
                               /* clear software flag */
   MOV value AN7, value converted; /* save converted value */
JMP loop
;/**
; * FUNCTION_PURPOSE:Adc interrupt, save ADDH into an unsigned char
; * FUNCTION_INPUTS:void
; * FUNCTION OUTPUTS:void
; */
adc it:
ANL ADCON, #~10h;
                               /* Clear the End of conversion flag */
MOV value_converted, ADDH;
                                /* save value */
SETB end of convertion;
                               /* set flag */
RETI
end
```





#### 3.2 10 bits ADC

```
$INCLUDE (t89c51cc01.INC)
msb_value_converted DATA 10H;
                                 /* converted msb value */
lsb value converted DATA 11H; /* converted lsb value */
msb value AN6 DATA 12H;
                                /* converted msb AN6 value */
lsb value AN6 DATA 13H;
                                /* converted lsb AN6 value */
msb value AN7 DATA 14H;
                                /* converted msb AN7 value */
lsb value AN7 DATA 15H;
                                /* converted lsb AN7 value */
end of convertion BIT 20H;
                                 /* software flag */
CLR end of convertion
org 000h
ljmp begin
org 43h
ljmp adc it
;/**
; * FUNCTION PURPOSE: this function setup Adc with channel 6 and 7 and start
; * 8bits convertion.
; * FUNCTION INPUTS: void
; * FUNCTION OUTPUTS: void
; */
org 0100h
begin:
/* configure channel P1.6(AN6) and P1.7(AN7) for ADC */
MOV ADCF, #0C0h;
;/* init prescaler for adc clock */
;/* Fadc = Fperiph/(2*(32-PRS)), PRS -> ADCLK[4:0] */
MOV ADCLK, #06h;
                                 /* Fosc = 16 MHz, Fadsc = 153.8khz */
MOV ADCON, #20h;
                                 /* Enable the ADC */
SETB EA;
                                 /* enable interrupts */
SETB EADC;
                                 /* enable ADC interrupt */
loop:
   ANL ADCON, #~07h;
                                /* Clear the channel field ADCON[2:0] */
   ORL ADCON, #06h;
                                /* Select channel 6 */
   ANL ADCON, #~40h;
                                /* standard mode */
   ORL ADCON, #08h;
                                 /* Start conversion */
   JNB end of convertion, $;
                                /* wait end of convertion */
   CLR end of convertion;
                                /* clear software flag */
   MOV msb value AN6,msb value converted;/* save converted msb value */
   MOV lsb value AN6, lsb value converted; /* save converted lsb value */
```

```
ANL ADCON, #~07h;
                                /* Clear the channel field ADCON[2:0] */
   ORL ADCON, #07h;
                                /* Select channel 7 */
   ANL ADCON, #~40h;
                                /* standard mode */
   ORL ADCON, #08h;
                                 /* Start conversion */
   JNB end of convertion,$;
                                /* wait end of convertion */
   CLR end of convertion;
                                /* clear software flag */
   MOV msb_value_AN7,msb_value_converted;/* save converted msb value */
   MOV lsb value AN7,lsb value converted; /* save converted lsb value */
JMP loop
;/**
; * FUNCTION_PURPOSE:Adc interrupt, save ADDH and ADDL into an unsigned int
; * FUNCTION INPUTS: void
; * FUNCTION OUTPUTS: void
; */
adc it:
ANL ADCON, #~10h;
                                 /* Clear the End of conversion flag */
;/* copy ADDH[7:6] into msb_value_converted[1:0] */
MOV A, ADDH
SWAP A
RR A
RR A
ANL A, #~0FCh
MOV msb_value_converted, A
;/* copy ADDH[5:0] into lsb value coverted[7:2]
MOV A, ADDH
RL A
RL A
ANL A, #~03h
MOV lsb_value_converted, A
;/* copy ADDL[1:0] into lsb value coverted[1:0]
MOV A, ADDL
ANL A, #~0FCh
ORL 1sb value converted, A
SETB end_of_convertion;
                           /* set flag */
RETI
```



end



## 3.3 SFR Register Definition

```
; NAME: 89C51CC01.inc
; PURPOSE: for Keil
;-----
; Include file for 8051 SFR Definitions
;-----
; BYTE Register
PΟ
     DATA
            80H
Ρ1
     DATA
            90H
     DATA
            0A0H
ΡЗ
     DATA
            0B0H
      BIT
            0B7H
RD
      BIT
WR
            0B6H
T1
      BIT
            0B5H
TΩ
      BIT
            0B4H
      BIT
            0B3H
INT1
INTO
      BIT
            0B2H
TXD
      BIT
            0B1H
RXD
     BIT
            0B0H
     DATA
            0C0H
PSW
      DATA
            ODOH
            OD7H
CY
      BIT
      BIT
            0D6H
AC
F0
      BIT
            0D5H
RS1
     BIT
            0D4H
RS0
      BIT
            0D3H
OV
      BIT
            0D2H
Ρ
      BIT
            ODOH
ACC
     DATA
            OEOH
      DATA
            OFOH
      DATA
            81H
      DATA
            82H
DPH
      DATA
            83H
PCON
      DATA
            87H
CKCON
     DATA
            8FH
;----- TIMERS registers -----
TCON
     DATA
            88H
```

```
BIT
TF1
            8FH
TR1
    BIT
            8EH
TF0
   BIT
            8DH
TRO BIT
            8CH
   BIT
IE1
            8BH
   BIT
            8AH
IE0
   BIT
            89H
ITO BIT
            88H
TMOD
     DATA
            89H
T2CON DATA 0C8H
TF2 BIT OCFH
EXF2 BIT OCEH
RCLK BIT OCDH
TCLK BIT OCCH
EXEN2 BIT OCBH
TR2
     BIT OCAH
C T2 BIT 0C9H
CP RL2 BIT 0C8H
T2MOD DATA0C9H
TLO DATA 8AH
TL1 DATA 8BH
TL2 DATAOCCH
THO DATA 8CH
TH1
     DATA
          8DH
TH2 DATAOCDH
RCAP2L DATA0CAH
RCAP2H DATA0CBH
WDTRST DATAOA6H
WDTPRG DATA0A7H
;----- UART registers -----
SCON DATA
           98H
SMO BIT 9FH
FE BIT9FH
SM1 BIT9EH
SM2 BIT9DH
REN BIT9CH
тва вітэвн
RB8 BIT9AH
TI BIT99H
RI BIT98H
SBUF DATA
           99H
SADEN DATAOB9H
SADDR DATA0A9H
;----- ADC registers -----
```





```
ADCLK DATA0F2H
ADCON DATAOF3H
ADDL DATAOF4H
ADDH DATAOF5H
ADCF DATAOF6H
;----- FLASH EEPROM registers -----
FPGACON DATAOF1H
FCON DATAOD1H
EECON DATAOD2H
AUXR DATA8EH
AUXR1 DATA0A2H
;----- IT registers -----
IPL1 DATAOF8H
IPH1 DATAOF7H
IENO DATAOA8H
IPL0 DATA0B8H
IPHO DATAOB7H
IEN1 DATA0E8H
; IENO
EA BIT OAFH
EC BIT OAEH
ET2 BIT OADH
ES BIT OACH
ET1 BIT OABH
EX1 BIT OAAH
ETO BIT OA9H
EX0 BIT 0A8H
; IEN1
ETIM BIT OEAH
EADC BIT 0E9H
ECAN BIT 0E8H
;----- PCA registers -----
CCON DATAOD8H
CF BIT ODFH
CR BIT ODEH
CCF4BIT0D4H
CCF3BIT0D3H
CCF2BIT0D2H
CCF1BIT0D1H
CCF0BIT0D0H
CMOD DATAOD9H
CH DATAOF9H
CL DATA0E9H
CCAPOH DATAOFAH
```

CCAPMO DATAODAH CCAP1H DATA0FBH CCAP1L DATA0EBH CCAPM1 DATAODBH CCAP2H DATAOFCH CCAP2L DATA0ECH CCAPM2 DATAODCH CCAP3H DATA0FDH CCAP3L DATA0EDH CCAPM3 DATAODDH CCAP4H DATA0FEH CCAP4L DATA0EEH CCAPM4 DATAODEH ;----- CAN registers -----CANGIT DATA 09BH CANTEC DATA 09CH CANREC DATA 09DH CANTCON DATA 0A1H CANMSG DATA 0A3H CANTTCL DATA 0A4H CANTTCH DATA 0A5H CANGSTA DATA OAAH CANGCON DATA OABH CANTIML DATA OACH CANTIMH DATA OADH CANSTMPL DATA OAEH CANSTMPH DATA OAFH CANPAGE DATA 0B1H CANSTCH DATA 0B2H CANCONCH DATA 0B3H CANBT1 DATA 0B4H CANBT2 DATA 0B5H CANBT3 DATA 0B6H CANSIT1 DATA OBAH CANSIT2 DATA OBBH CANIDT1 DATA OBCH CANIDT2 DATA OBDH CANIDT3 DATA OBEH CANIDT4 DATA OBFH CANGIE DATA 0C1H CANIE1 DATA 0C2H CANIE2 DATA 0C3H CANIDM1 DATA 0C4H CANIDM2 DATA 0C5H CANIDM3 DATA 0C6H CANIDM4 DATA 0C7H CANEN1 DATA OCEH

CCAPOL DATAOEAH



CANEN2 DATA OCFH



## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

## **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

## Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### **Microcontrollers**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

## Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

## e-mail

literature@atmel.com

#### Web Site

http://www.atmel.com

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

©Atmel Corporation 2004. All rights reserved. Atmel, the Atmel logo, and combinations thereof are registered trademarks of Atmel Corporation or its subsidiaries. Windows 98<sup>™</sup>, Windows XP<sup>™</sup>, and Windows 2000<sup>™</sup> are trademarks and/ore registered trademark of Microsoft Corporation. Other terms and product names in this document may be the trademarks of others.

