

# ALX: Large Scale Matrix Factorization on TPUs

Harsh Mehta

Steffen Rendle

Walid Krichene

Li Zhang

Google Research

{harshm, srendle, walidk, liqzhang}@google.com

## Abstract

We present ALX, an open-source library for distributed matrix factorization using Alternating Least Squares, written in JAX. Our design allows for efficient use of the TPU architecture and scales well to matrix factorization problems of  $O(B)$  rows/columns by scaling the number of available TPU cores. In order to spur future research on large scale matrix factorization methods and to illustrate the scalability properties of our own implementation, we also built a real world web link prediction dataset called WebGraph. This dataset can be easily modeled as a matrix factorization problem. We created several variants of this dataset based on locality and sparsity properties of sub-graphs. The largest variant of WebGraph has around 365M nodes and training a single epoch finishes in about 20 minutes with 256 TPU cores. We include speed and performance numbers of ALX on all variants of WebGraph. Both the framework code<sup>1</sup> and the dataset<sup>2</sup> are open-sourced.

## 1 Introduction

Matrix factorization is one of the core techniques in the field of recommender system and for analyzing graphs. Despite the rise of more complex neural models, matrix factorization can still achieve competitive performance in recommender benchmarks (e.g., [12, 11]). Alternating least squares (ALS), and especially its implicit variation [4], is a fundamental algorithm to learn the parameters of matrix factorization. ALS is known for its high efficiency, scaling linearly in both the number of rows, columns and non-zeros. Hence, this algorithm is very well suited for large scale problems.

In a somewhat orthogonal direction, recent success of deep learning has spurred a new wave of research and progress on hardware accelerators. As the training set and model sizes grow, novel strategies for distributing the computation and model weights have been explored. In order to make these efforts cost effective, domain specific hardware acceleration is considered. One such notable hardware accelerator is Google’s Tensor Processing Unit (TPU). A full pod of the current generation TPU v3 can provide 100+ petaflops of compute and 32 TiB of high-bandwidth memory, distributed across 2048 individual devices which are connected in a 2D toroidal mesh network over high-speed interconnects [2].

While most of the distributed implementations of matrix factorization we know of leverage off-the-shelf CPU devices [21, 20, 13, 5], it is tempting to ask whether a high performance implementation can be devised on a large scale cluster of hardware accelerators. Our optimism stems from the facts that (1) A TPU pod has enough distributed memory to store very big sharded embedding tables; (2) TPUs are devised for workloads which can benefit from data parallelism, this is useful for solving a large batch of system of linear equations, a core operation for Alternating Least Squares; (3) TPU chips are interconnected directly with dedicated, high bandwidth and low latency interconnects. This makes gather and scatter operations over a large distributed embedding table stored in TPU memory feasible. And finally, (4) since any node failure can lead to a halt in training process, traditional ML workloads require a highly reliable distributed setup, a requirement which a

---

<sup>1</sup>Code: <https://github.com/google-research/google-research/tree/master/alx>

<sup>2</sup>WebGraph Dataset: [https://www.tensorflow.org/datasets/catalog/web\\_graph](https://www.tensorflow.org/datasets/catalog/web_graph)




Figure 1: The flow of data and computation through ALX framework on TPU devices. Each TPU core performs identical Sharded Gather, Solve and Sharded Scatter stages for its batch of data in SPMD fashion.

cluster of TPUs can fulfill. This property enables sharding a large embedding table possible over all available devices without worrying much about replication and fault tolerance issues.

To exploit aforementioned appealing properties of the TPU architecture, in this work, we designed and analyzed an implementation of matrix factorization method using ALS which shows strong performance both in terms of speed and scalability. We start with discussing the design choices we made in order to come up with the architecture. Then we introduce the WebGraph dataset, a large scale web link prediction dataset. Our main motivation for creating this dataset was to illustrate the scaling properties of ALX. In addition, due to increase in size of most real world problems, we feel that scalability is a crucial axis to evaluate any future advancement in matrix factorization and we hope that this dataset can be useful to evaluate scaling properties of all future generations of matrix factorization methods. Evaluation results of ALX is provided on all variants of WebGraph dataset with scaling analysis to demonstrate high parallel efficiency of the proposed implementation. Finally, we discuss a few pertinent issues related to precision and linear system solvers.

## 2 Related Work

Existing large-scale implementations of matrix factorization are either based on stochastic gradient descent (SGD) or Alternating Least Squares (ALS).

The majority of implementations are based on SGD, and have adopted different distribution strategies that we briefly overview. LibMF [21] provides a multi-core, single-machine implementation, which limits its scalability. [20, 13] consider a distributed implementation which uses a parameter server architecture where the model parameters are stored on highly available servers, and the training data are processed in parallel by workers. The main bottleneck in such approaches is their high communication cost: when processing a (user, item) training example, the worker fetches the corresponding embeddings, so that one epoch of training requires sending  $O(|S|d)$  parameters over the network, where  $S$  is the training data and  $d$  is the embedding dimension. To alleviate this communication bottleneck, Facebook [5] subsequently proposed a distribution scheme wherein the embeddings are communicated in a circular fashion in rounds: during each round, a worker obtains a subset of the item embeddings, and processes updates involving those items. The communication cost becomes  $O(ndw)$  where  $n$  is the number of items, and  $w$  is the number of workers, which can be potentially beneficial when  $nw \ll |S|$ , but ultimately has limited scalability due to the linear dependence on number of workers.

While simpler to implement at scale, SGD-based methods are typically not suitable to problems with

implicit feedback, where the loss function is formulated as a sum over all user-item pairs, and not just over the observed pairs. A recent attempt employs efficient gramian estimation in order to scale SGD based solution [6]. Still, ALS is known to converge faster than SGD for such implicit feedback problems [4].

Although ALS is harder to implement at scale, a few attempts were made. Spark MLlib [19] opts for partial model replication, wherein if a worker processes a shard of training data, it has a copy of all embeddings involved in the solution for that shard, which in the worst case amounts to full model replication. This approach is suitable to small and dense problems in which model replication is feasible, but does not scale to very large models. GraphLab [7] uses a parameter server approach and suffers from the same communication bottleneck described above. The circular communication scheme described in [5] is also applicable to ALS, where partial Gramian matrices are communicated between workers in a circular fashion. This reduces the communication bottleneck to  $O(wnd^2)$  but the quadratic dependency on  $d$  make this less scalable than the SGD variant. All the aforementioned implementations are CPU-based. To take advantage of hardware acceleration, [17] propose cuMF, a single-machine, memory-optimized multi-GPU implementation that scales to relatively large problems (up to  $10^{11}$  model parameters), further extended in [18] to allow approximate computation via a conjugate gradient solver. [17, 18] exploit GPU memory hierarchy and model parallelism across GPUs in order to produce a highly performant implementation of ALS. As cuMF exploits unique properties of the GPU hardware, ALX overcomes various challenges and exploits unique properties of TPUs. This allows employing up to a full pod of 2048 TPUs for very large scale matrix factorization problems.

### 3 Problem Setting

Before introducing the architecture of ALX, which is optimized for hardware accelerators, we present the problem setting and generic flow of operations for an end to end matrix factorization using Alternating Least Squares.

Matrix factorization can model the relationship of two categorical variables. For illustration, let one of the variable be a user  $U = \{u_1, u_2, \dots, u_m\}$  and the other one items  $I = \{i_1, i_2, \dots, i_n\}$ . We are interested in the relationship  $y$  between these two variables,  $y : U \times I \rightarrow \mathbb{R}$ . An example would be a recommender system where  $y(u, i)$  could express how much user  $u$  likes item  $i$ . This relationship can equivalently be seen as a matrix  $Y \in \mathbb{R}^{U \times I}$  where  $y_{u,i} = y(u, i)$ .

Matrix factorization models the relationship  $y$  by embedding each user and item into a  $d$  dimensional embedding space and the estimated relationship  $\hat{y} : U \times I \rightarrow \mathbb{R}$  is defined as the dot product between the embeddings:

$$\hat{y}(u, i) = \langle \vec{w}_u, \vec{h}_i \rangle \quad (1)$$

where  $W \in \mathbb{R}^{U \times d}$  is the embedding matrix of users and  $H \in \mathbb{R}^{I \times d}$  the embedding matrix of the items.

The model parameters of this matrix are learned based on a training set  $S \subseteq U \times I \times \mathbb{R}$ , where a tuple  $(u, i, y) \in S$  indicates that the user-item pair  $(u, i)$  has label  $y$ . With this training set we can define the training objective as:

$$\operatorname{argmin}_{W, H} \sum_{(u, i, y) \in S} (y - \hat{y}(u, i))^2 + \lambda \|W\|_F^2 + \lambda \|H\|_F^2 \quad (2)$$

where  $\lambda \in \mathbb{R}_0^+$  is a L2 regularization hyper parameter.

In many applications, the information about which user-item pairs are in  $S$  carries information. For example, which items have not been purchased by a user can carry important information about a user's preference. Thus it is common [4] to add also all possible pairs as weakly negative feedback into the objective:

$$\operatorname{argmin}_{W, H} \sum_{(u, i, y) \in S} (y - \hat{y}(u, i))^2 + \alpha \sum_{u \in U} \sum_{i \in I} \hat{y}(u, i)^2 + \lambda \|W\|_F^2 + \lambda \|H\|_F^2 \quad (3)$$

---

**Algorithm 1** ALS algorithm for implicit data [4]

---

```

1: for  $t \in \{1, \dots, T\}$  do  $\triangleright \mathcal{O}(|I|d^2)$ 
2:    $G^I \leftarrow H^t H$ 
3:   for  $u^* \in U$  do
4:      $\nabla_{\vec{w}_{u^*}} \leftarrow 0$   $\triangleright \mathcal{O}(d^2)$ 
5:      $\nabla_{\vec{w}_{u^*}}^2 \leftarrow \alpha G + \lambda$ 
6:     for  $(u^*, i, y) \in S$  do
7:        $\nabla_{\vec{w}_{u^*}} \leftarrow \nabla_{\vec{w}_{u^*}} + y \vec{h}_i$   $\triangleright \mathcal{O}(d)$ 
8:        $\nabla_{\vec{w}_{u^*}}^2 \leftarrow \nabla_{\vec{w}_{u^*}}^2 + \vec{h}_i \otimes \vec{h}_i$   $\triangleright \mathcal{O}(d^2)$ 
9:     end for
10:     $\vec{w}_{u^*} \leftarrow (\nabla_{\vec{w}_{u^*}}^2)^{-1} \nabla_{\vec{w}_{u^*}}$   $\triangleright \mathcal{O}(d^3)$ 
11:  end for
12:  Perform a similar pass over the item side
13: end for

```

---

Here  $\alpha \in \mathbb{R}_0^+$  is a hyper parameter that controls the strength of the weakly negative pairs. The additional term is especially important for settings where only positive feedback has been observed (e.g., user  $u$  has bought product  $i$ ). In such cases, the weakly negative feedback is crucial for learning a meaningful model.

[4] have proposed to solve this objective by alternating least squares. When  $H$  is fixed,  $W$  has a closed form solution. The optimal choice for each user embedding  $\vec{w}_u$  is the solution of a linear regression problem and its solution is:

$$\vec{w}_{u^*} \leftarrow \left( \sum_{(u^*, i, y) \in S} \vec{h}_i \otimes \vec{h}_i + \alpha \sum_{i \in I} \vec{h}_i \otimes \vec{h}_i + \lambda I \right)^{-1} \sum_{(u^*, i, y) \in S} \vec{h}_i y. \quad (4)$$

A key observation of [4] is that the term  $\sum_{i \in I} \vec{h}_i \otimes \vec{h}_i = H^t H$ , the Gramian of  $H$ , is independent of the user  $u$  and can be precomputed. After the user embeddings have been optimized, a similar step can be made for optimizing the item embeddings while holding the user embeddings constant. The algorithm alternates between the user and item pass until convergence. The overall algorithm is sketched in Algorithm 1. A full epoch of this algorithm has a computational complexity of  $\mathcal{O}(d^2|S| + d^3(|U| + |I|))$ . Empirically, the algorithm converges after a few alternating steps, for example 16 epochs is usually sufficient.

## 4 ALX

Distributed machine learning architectures come in all shapes and sizes. In our context, we need a distributed storage to keep the embedding tables ( $H$  and  $W$ ) with the ability to do fast gather and scatter operations on them (see line 6-9 in Algorithm 1). As illustrated in Figure 1, in this section we describe how the embedding tables are sharded, the flow of data and computation through one epoch and a few salient challenges we faced. The design choices we made are laid out concretely as Algorithm 2. Before we dive into ALX architecture, we provide a brief overview of the TPU system architecture. Finally, we also present a few implementation details we found to be crucial.

### 4.1 TPU architecture

Each host CPU is connected to 4 TPU chips in a single board. Each chip has 2 cores. Each TPU core has scalar, vector, and matrix multiplication units (MXUs). The MXUs provide the bulk of the compute power in a TPU chip. Each MXU is capable of performing 16K multiply-accumulate operations in each cycle at reduced bfloat16 precision [1]. The inputs and outputs can have float32 precision but the multiply-accumulate (MAC)

---

**Algorithm 2** ALX algorithm for TPU core  $\mu$ 


---

```

1: Initialize TPU core  $\mu \in M$ 
2: Initialize User embedding shard  $W_\mu$ 
3: Initialize Item embedding shard  $H_\mu$ 
4: for  $t \in \{1, \dots, T\}$  do
5:    $G_\mu^I \leftarrow H_\mu^T H_\mu$ 
6:    $G^I \leftarrow \sum_{\mu' \in M} G_{\mu'}^I$                                  $\triangleright$  Collective: all reduce sum of Gramians
7:   for  $U_k(\mu) \subseteq U$  do                                          $\triangleright$  Iterate over batches/ subsets of users
8:      $I_k(\mu) \leftarrow \{i : (u', i, \cdot) \in S, u' \in U_k(\mu)\}$ 
9:      $H_{I_k(\mu)} \leftarrow \text{sharded\_gather}(H, I_k(\mu))$        $\triangleright$  Collective: gather item embeddings from all the shards
10:    parfor  $u^* \in U_k(\mu)$  do
11:       $\nabla_{\vec{w}_{u^*}} \leftarrow 0$                                       $\triangleright \mathcal{O}(d^2)$ 
12:       $\nabla_{\vec{w}_{u^*}}^2 \leftarrow \alpha G^I + \lambda$                        $\triangleright \mathcal{O}(d^2)$ 
13:      parfor  $(u^*, i, y) \in S$  do
14:         $\nabla_{\vec{w}_{u^*}} \leftarrow \nabla_{\vec{w}_{u^*}} + y \vec{h}_i$            $\triangleright \mathcal{O}(d)$ 
15:         $\nabla_{\vec{w}_{u^*}}^2 \leftarrow \nabla_{\vec{w}_{u^*}}^2 + \vec{h}_i \otimes \vec{h}_i$    $\triangleright \mathcal{O}(d^2)$ 
16:      end parfor
17:       $\vec{w}_{u^*} \leftarrow (\nabla_{\vec{w}_{u^*}}^2)^{-1} \nabla_{\vec{w}_{u^*}}$             $\triangleright \mathcal{O}(d^3)$ 
18:    end parfor
19:     $W \leftarrow \text{sharded\_scatter}(W, W_{U_k(\mu)})$        $\triangleright$  Collective: scatter user embeddings across all the shards
20:  end for
21:  Perform a similar pass over the item side
22: end for

```

---

operations on MXU are performed with bfloat16. Note that a single float32 number can be decomposed into multiple bfloat16 numbers and float32 MAC operations can be achieved but at reduced performance.

Typically, system resources on a TPU core vary by version. We employ TPU v3 for all our experiments. Each TPU v3 core has 16 GiB of high-bandwidth memory (HBM). A TPU v3 pod can connect a total number of 2048 of such cores, which altogether makes 32 TiB of high-bandwidth distributed memory available for use. Moreover, in a TPU pod, chips are connected through dedicated high-speed, low latency interconnects. They are connected in a 2-D toroidal mesh with each chip connected to its four neighbors such that the communication takes place in four directions. These interconnects are dedicated to chip-chip communication and bypass the CPU networking resources entirely.

We exploit both the size of distributed memory available and dedicated low-latency interconnects in order to efficiently shard very large embedding tables and perform efficient distributed gather and scatter operations. Note that memory usage of a TPU system can be determined at compile time. ALX program code is first converted by JAX into an intermediate representation (IR) which is then fed to the Accelerated Linear Algebra (XLA) compiler. XLA converts it into Low Level Optimizer (LLO) code which can be thought of as assembly code for the TPU system. XLA requires that the shapes of all the tensors should be known at compile time in order for it to perform further compiler level optimizations. This can be a hard constraint to circumvent at first, especially for use cases like sparse matrix factorization. We discuss this at length in Section 4.3.

## 4.2 Algorithm Description

In order to fully utilize the available TPU memory, we uniformly shard both user and item embedding tables ( $W$  and  $H$ ) across TPU cores. As shown in Figure 2, each TPU core  $\mu$  holds a fraction  $W_\mu$  and  $H_\mu$  of both  $W$  and  $H$ .

As shown in Fig 1, a batch of data consisting of several user histories ( $I_k(\mu)$ ) are continuously fed from the host CPU to TPU devices connected to that host. In a pod configuration, multiple hosts are employed in this




Figure 2: Uniform sharding of both embedding tables ( $W$  and  $H$ ) across TPU cores. We define  $m = |U|$  and  $n = |I|$  from notation in Section 3. Indices  $i$  and  $j$  refer to the coordinates of a single TPU core relative to the rest of the available TPUs.

process, each host connected to 8 TPU cores. The flow of computation is entirely identical and parallelized across distinct batches passed to TPU devices. This strategy is often referred to as Single-Program-Multiple-Data (SPMD) technique where the same computation is run on different input data in parallel on different devices.

**sharded\_gather** Once the batch arrives in the memory of TPU core  $\mu$ , the first order of business is to gather embeddings ( $\vec{h}_i$ ) for every item id in those histories. Since the embedding tables  $W$  and  $H$  are sharded, it's likely that the embedding for a certain item id is not present in the item embedding shard that a particular device holds ( $H_\mu$  from Algorithm 2). Thus, we first run a collective *all gather* operation on batch of user histories to collect user histories from all the TPU devices locally. Then each device attempts to gather embeddings for all the user histories collected in the previous step from its own shard of the embedding table. Note that at this point, some embeddings will be invalid since they were not present in  $H_\mu$ . Since we know the bounds of the shards of embedding tables on each device, we can zero out the invalid embeddings.

At this stage, each device contains embeddings for all the user histories to be processed by all the devices. Since for any item id  $i$ , exactly one device holds the embedding of that item in its shard, only that device will be able to gather a non-zero embedding for that item. We exploit this constraint and run *all reduce sum* collective operation on user history embedding tensor. This completes our sharded gather stage, line 9 in Algorithm 2. At the end, each device contains valid embeddings for all the items in its own batch of user histories ( $H_{I_k(\mu)}$ ).

**Solve** Once the item embeddings are present locally in each TPU device, they can be used to accumulate the sufficient statistics  $\nabla_{\vec{w}_{u^*}}$  and  $\nabla^2_{\vec{w}_{u^*}}$ , which are further used to solve a batch of linear system of equations as mentioned in Algorithm 2 lines 10-18. There are several alternatives for solving a linear system of equations (line 17), we implement and analyze their performance in Section 4.5.

**sharded\_scatter** Once the TPU device solves for its batch of user embeddings ( $\vec{w}_{u^*}$ ), they need to be updated in the corresponding shards of the user embedding table  $W$ . To perform this sharded scatter of user embeddings, we employ a strategy similar to sharded gather. More concretely, we start with running *all gather* collective on solved user embedding tensor to collect user embeddings from every device. Then the user embeddings which are out of bounds for this device's shard of the user embedding table are zeroed out. Lastly, user embeddings are added to corresponding indices in the user embedding table.




Figure 3: Illustrating example of how sparse batches are densified for it to be XLA compatible.

**Gramians** Since the embedding tables  $W$  and  $H$  are sharded and can be big enough to not fit in any single core’s memory, it is crucial that the gramian calculation can be decomposed across multiple cores as well. As shown in lines 5-6 in Algorithm 2, this is indeed possible by first calculating local gramian  $G_\mu^I$  and subsequently performing an *all reduce sum* across all the cores in order to obtain the global gramian  $G^I$ .

**Complexity Analysis** Next, we analyse the properties of the ALX algorithm (Alg. 2). The computational costs for computing the sufficient statistics  $\nabla_{\vec{w}_{u^*}}$  and  $\nabla_{\vec{w}_{u^*}}^2$  is  $\mathcal{O}(|S|d^2)$  and for solving them  $\mathcal{O}((|U| + |I|)d^3)$ . Both tasks are distributed over  $M$  cores. The costs per core are on average  $\mathcal{O}(\frac{1}{M}(|S|d^2 + (|U| + |I|)d^3))$ , which implies that theoretically a linear speedup for these steps is possible compared to the non-distributed ALS algorithm (Alg. 1).

Additionally, ALX needs to collect the embeddings  $H_{I_k(\mu)}$  for computing the sufficient statistics from other cores. Since each core process one batch, number of batches being processed scales with number of available cores. The gather and scatter algorithms that we describe, collect all embeddings for a batch in all cores, this means in total  $\mathcal{O}(|S|dM)$  bytes are transferred in one epoch over all machines or  $\mathcal{O}(|S|d)$  per machine. Thus ALX trades off this additional network overhead for a linear data parallelism. For a single core though, this step has a constant runtime, and does not get worse with more machines.

As long as the problem (#machines and dataset size) is bounded by the computational steps, the ALX algorithm should show linear scaling behavior that will tail off as soon as the collection of embeddings becomes the bottleneck. We study these effects in more detail empirically in Section 6.2.

**Alternatives** Note that, as mentioned in Algorithm 1, we just need  $\nabla_{\vec{w}_{u^*}}$  and  $\nabla_{\vec{w}_{u^*}}^2$  to solve for a user embedding and not the whole list of item embeddings corresponding to that user. Thus, an alternative is to build these statistics first without any communication across TPU devices, using only the item embeddings obtained from the local shard of the embedding table on a TPU device. Once every device has partial sums of these statistics, the full statistics can be obtained by running an *all reduce sum* across devices. Note that this shifts the cost of communication across TPU devices from  $\mathcal{O}(d|S|)$  to  $\mathcal{O}(d^2|U|)$ . In our experience, this alternative performed worse in terms of running time on almost every dataset we tried.

### 4.3 Dense Batching

Since XLA compiler re-compiles a computation graph just in time as the shape of the input tensors change, TPUs currently are not suitable for sparse matrix representation and operations. It requires that the shapes for all the dense tensors are fixed at compile time for optimal performance. This is a major challenge in our context since the length of the input rows can be wildly different across examples. If we pad the rows naively to maximum sequence length of any example in the dataset, it can lead to a very inefficient use of resources at best since typically distribution of row lengths has a long tail.

To circumvent this crucial constraint, we employ a strategy we call Dense Batching. As shown in Figure 3, we break each row in the input sparse batch into multiple rows in the dense batch and keep an additional data structure in order to keep track of which rows in the dense batch belong to the same row in the sparse




Figure 4: Comparison of eval metrics when using bfloat16 numerics vs float32. (a) shows the unrecoverable collapse in metrics when using bfloat16.

batch. If the row length of the dense batch is too big for the input example, we pad the rest of the sequence like before. The benefit of breaking the input row into multiple rows in dense batch is that if we choose a reasonable row length for the dense batch, we can avoid most of the waste incurred due to padding. On the other hand, if the row length is too small, we incur proportional cost of keeping the mapping between dense and sparse batch around. In our experience, dense row length of 8 or 16 works quite well.

#### 4.4 Precision

Since modern machine learning use cases are more tolerant to lower precision arithmetic without degrading quality of the models, accelerators are typically designed to exploit it in order to achieve impressive speed ups and memory savings. For example, TPUs natively support bfloat16 [1] floating point numerics which reduces the size of data and weights in memory and allows for faster training.

In our context, as shown in Figure 4, we have found that using bfloat16 numerics naively can lead to collapses in middle of the training procedure, especially when the regularization constant is not high enough. Switching from bfloat16 to float32 entirely would result in doubling the memory requirements for storing the embedding tables and communication cost for performing sharded gather and scatter.

We have found that it is sufficient to keep both the embedding tables in bfloat16 precision, cast the input tensors for solving the linear system of equations to float32 and casting the solution back to bfloat16. This avoids incurring both the extra memory cost of storing the embeddings in higher precision and also communicating them for sharded operations.

#### 4.5 Linear solvers

As emphasized in Algorithm 1, solving the linear regression problem has the highest computational complexity (with respect to  $d$ ) among all the steps. Thus it is crucial to analyze possible alternative for efficiency reasons.

We compare 4 different linear regression solvers commonly used in practice; (1) LU (2) QR (3) Cholesky and (4) Conjugate Gradients. As shown in Figure 5, on TPU, Conjugate Gradients scales most favorably with number of embedding dimensions. Since the matrix multiply unit, called the MXU, in the TPU provides for most of the parallelism, it is comforting to see that, Conjugate Gradients (an iterative algorithm) is able to utilize the MXU much more effectively than other methods which rely on operations which are hard to cast into simple matrix multiplies (e.g. LU's reliance on pivoting).




Figure 5: Comparison of training time per epoch (in seconds), of plausible alternatives of linear system solver on TPU.

#### 4.6 Top-K

Our presentation so far focused on training the model parameters. However, besides training we would like to also evaluate the solution. A typical evaluation use case is to compute the nearest neighbors of an user, e.g., to obtain the "best"  $k$  items for this user. This Top-K retrieval can be slow on TPUs since it relies on comparing a value with all the other values in a list, which has  $\mathcal{O}(n \log n)$  worst case complexity. Fortunately, this operation is needed only at either evaluation or inference time, in order to either compare or materialize results. For cases when this operation becomes painfully slow, we recommend employing a fast but approximate nearest neighbors method. Recent Maximum Inner Product Search (MIPS) algorithms can find top  $k$  neighbors in running time which can scale sub-linearly with the number of items [10, 14, 15].

### 5 WebGraph

As emphasized earlier, our main goal is to create a highly scalable and efficient implementation of large matrix factorization. In order to perform experiments at the scale we desire and concretely understand the scaling properties of ALX, we created a large scale link prediction dataset leveraging already open Common Crawl data scraped from the web. Common Crawl has proven to be an invaluable resource for NLP tasks [3, 16, 9]. In our context, we ignore the textual information and focus on the web links.

Common Crawl keeps a rolling, publicly available web archive of text and non-text data crawled and scraped from HTML files. Unfortunately, the link graph data can be very sparse and needs to be further processed in order to factorize it. We call the processed dataset "WebGraph". Also, in order to increase the value of this resource, we created 6 different version of WebGraph, each varying in the sparsity pattern and locale. We took the following processing steps, in order:

- We started with WAT files from June 2021 crawl.
- Since the outlinks in HTTP-Response-Metadata are stored as relative paths, we convert them to absolute paths using urllib after validating each link.
- To study locale-specific graphs, we further filter based on 2 top level domains: 'de' and 'in', each producing a graph with an order of magnitude less number of nodes.

Dataset Name	Top level domain	Min link count	Num nodes	Num edges
WebGraph-sparse		10	365.4M	29904M
WebGraph-dense		50	136.5M	22158M
WebGraph-de-sparse	de	10	19.7M	1192M
WebGraph-de-dense	de	50	5.7M	824M
WebGraph-in-sparse	in	10	1.5M	149M
WebGrpah-in-dense	in	50	0.5M	122M

Table 1: Stats for different version of WebGraph dataset.

- These graphs can still have arbitrary sparsity patterns and dangling links. Thus we further filter the nodes in each graph to have minimum of  $K \in [10, 50]$  inlinks and outlinks. Note that we only do this processing once, thus this is still an approximation i.e. the resulting graph might have nodes with less than  $K$  links.
- Using both locale and count filters, we finalize 6 versions of WebGraph dataset, summarized in Table 1.

We create and publish training and testing splits for evaluation purposes. The linkage graph is split by row (*source link*) such that 90% of the source links are in the training set and 10% in the testing set. In the test set, for every source link, we hold out 25% of the outlinks as ground truth and rest of the outlinks are meant to be used to obtain the embedding of the source link through Eq. (4). The embedding of the source link is then used to retrieve the top-K nearest neighbor predictions. These predictions are compared with the ground truth outlinks for computing evaluation metrics. This splitting protocol is also known as strong generalization [8].

## 6 Experiments

In this section, we describe our experiments on the WebGraph datasets. We further perform scaling analyses of our proposed implementation.

### 6.1 Results

We finally present our results for all the WebGraph variants. Based on our observations related to precision and choice of linear solvers: (1) we use bfloat16 to store the embedding tables and cast the input to the linear solvers to float32 and (2) Conjugate Gradients was employed for all the results we obtain since that was the fastest linear solver across the board. We use embeddings of dimension 128 and train the model for 16 epochs. In our experience, hyperparameter tuning over both norm penalty ( $\lambda$ ) and unobserved weight ( $\alpha$ ) has been indispensable for good results. On all the WebGraph datasets, we perform a grid search over

- $\lambda \in [5 \times 10^{-2}, 1 \times 10^{-2}, 5 \times 10^{-3}, 1 \times 10^{-3}, 5 \times 10^{-4}, 1 \times 10^{-4}]$
- $\alpha \in [1 \times 10^{-3}, 5 \times 10^{-4}, 1 \times 10^{-4}, 5 \times 10^{-5}, 1 \times 10^{-5}, 5 \times 10^{-6}, 1 \times 10^{-6}]$

Table 2 summarizes the best found hyperparameters and evaluation metrics for all variants of WebGraph.

As shown in Table 2, we measure Recall@20 and Recall@50 on the test set for all the WebGraph variants. One striking thing to note is that iALS (Algorithm 1) is very effective for smaller variants of WebGraph like WebGraph-in and WebGraph-de. Moreover, the results indicate that iALS makes use of the additional linkage data and is more effective on denser versions of WebGraph across the board.

In order to understand the structure of the WebGraph data that iALS is able to extract, we also spot check predictions from the model and perform a more qualitative analysis. One hypothesis for high recall numbers is that the dataset is riddled with outlinks to popular social media web links (facebook, twitter) and iALS is picking up on that. If this is indeed true, it makes the dataset less valuable and our results less

Dataset Name	$\lambda$	$\alpha$	Recall@20	Recall@50
WebGraph-sparse	$5 \times 10^{-2}$	$1 \times 10^{-6}$	0.365*	0.377*
WebGraph-dense	$1 \times 10^{-2}$	$1 \times 10^{-5}$	0.652*	0.724*
WebGraph-de-sparse	$1 \times 10^{-2}$	$5 \times 10^{-6}$	0.901	0.936
WebGraph-de-dense	$5 \times 10^{-4}$	$5 \times 10^{-5}$	0.946	0.964
WebGraph-in-sparse	$5 \times 10^{-3}$	$1 \times 10^{-4}$	0.909	0.941
WebGraph-in-dense	$1 \times 10^{-3}$	$1 \times 10^{-3}$	0.965	0.974

Table 2: Training stats for different version of WebGraph dataset. All the models were trained for 16 epochs with embedding size of 128. Note that for WebGraph-dense and WebGraph-sparse, the recall numbers were calculated using approximate top K since exact top K would be too slow for this size. Thus the recall numbers are only an estimate of the true recall. They should be a lower bound of true recall numbers with high probability.

impressive since a simple popularity based recommender which recommends these popular links all the time would also perform quite well. In reality, our observations from the predictions of the trained models suggest that iALS is able to learn to put web links from the same domain name nearby in the embedding space. We include a few sample predictions in Appendix A.

## 6.2 Scaling Analysis

In this Section, we analyze the scaling properties of ALX as a function of both dataset size and number of TPU available. Since we wanted to maximize the size of the input sparse matrix our system could handle, ALX shards the embedding tables uniformly across TPU cores. This also means that naively scaling the number of available TPU cores to an arbitrary large number can lead to need for excessive network communication. Thus, as we increase the number of TPU cores, we should be able to see a linear decrease in training time up to a certain point, after which the network overhead would prevent the training time to go down in a linear fashion.


In order to confirm our hypothesis, we analyze scaling properties of 4 biggest WebGraph variants in terms of training time as we increase the number of available TPU cores. As shown in Figure 6, even empirically, we do observe the predicted linear decrease in training time up to a sweet spot, after which the network overhead start becoming the bottleneck.

Another thing to note is that, each TPU v3 core has a limited memory (16 GiB). For smaller datasets, whole embedding tables can be fit in a single core. But for larger problems, we need a minimum number of TPUs just to store the embedding tables. For example WebGraph-dense and WebGraph-sparse, as shown in Figure 6, needs at least 8 and 32 TPUs respectively in order to even begin training. For WebGraph-dense we see linear decrease in training time up to 16 TPU cores. For WebGraph-sparse, initial requirement is large enough for it to be bottleneck-ed by network overhead even with a minimum number of TPUs required to store the embedding tables in memory.


## 7 Conclusion

We designed, implemented and analyzed a new TPU based architecture for large scale distributed matrix factorization using Alternating Least Squares. The design circumvents specific restrictions from XLA (e.g. static shapes) while exploiting favorable properties of the TPU architecture like dedicated chip-to-chip inter-connects and move from exact solvers (like Cholesky) to iterative solvers like Conjugate Gradients.


In addition to the ALX framework, we also release a large scale link prediction dataset called WebGraph, based on data we obtained from CommonCrawl. Our aim for releasing these datasets is to spur research into developing techniques for handling very large scale sparse matrices. We also use this dataset to illustrate the speed and scaling abilities of ALX.




(a) WebGraph-de-dense



(b) WebGraph-de-sparse



(c) WebGraph-dense



(d) WebGraph-sparse

Figure 6: Scaling analysis of running time as number of TPU cores are increased. Each figure plots the time taken to train for one epoch in seconds.

The code will be open-sourced and can be easily run on Google Cloud. In fact, we illustrated that medium scale sparse matrix (WebGraph-dense of size 135M x 135M with 22B edges) can be factorized in a colab connected to 8 TPU cores in less than a day. Finally, we have designed the ALX framework with scalability in mind. With 256 TPU cores, one epoch of the largest WebGraph variant, WebGraph-sparse (365M x 365M sparse matrix) takes around 20 minutes to finish (5.5 hours for the whole training run). The final model has around 100B parameters. Based on the projections for bigger datasets and in our experience, ALX can comfortably scale to matrices of 1B x 1B in size. We hope that our work inspires further improvements in both scalable methods and implementations of large scale matrix factorization.

## 8 Acknowledgment

We thank many Google colleagues for helping at various stages of this project. In particular, we are grateful to the JAX team for numerous discussions, especially James Bradbury and Skye Wanderman-Milne; Blake Hechtman for help with XLA and Rasmus Larsen for useful discussions about performance of linear solvers on TPUs. We also thank Nicolas Mayoraz and John Anderson for reading earlier drafts of this paper and providing valuable feedback.

## References

- [1] bfloat16 and tensorflow models. <https://cloud.google.com/tpu/docs/bfloat16>, 2021.
- [2] Tpu types and zones. <https://cloud.google.com/tpu/docs/types-zones>, 2021.
- [3] Christian Buck, Kenneth Heafield, and Bas van Ooyen. N-gram counts and language models from the Common Crawl. In *Proceedings of the Ninth International Conference on Language Resources and Evaluation (LREC'14)*, pages 3579–3584, Reykjavik, Iceland, May 2014. European Language Resources Association (ELRA).
- [4] Yifan Hu, Yehuda Koren, and Chris Volinsky. Collaborative filtering for implicit feedback datasets. In *Proceedings of the 2008 Eighth IEEE International Conference on Data Mining, ICDM '08*, pages 263–272, 2008.
- [5] Aleksandar Ilic and Maja Kabiljo. Recommending items to more than a billion people. <https://engineering.fb.com/2015/06/02/core-data/recommending-items-to-more-than-a-billion-people/>, 2015. Accessed: 2021-11-18.
- [6] Walid Krichene, Nicolas Mayoraz, Steffen Rendle, Li Zhang, Xinyang Yi, Lichan Hong, Ed Chi, and John Anderson. Efficient training on very large corpora via gramian estimation. In *ICLR 2019*, 2019.
- [7] Yucheng Low, Danny Bickson, Joseph Gonzalez, Carlos Guestrin, Aapo Kyrola, and Joseph M. Hellerstein. Distributed graphlab: A framework for machine learning and data mining in the cloud. *Proc. VLDB Endow.*, 5(8):716–727, apr 2012.
- [8] Benjamin Marlin. Collaborative filtering: A machine learning perspective. Technical report, 2004.
- [9] Colin Raffel, Noam Shazeer, Adam Roberts, Katherine Lee, Sharan Narang, Michael Matena, Yanqi Zhou, Wei Li, and Peter J. Liu. Exploring the limits of transfer learning with a unified text-to-text transformer, 2020.
- [10] Parikshit Ram and Alexander G. Gray. Maximum inner-product search using cone trees. *ArXiv*, abs/1202.6101, 2012.
- [11] Steffen Rendle, Walid Krichene, Li Zhang, and Yehuda Koren. Revisiting the performance of ials on item recommendation benchmarks, 2021.

- [12] Steffen Rendle, Li Zhang, and Yehuda Koren. On the difficulty of evaluating baselines: A study on recommender systems, 2019.
- [13] Sebastian Schelter, Venu Satuluri, and Reza Zadeh. Factorbird: a parameter server approach to distributed matrix factorization. In *NeurIPS Workshop on Distributed Matrix Computations*, 2014.
- [14] Fumin Shen, Wei Liu, Shaoting Zhang, Yang Yang, and Heng Tao Shen. Learning binary codes for maximum inner product search. In *2015 IEEE International Conference on Computer Vision (ICCV)*, pages 4148–4156, 2015.
- [15] Anshumali Shrivastava and Ping Li. Asymmetric lsh (alsh) for sublinear time maximum inner product search (mips). In *Proceedings of the 27th International Conference on Neural Information Processing Systems - Volume 2*, NIPS’14, page 2321–2329, Cambridge, MA, USA, 2014. MIT Press.
- [16] Jason R. Smith, Herve Saint-Amand, Magdalena Plamada, Philipp Koehn, Chris Callison-Burch, and Adam Lopez. Dirt cheap web-scale parallel text from the Common Crawl. In *Proceedings of the 51st Annual Meeting of the Association for Computational Linguistics (Volume 1: Long Papers)*, pages 1374–1383, Sofia, Bulgaria, August 2013. Association for Computational Linguistics.
- [17] Wei Tan, Liangliang Cao, and Liana Fong. Faster and cheaper: Parallelizing large-scale matrix factorization on gpus. In *Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing*, HPDC ’16, page 219–230, New York, NY, USA, 2016. Association for Computing Machinery.
- [18] Wei Tan, Shiyu Chang, Liana Fong, Cheng Li, Zijun Wang, and Liangliang Cao. Matrix factorization on gpus with memory optimization and approximate computing. In *Proceedings of the 47th International Conference on Parallel Processing*. ACM, 2018.
- [19] Burak Yavuz, Xiangrui Meng, and Reynold Xin. Scalable collaborative filtering with apache spark mllib. <https://databricks.com/blog/2014/07/23/scalable-collaborative-filtering-with-spark-mllib.html>, 2014. Accessed: 2021-11-18.
- [20] Hyokun Yun, Hsiang-Fu Yu, Cho-Jui Hsieh, S. V. N. Vishwanathan, and Inderjit Dhillon. Nomad: Non-locking, stochastic multi-machine algorithm for asynchronous and decentralized matrix completion. *Proc. VLDB Endow.*, 7(11):975–986, jul 2014.
- [21] Yong Zhuang, Wei-Sheng Chin, Yu-Chin Juan, and Chih-Jen Lin. A fast parallel sgd for matrix factorization in shared memory systems. In *Proceedings of the 7th ACM Conference on Recommender Systems*, RecSys ’13, page 249–256, New York, NY, USA, 2013. Association for Computing Machinery.



Figure 7: WebGraph-IN-dense example predictions

## A Examples

Nearest neighbors predictions from the model trained with WebGraph-IN-dense and WebGraph-de-sparse data respectively.

<a href="https://studiengaenge.zeit.de/studienangebote/fachgruppe/wirtschaftswissenschaften-rechtswissenschaften">https://studiengaenge.zeit.de/studienangebote/fachgruppe/wirtschaftswissenschaften-rechtswissenschaften</a>	<a href="https://www.zeit.de/administratives/agb-kommentare-artikel">https://www.zeit.de/administratives/agb-kommentare-artikel</a>
	<a href="https://ranking.zeit.de/che/de/">https://ranking.zeit.de/che/de/</a>
	<a href="https://ranking.zeit.de/che/de/orte">https://ranking.zeit.de/che/de/orte</a>
	<a href="https://studiengaenge.zeit.de/sit">https://studiengaenge.zeit.de/sit</a>
	<a href="https://www.zeit.de/impressum/index">https://www.zeit.de/impressum/index</a>
	<a href="https://datenschutz.zeit.de/zon">https://datenschutz.zeit.de/zon</a>
	<a href="https://marktplatz.zeit.de/kennenlernen/">https://marktplatz.zeit.de/kennenlernen/</a>
	<a href="https://shop.zeit.de/">https://shop.zeit.de/</a>
<a href="https://www.cologne.de/shopping/eau-de-cologne.html">https://www.cologne.de/shopping/eau-de-cologne.html</a>	<a href="https://www.cologne.de/shopping/eau-de-cologne.html">https://www.cologne.de/shopping/eau-de-cologne.html</a>
	<a href="https://www.koeln.de/service/werben_auf_koeln.de">https://www.koeln.de/service/werben_auf_koeln.de</a>
	<a href="https://www.koeln.de/service/nutzungsbedingungen">https://www.koeln.de/service/nutzungsbedingungen</a>
	<a href="https://www.koeln.de/wetter/">https://www.koeln.de/wetter/</a>
	<a href="https://www.cologne.de/">https://www.cologne.de/</a>
	<a href="https://www.hrs.de/">https://www.hrs.de/</a>
<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=16022&amp;search=%21related15488">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=16022&amp;search=%21related15488</a>	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15492&amp;search=%21related15480">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15492&amp;search=%21related15480</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15514&amp;search=%21related15382">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15514&amp;search=%21related15382</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=16032&amp;search=%21related15386">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=16032&amp;search=%21related15386</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15698&amp;search=%21related15474">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15698&amp;search=%21related15474</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15575&amp;search=%21related15941">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15575&amp;search=%21related15941</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15460&amp;search=%21related15781">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15460&amp;search=%21related15781</a>
	<a href="https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15446&amp;search=%21related15911">https://rs.cms.hu-berlin.de/peircearchive/pages/view.php?ref=15446&amp;search=%21related15911</a>
<a href="https://www.wenz.de/p/partnerring-diamantiert-543504?sku=543504540">https://www.wenz.de/p/partnerring-diamantiert-543504?sku=543504540</a>	<a href="https://www.wenz.de/payback/">https://www.wenz.de/payback/</a>
	<a href="https://www.wenz.de/mobile-app/">https://www.wenz.de/mobile-app/</a>
	<a href="https://www.wenz.de/">https://www.wenz.de/</a>
	<a href="https://www.wenz.de/sicher-zuhause-einkaufen/">https://www.wenz.de/sicher-zuhause-einkaufen/</a>
	<a href="https://www.wenz.de/herren-hemden-guide/">https://www.wenz.de/herren-hemden-guide/</a>
	<a href="https://www.wenz.de/wohnen-vasen/">https://www.wenz.de/wohnen-vasen/</a>
	<a href="https://www.wenz.de/p/diemer-gold-zopfkette-762401?sku=762401000">https://www.wenz.de/p/diemer-gold-zopfkette-762401?sku=762401000</a>

Figure 8: Webgraph-DE-sparse example predictions