



(a) v1 sparse baseline




the next window waits for this one

(b) v3 overlapped



the load hides behind the compute

(c) v4 banked



T nonzero taps issued per cycle