### Project 1: Pipelined CPU using Verilog

2016.11.23

# Project 1

- 最多三人一組, 請在( https://goo.gl/AY1c2N ) 確認分組, 分組有問題的話請寄信給助教
- Deadline:
  - Deadline: 12/12(一) (3 weeks) 午夜12:00
- Demo:
  - 另行公佈時段給各組填寫(約在繳交後一週左右)
  - 內容:執行程式給助教檢查,回答數個相關問題
  - 需全員到齊

# Require

- Required Instruction Set:
  - and
  - or
  - add
  - sub
  - mul
  - addi
  - lw
  - **–** sw
  - beq
  - \_

ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	x	x
ALUSrc	0	1	1	1	0	x
MemtoReg	0	0	1	x	x	x
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	xxx


### Require

- Register File: 32 Register (Write When clock rising edge)
- Instruction Memory: 1KB
- Data Memory: 32 Bytes
- Data Path & Module Name
- MUL OpCode: 0 rs rt rd 0 0x18
- Hazard handling
  - Data hazard
    - Implement the Forwarding Unit to reduce or avoid the stall cycles.
    - The data dependency instruction follow "lw" must stall 1 cycle.
    - No need forwarding to ID stage
  - Control hazard :
    - The instruction follow 'beq' or 'j' instruction may need stall 1 cycle.
    - Pipeline Flush

### Data hazard

• 不需要forwarding 到 ID stage!

```
Time (in clock cycles) -
                  CC 1
                            CC 2
                                       CC3
                                                 CC 4
                                                           CC 5
                                                                      CC 6
                                                                                CC 7
                                                                                          CC 8
                                                                                                     CC 9
Value of register $2: 10
                                                          10/-20
                              10
                                        10
                                                  10
                                                                      - 20
                                                                                - 20
                                                                                           -20
                                                                                                     - 20
 Value of EX/MEM: X
                              Х
                                        Х
                                                 -20
                                                             Х
                                                                       Х
                                                                                  Х
                                                                                            Х
                                                                                                      Х
 Value of MEM/WB: X
                                                  Х
                              Х
                                        Х
                                                            -20
                                                                       Х
                                                                                  X
                                                                                            Х
                                                                                                      Х
```



# **Forwarding Control**

Mux control	Source	Explanation	
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.	
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.	
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.	
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.	
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.	
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.	

#### 1. EX hazard

if (EX/MEM.RegWrite

and (EX/MEM.RegisterRd  $\neq$  0)

and (EX/MEM.RegisterRd=ID/EX.RegisterRs))

ForwardA = 10

#### 2. MEM hazard

if (MEM/WB.RegWrite

and (MEM/WB.RegisterRd ≠ 0)

and (MEM/WB.RegisterRd=ID/Ex.RegisterRs))

ForwardA = 01

if (EX/MEM.RegWrite

and (EX/MEM.RegisterRd  $\neq$  0)

and (EX/MEM.RegisterRd=ID/Ex.RegisterRt))

ForwardB = 10

if (MEM/WB.RegWrite

and (MEM/WB.RegisterRd ≠ 0)

and (MEM/WB.RegisterRd=ID/Ex.RegisterRt))

ForwardB = 01

### Stall & Flush

- In testbench.v
- Can be changed depends on your own design.

### Require (cont.)

- (80%) Source code (put all .v file into "code" directory)
  - CPU module
    - Basic (40%)
    - Data forwarding (20%)
    - Data hazard (lw stall) (10%)
    - Control hazard (flush) (10%)
  - TestBench (may need to modified)
    - Initialize storage units
    - Load instruction.txt into instruction memory
    - Create clock signal
    - Output cycle count in each cycle
    - Output Register File & Data Memory in each cycle
    - Print result to output.txt
  - TestData
    - Fibonacci
- (20%) Report (project1\_teamXX.doc)
  - Members & Team Work
    - 須註明組員工作分配比例
  - How do you implement this Pipelined CPU.
  - Explain the implementation of each module.
  - Problems and solution of this project.
- Put all files and directory into project1 teamXX VO

### Require (cont.)

- Fibonacci
  - Set Input n into data memory at 0x00
  - CPU.Data\_Memory.memory[0] = 8'h5;

```
// Initialzation
addi $a0, $r0, 0 // $a0 = 0
addi $t0. $r0. 0 // $t0 = 0
addi $t1, $r0, 1 // $t1 = 1
addi $s1, $r0, 0 // $s1 = 0
addi $s2, $r0, 1 // $s2 = 1
// Load number n from data memory
lw $s0, 0($a0)
addi $s4, $s0, 0 // save input value in $s4
// Calculate the Fibonacci Number
loop:
sub $s0, $s0, $t1 //subu $s0, 1
add $s1, $s1, $s2
addi $s3, $s2, 0 //move $s3, $s2
addi $s2, $s1, 0 //move $s2, $s1
addi $s1, $s3, 0 //move $s1, $s3
beg $s0, $t0, finish //bne $s0, $zero, loop
j loop
```

```
// Store the result finish: sw $s1, 4($a0)

// Calculate the input and output and Store and $t2, $s1, $r0 or $t3, $s1, $r0 add $t4, $s1, $t4 sub $t5, $s1, $t4 mul $t6, $s1, $t4 mul $t6, $s1, $t4 sw $t2, 8($a0) sw $t3, 12($a0) sw $t4, 16($a0) sw $t5, 20($a0) sw $t6, 24($a0)
```

Change instruction sequence if needed, to avoid ID-forwarding.

# **Output Example**

```
Cycle counts
                                                           Pipeline Flush
                    CPU Start
                                     Pipeline Stall
                     0, Start = 0, Stall = 0, Flush = 0
  cycle =
  PC =
                 0
  Registers
  RO(rO) =
                     0, R8 (t0) =
                                            0. R16(s0) =
                                                                  0, R24(t8) =
  R1(at) =
                     0, R9 (t1) =
                                            0, R17(51) =
                                                                  0, R25(t9) =
  R2(v0) =
                     0, R10(t2) =
                                            0, R18(52) =
                                                                  0, R26(k0) =
  R3(v1) =
                     0, R11(t3) =
                                            0, R19(53) =
                                                                  0, R27(k1) =
  R4(a0) =
                     0, R12(t4) =
                                            0, R20(54) =
                                                                  0, R28(qp) =
                                                                  0, R29(sp) =
  R5(a1) =
                     0, R13(t5) =
                                            0, R21(s5) =
  R6(a2) =
                     0, R14(t6) =
                                            0, R22(56) =
                                                                  0, R30(58) =
  R7(a3) =
                     0, R15(t7) =
                                            0, R23(57) =
                                                                  0, R31(ra) =
  Data Memory: 0x00 =
  Data Memory: 0x04 =
  Data Memory: 0x08 =
  Data Memory: 0x0c =
  Data Memory: 0x10 =
  Data Memory: 0x14 =
```

Data Memory: 0x18 = Data Memory: 0x1c =

### Data Path & Module

