



Introduction to SMV Part 2

Arie Gurfinkel (SEI/CMU)

based on material by Prof. Clarke and
others



Software Engineering Institute | Carnegie Mellon

© 2011 Carnegie Mellon University

Brief Review



Software Engineering Institute | Carnegie Mellon

© 2011 Carnegie Mellon University

Symbolic Model Verifier (SMV)

Ken McMillan, *Symbolic Model Checking: An Approach to the State Explosion Problem*, 1993.

Finite-state Systems described in a specialized language

Specifications given as CTL formulas

Internal representation using ROBDDs

Automatically verifies specification or produces a counterexample



A Sample SMV Program (short.smv)

```
MODULE main
VAR
    request: boolean;
    state: {ready, busy};
ASSIGN
    init(state) := ready;
    next(state) :=
        case
            state=ready & request: busy;
            TRUE      : {ready, busy};
        esac;
SPEC AG(request -> AF (state = busy))
```



A Three-Bit Counter

```
MODULE main
VAR
    bit0 : counter_cell(TRUE);
    bit1 : counter_cell(bit0.carry_out);
    bit2 : counter_cell(bit1.carry_out);

SPEC AG AF bit2.carry_out

MODULE counter_cell(carry_in)
VAR
    value : boolean;
ASSIGN
    init(value) := FALSE;
    next(value) := value xor carry_in;
DEFINE
    carry_out := value & carry_in;
```





value + carry_in mod 2



module instantiations

module declaration



Inverter Ring

```
MODULE main
```

```
VAR
```

```
    gate1 : process inverter(gate3.output);  
    gate2 : process inverter(gate1.output);  
    gate3 : process inverter(gate2.output);
```

```
SPEC (AG AF gate1.output) & (AG AF !gate1.output)
```

```
MODULE inverter(input)
```

```
VAR
```

```
    output : boolean;
```


```
ASSIGN
```

```
    init(output) := FALSE;
```

```
    next(output) := !input;
```

```
FAIRNESS
```

```
running
```



Fairness

FAIRNESS Ctlform

- Assumed to be true infinitely often
- Model checker only explores paths satisfying fairness constraint
- Each fairness constraint must be true infinitely often

If there are no fair paths

- All existential formulas are false
- All universal formulas are true

FAIRNESS running



Software Engineering Institute

| Carnegie Mellon

© 2011 Carnegie Mellon University

Can A TRUE Result of Model Checker be Trusted

Antecedent Failure [Beatty & Bryant 1994]

- A temporal formula $AG(p \Rightarrow q)$ suffers an *antecedent failure* in model M iff $M \models AG(p \Rightarrow q)$ AND $M \models AG(\neg p)$

Vacuity [Beer et al. 1997]

- A temporal formula φ is satisfied *vacuously* by M iff there exists a sub-formula p of φ such that $M \models \varphi[p \leftarrow q]$ for every other formula q
- e.g., $M \models AG(r \Rightarrow AF a)$ and $M \models AG(r \Rightarrow AF \neg a)$ and $AG(r \Rightarrow AF \neg r)$ and $AG(r \Rightarrow AF FALSE)$, ...



Vacuity Detection: Single Occurrence

φ is vacuous in M iff there exists an occurrence of a subformula p such that

- $M \models \varphi[p \leftarrow \text{TRUE}]$ and $M \models \varphi[p \leftarrow \text{FALSE}]$

$$\frac{M \models AG(\text{req} \Rightarrow AF \text{ TRUE})}{M \models AG \text{ TRUE}}$$

$$\frac{M \models AG(\text{req} \Rightarrow AF \text{ FALSE})}{M \models AG \neg \text{req}}$$

$$\frac{M \models AG(\text{TRUE} \Rightarrow AF \text{ ack})}{M \models AG \text{ AF ack}}$$

$$\frac{M \models AG(\text{FALSE} \Rightarrow AF \text{ ack})}{M \models AG \text{ TRUE}}$$



Detecting Vacuity in Multiple Occurrences: ACTL

An *ACTL* φ is vacuous in M iff there exists an a subformula p such that

- $M \models \varphi[p \leftarrow x]$, where x is a non-deterministic variable

Is $AG(\text{req} \Rightarrow AF \text{ req})$ vacuous? Should it be?

$$\frac{M \models AG(x \Rightarrow AF x)}{M \models AG \text{ TRUE}}$$

Always vacuous!!!

Is $AG(\text{req} \Rightarrow AX \text{ req})$ vacuous? Should it be?

$$\frac{M \models AG(x \Rightarrow AX x)}{\text{can't reduce}}$$

Can be vacuous!!!



Run NuSMV

NuSMV [options] inputFile

- -int interactive mode
- -lp list all properties
- -n X check property number X
- -ctt check totality of transition relation
- -old compatibility mode
- -ofm file output flattened model



Using NuSMV in Interactive Mode

Basic Usage

- **go**
 - prepare model for verification
- **check_ctlspec**
 - verify properties

Simulation

- **pick_state [-i] [-r]**
 - pick initial state for simulation [interactively] or [randomly]
- **simulate [-i] [r] s**
 - simulate the model for ‘s’ steps [interactively] or [randomly]
- **show_traces**
 - show active traces



Useful Links

NuSMV home page

- <http://nusmv.fbk.eu/>

NuSMV tutorial

- <http://nusmv.fbk.eu/NuSMV/tutorial/v25/tutorial.pdf>

NuSMV user manual

- <http://nusmv.fbk.eu/NuSMV/userman/v25/nusmv.pdf>

NuSMV FAQ

- <http://nusmv.fbk.eu/faq.html>

NuSMV on Andrew

- /afs/andrew.cmu.edu/usr6/soonhok/public/NuSMV-zchaff-2.5.3-x86_64-redhat-linux-gnu/

NuSMV examples

- <NuSMV>/share/nusmv/examples

Ken McMillan, *Symbolic Model Checking: An Approach to the State Explosion Problem*, 1993

- <http://www.kenmcmil.com/pubs/thesis.pdf>



Software Engineering Institute | Carnegie Mellon

© 2011 Carnegie Mellon University

14

Today: 3 Examples

Mutual Exclusion

Bus Protocol

Traffic Light Controller



Software Engineering Institute | Carnegie Mellon

© 2011 Carnegie Mellon University

15

Example 1: Mutual Exclusion

Two processes want access to a shared resource

- they go through idle, trying, critical states

Safety (Mutual Exclusion)

- Only one process can be in the critical section at any given time
 - AG (!(p0 = critical & p1 = critical))

Liveness (No Starvation)

- If a process is trying to enter critical section, it eventually enters it
 - AG (p0 = trying -> AF p0 = critical)




SMV Example: Bus Protocol

Ed Clarke


Daniel Kroening

Carnegie Mellon University



Carnegie Mellon

Overview



Preliminaries:

- Single, shared bus
- Every node can broadcast on this bus

Design goals:

- Collision free operation
- Priorities for the nodes

Similar busses are used in the automotive industry

- CAN
- Byteflight

Basic Idea

Operation Principle



- Round based algorithm
- First person to start sending gets the bus

Achieve design goals by:


- Assign unique time to each node
- Guarantees Collision free operation
- The node with the lower time gets priority




Example





Example





Example





Example





Example




Example



Example



Example



SMV Model

Design:

- A state machine controls each node
- Counter keeps track of clock

Counter:

- Reset if someone sends
- Increment otherwise


```
MODULE node(bus_active)
VAR counter: 0 .. 99;

ASSIGN
  next(counter):=
    case
      bus_active : 0;
      counter < 99: counter + 1;
      TRUE: 99;
    esac;
```

SMV Model

Design:

- **A state machine controls each node**
- Counter keeps track of the clock



SMV Model

```
MODULE node(priority, bus_active)
VAR
    counter: 0 .. 99;
    state: { busy, skip, waiting, sending };

ASSIGN
    init(state):=busy;

    next(state):= case
        state=busy & beginning          : { skip, waiting };
        state=busy                         : busy;
        state=skip & bus_active           : busy;
        state=skip                         : skip;
        state=waiting & bus_active       : waiting;
        state=waiting & counter=priority: sending;
        state=waiting: waiting;
        state=sending: { busy, sending };
    esac;
```

SMV Model

```
MODULE main

VAR

    node1: node(1, bus_active);
    node2: node(2, bus_active);
    node3: node(3, bus_active);
    node4: node(4, bus_active);

DEFINE

    bus_active:=node1.is_sending | node2.is_sending |
                node3.is_sending | node4.is_sending;
```

Properties

Desired Properties

- Safety: Only one node uses the bus at a given time

SPEC AG (node1.is_sending -> (!node2.is_sending & !node3.is_sending & !node4.is_sending))

SPEC AG (node2.is_sending -> (!node1.is_sending & !node3.is_sending & !node4.is_sending))

SPEC AG (node3.is_sending -> (!node1.is_sending & !node2.is_sending & !node4.is_sending))

SPEC AG (node4.is_sending -> (!node1.is_sending & !node2.is_sending & !node3.is_sending))

Properties

Desired Properties

- Liveness: a node that is waiting for the bus will eventually get it, given that the nodes with higher priority are fair

FAIRNESS node1.is_skipping

FAIRNESS node1.is_skipping & node2.is_skipping

FAIRNESS node1.is_skipping & node2.is_skipping & node3.is_skipping

SPEC AG AF bus_active


SPEC AG(node1.is_waiting -> AF node1.is_sending)

SPEC AG(node2.is_waiting -> AF node2.is_sending)

SPEC AG(node3.is_waiting -> AF node3.is_sending)

SPEC AG(node4.is_waiting -> AF node4.is_sending)

Traffic Light Controller



based on slides by
Himanshu Jain


Carnegie Mellon

Outline



- ❖ Modeling Traffic Light Controller in SMV
- ❖ Properties to Check
- ❖ Four different SMV models for traffic light controller

Scenario

N




W




S

No turning



Binary traffic lights



N




S




W



Safety Property



This should not
happen



N




S



W

Safety Property

N



W



This should not
happen

S




Liveness Property



N




W



S

Liveness Property


N



W



S



Traffic in each
direction must be
served

Let's Model all of this in NuSMV


SMV variables

Three Boolean
variables track the
status of the lights




N


North.Go=F



South.Go=F



S



W

West.Go=T

SMV variables

Three Boolean variables sense the traffic in each direction

West.Sense =F

North.Sense =T



N



S

South.Sense =T

W

Properties

1/2

- ❖ Mutual exclusion
 - ❖ $\text{AG } !(\text{West.Go} \wedge (\text{North.Go} \mid \text{South.Go}))$
- ❖ Liveness (e.g., in North direction)
 - ❖ $\text{AG } (\text{North.Sense} \wedge \neg \text{North.Go} \rightarrow \text{AF North.Go})$
- ❖ Similarly for South and West directions

Properties

2/2

❖ No strict sequencing

- * We don't want the traffic lights to give turns to each other (if there is no need for it)
- * For example, if there is no traffic on west lane, we do not want West.Go becoming TRUE periodically

❖ We can specify such properties partially

- * AG (West.Go ->
 $A[West.Go \cup \neg West.Go \wedge A[\neg West.Go \cup South.Go \mid North.Go]])$)
- * See code for other such properties
- * We want these properties to FAIL

SMV modules

North module
will control



N

South module
will control



S

West module
will control



W

Main module

- Initialize variables
- Start all modules

What if north light
is always green
and there is always
traffic in north
direction???

N



S



W



Fairness Constraints

- ❖ What if a light is always green and there is always traffic in its direction
- ❖ We will avoid such scenarios by means of fairness constraints
 - ❖ FAIRNESS !(Sense & Go)
 - ❖ FAIRNESS running
- ❖ *In any infinite execution, there are infinite number of states where either the light is red or there is no traffic in its direction*

Implementations...

Some more variables

- ❖ To ensure mutual exclusion
 - ★ We will have two Boolean variables
 - ★ NS_lock: denotes locking of north/south lane
 - ★ EW_lock: denotes locking of west lane

- ❖ To remember that there is traffic on a lane
 - ★ Boolean variable: North.Req
 - ★ If North.Sense becomes TRUE, then North.Req is set to TRUE
 - ★ Similarly, for South.Req and West.Req

traffic1.smv: main module

```
MODULE main

VAR
    -- Lock for North-South direction
    NS_lock : boolean;
    -- Lock for East-West direction
    EW_lock : boolean;

    North : process North (NS_lock, EW_lock, South.Go);
    South : process South (NS_lock, EW_lock, North.Go);
    West  : process West (EW_lock, NS_lock);

ASSIGN
    init (NS_lock) := FALSE;
    init (EW_lock) := FALSE;
...
```

traffic1.smv: North module

1/2

```
MODULE North (NS_lock, EW_lock, FriendGo)
VAR
    Go      : boolean;
    Sense   : boolean;
    Req     : boolean;
    State   : {idle, entering, critical, exiting};

ASSIGN
    init (State) := idle;
    next (State) :=
        case
            State = idle & Req : entering;
            State = entering & !EW_lock : critical;
            State = critical & !Sense : exiting;
            State = exiting : idle;
            TRUE : State;
        esac;
```

traffic1.smv: North module

2/2

```
next (NS_lock) :=
  case
    State = entering & !EW_lock : TRUE;
    State = exiting   & !FriendGo : FALSE;
    TRUE: NS_lock;
  esac;

init (Req) := FALSE;
next (Req) :=
  case
    State = exiting : FALSE;
    Sense: TRUE;
    TRUE: Req;
  esac;
```

```
init (Go) := FALSE;
next (Go) :=
  case
    State = critical : TRUE;
    State = exiting   : FALSE;
    TRUE : Go;
  esac;
```

South is symmetric

West is a bit simpler (no East)

Let's run NuSMV!!!

Mutual Exclusion CEX

1. All variables FALSE
2. North.Sense = T (North Run)
3. North.Sense=F, North.Req = T
4. North.State = entering
5. **NS_lock=T**, North.Sense=T, North.State=critical
6. South.Sense=T (South Run)
7. South.Sense=F, South.Req=T
8. South.State = entering
9. South.State = critical
10. South.Go = T, South.State = exiting
11. West.Sense=T (West Run)
12. West.Sense=F, West.Req=T
13. West.State=entering
14. **NS_lock=F**, South.Go=F, South.Req=F, South.State=idle (South Run)
15. **EW_lock=T**, West.State=critical, West.Sense=T (West Run)
16. **North.Go=T**, North.Sense=F (North Run)
17. **West.Go=T**, West.Sense=F (West Run)

traffic1.smv: North module

1/2

```
MODULE North (NS_lock, EW_lock, FriendGo)
VAR
    Go      : boolean;
    Sense   : boolean;
    Req     : boolean;
    State   : {idle, entering, critical}
ASSIGN
    init (State) := idle;
    next (State) :=
        case
            State = idle & Req : entering;
            State = entering & !EW_lock : critical;
            State = critical & !Sense : exiting;
            State = exiting : idle;
            TRUE : State;
        esac;
```

```
    init (Go) := FALSE;
    next (Go) :=
        case
            State = critical : TRUE;
            State = exiting   : FALSE;
            TRUE : Go;
        esac;
```

traffic2.smv: fix

DEFINE

```
EnterCritical := State = entering & !EW_lock;
```

ASSIGN

```
init (State) := idle;
```

```
next (State) :=  
  case
```

```
    State = idle & Req : entering;
```

```
    EnterCritical : critical;
```

```
    State = critical & !Sense : exiting;
```

```
    State = exiting : idle;
```

```
    TRUE : State;
```

```
  esac;
```

```
init (Go) := FALSE;
```

```
next (Go) :=
```

```
  case
```

```
    EnterCritical : TRUE;
```

```
    State = exiting : FALSE;
```


```
    TRUE : Go;
```

```
  esac;
```

Model checking traffic2.smv

- ❖ Mutual exclusion property is satisfied
- ❖ Liveness property for North direction fails
 - ❖ $\text{AG } ((\text{Sense} \wedge \neg \text{Go}) \rightarrow \text{AF Go}) \text{ IN North}$

CEX for Liveness is a Fair Cycle



Add ‘Turn’ to Ensure Liveness

- ❖ This is in traffic3.smv
- ❖ Use Peterson’s mutual exclusion algorithm
- ❖ Introduce a variable Turn
 - * Turn : {nst, wt}
 - * If I have just exited the critical section, offer Turn to others

traffic3.smv: Adding Turn

DEFINE

```
EnterCritical :=
    State = entering & !EW_lock & (Turn = nst | !OtherReq);

next (Turn) :=
    case
        State = exiting & Turn = nst & !FriendReq : wt;
        TRUE : Turn;
    esac;
```

Similar change in West module

Model check again...

- ❖ Mutual still exclusion holds!
- ❖ What about liveness properties
 - * In north direction? **HOLDS**
 - * In south direction? **HOLDS**
 - * In west direction? **FAILS** ☹

traffic4.smv

- ❖ Two extra variables to distinguish between North and South completion
 - ★ **North.Done, South.Done**
- ❖ When North exits critical section
 - ❖ **North.Done is set to TRUE**
 - ❖ Similarly for South.Done
- ❖ When West exits
 - ❖ both **South.Done and North.Done are set to FALSE**

traffic4.smv: North Module

```
init (Done) := FALSE;
next (Done) :=
    case
        State = exiting : TRUE;
        TRUE : Done;
    esac;

next (Turn) :=
    case
        State = exiting & Turn = nst & !FriendReq : wt;
        State = exiting & Turn = nst &
                    FriendDone & OtherReq : wt;
        TRUE : Turn;
    esac;
```

Hurray!

- ❖ Mutual exclusion holds
- ❖ Liveness for all three directions holds
- ❖ No Strict sequencing

Possible extensions

- ❖ Allow for north, south, east, and west traffic
- ❖ Allow for cars to turns
- ❖ Replace specific modules by a single generic one
 - * Instantiate it four times
 - * Once for each direction
- ❖ Ensure properties without using fairness constraints