# **UMA & Optimus Schematics Document**

## IVY Bridge(rPGA989)

## **Intel PCH(Panther Point)**


DY :NotInstalled

UMA: UMA platform installed

OPS:Optimus

CR:Chief River

V: V-Series installed



	5 4			
PCH St	rapping Chief River Schematic Checklist Rev0.72			
Name	Schematics Notes			
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k\Omega - 10-k\Omega weak pull-up resistor.			
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".			
GNT3#/GPI055 GNT2#/GPI053 GNT1#/GPI051	Mobile: Used as GPIO only			
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor.  Disable Danbury: Eft floating, no pull-down required.			
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)			
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.			
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.  High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently.  Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.			
HDA SDO				
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.			
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality.  Note: This is an un-muxed signal.  This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is lo Sampled at rising edge of RSMRST#.  CRB has a 1-kohm pull-up on this signal to +3.3VA rail.			
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a lk $+/-$ 5% resistor. When this signal is sampled high at the rising edge of RSMRST $\#$ , Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.			
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.			

ьсте	Routing
LANE1	x
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	x
LANE6	Intel GBE LAN / LAN
LANE7	x
LANE8	Express Card

### USB Table port9 is debug port

	For or the desired For o
Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	x
7	x
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72  Pin Name   Strap Description   Configuration (Default value for each bit is   Default value for e			Default
TIII Name	Berup Beseriperon	1 unless specified otherwise)	Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to  1: Embedded DisplayPort.  Enabled - An external Display Port device is  0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

		1: - 1:	
POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D8V_S9 1D5V_S9 1D05V_VTT 1D6V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.07 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.5V 1.8V 3.3V	s0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	83	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	SO/MO, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

#### SMBus ADDRESSES

I <sup>2</sup> C / SMBus Addresses	Ref Des	Chief River CRV
Device		Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMS (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

### SATA Table

SATA		
Pair	Device	
0	HDD1	
1	mSATA	
2	N/A	
3	N/A	
4	ODD	
5	ESATA	

### Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Rev 1


Table of Content


Document Number


LSS-1


2 SSID = CPU Signal Routing Guideline: PEG ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG\_ICOMPI & PEG\_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V\_VTT 1 OF 9 CPU1A R401 1 24D9R2F-L-GP PEG ICOMPI J21 SANDY 19 DMI\_TXN[3:0] >> PEG\_ICOMPO B27 H22 DMI RX#0 PEG RCOMPO B25 DMI\_RX#0 DMI\_RX#1 PEG\_RXN[15..0] 83 DMI\_RX#2 B24 DMI\_RX#3 PEG\_RX#0 M35 PEG\_RXN14 19 DMI\_TXP[3:0] >> PEG RY#1 DMI\_RX0 PEG\_RX#2 R26 .135 PEG\_RX#3 PEG\_RX#4 DMI RX1 A24 DMI J32 DMI\_RX2 H34 PEG RXN9
H31 PEG RXN9
PEG RXN8 B23 PEG\_RX#5 PEG\_RX#6 DMI\_RX3 19 DMI\_RXN[3:0] <<-G21 E22 PEG\_RX#7 PEG\_RX#8 DMI TY#0 G30 PEG\_RXN DMI\_TX#0 F21 DMI\_TX#2 PEG\_RX#9 E34 PEG\_RXN D21 DMI\_TX#3 PEG RX#10 19 DMI\_RXP[3:0] PEG\_RX#11 G22 D33 PEG RXN3
D31 PEG RXN2
B33 PEG RXN1 DMI TYO PEG\_RX#12 D22 DMI\_TX1 DMI\_TX2 PEG\_RX#13 F20 C21 PEG RY#1/ C32 ت PEG\_RX#15 PEG\_RX0 PEG\_RX1 PEG\_RX2 PEG\_RX2 PEG\_RX2 PEG\_RXP[15..0] 83 PHI 19 FDL\_TXN[7:0] <<-H35 FDI0\_TX#0 PEG\_RX3 H32 H19 FDIO TX#1 PEG RX4 G34 PEG\_RX5 PEG\_RX6 G31 PEG RXP9 F33 PEG RXP8 F30 PEG RXP7 F18 FDIO TX#3 FDI ਲ PEG\_RX7 C20 FDI1 TX#1 PEG\_RX8 PEG\_RX8 PEG\_RX9 E35 E33 D18 FDI1\_TX#2 E17 FDI1\_TX#3 PEG\_RX10
PEG\_RX11
PEG\_RX11
PEG\_RX12
PEG\_RX13
PEG\_RX13
PEG\_RX14
PEG\_RX15
PEG\_RX15
PEG\_RX16
PEG\_RX16
PEG\_RX17
PEG\_RX17
PEG\_RX17
PEG\_RX17
PEG\_RX18
PEG\_RX18
PEG\_RX19
PEG PEG RX10 19 FDI\_TXP[7:0] <<-A22 8 FDIO TXC G19 FDIO\_TX1 FDIO\_TX2 PEG Static Lane Reversal E20 PEG\_TXN[15..0] 83 ťΩ G18 el FDIO\_TX3 FDI1\_TX0 M29 PEG C TXN15 M32 PEG C TXN14 M31 PEG C TXN13 SCD22U10V2KX-1GP B20 PEG TX#0 C403 1 C404 1 SCD22U10V2KX-1GP SCD22U10V2KX-1GP PEG\_TX#1 Int D19 FDI1 TX2 PEG TX#2 C404 1 C405 1 C406 1 C407 1 C408 1 C409 1 C410 1 C411 1 C411 1 C412 1 EXP] SCD22U10V2KX-1G SCD22U10V2KX-1G F17 SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF 19 FDI\_FSYNC0 FDI0 FSYNC J17 19 FDI FSYNC1 FDI1\_FSYNC H20 19 FDI\_INT FDI\_INT SCD22U10V2KX-1G SCD22U10V2KX-1G 19 FDI\_LSYNC0 19 FDI\_LSYNC1 FDI0\_LSYNC FDI1\_LSYNC PEG\_TX#10 PEG\_TX#11 H17 C413 1 C414 1 SCD22U10V2KX-1GP SCD22U10V2KX-1GP 1D05V VTT F26 PEG C TXN1 E25 PEG C TXN0 C415 1 C416 1 SCD22U10V2KX-1G SCD22U10V2KX-1G PEG\_TX#14 PEG TX#15 24D9R2F-L-GP EDP\_COMPIO PEG\_TXP[15..0] 83 SCD22U10V2KX-1GP SCD22U10V2KX-1GP SCD22U10V2KX-1GP SCD22U10V2KX-1GP C417 1
C418 1
C419 1
C420 1
C421 1
C422 1
C422 1
C425 1
C426 1
C427 1
C428 1
C429 1
C430 1
C431 1 M28 A17 R403 1 DY B16 EDP\_ICOMPO EDP\_HPD 10KR2J-3-GP PEG\_TX1 PEG\_TX2 PEG\_TX3 C15 D15 EDP\_AUX EDP\_AUX# SCD22U10V2KX-1G SCD22U10V2KX-1G PEG\_TX4 PEG\_TX5 SCD22U10V2KX-1GI SCD22U10V2KX-1GI SCD22U10V2KX-1GI eD XC17 XF16 C16 C15 EDP\_TX0 EDP\_TX1 EDP\_TX2 PEG TX7 SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF PEG\_TX8 PEG TX9 PEG\_TX10 ≎G15 EDP\_TX3 DEG TY11 PEG\_TX12 XC18 XE16 XD16 XE15 EDP\_TX#0 EDP\_TX#1 EDP\_TX#2 EDP\_TX#3 PEG\_TX13 PEG\_TX14 E26 PEG\_TX15 D25 C432 1 (GP) 62.10055.421 2nd = 62.10040.771 Select a Fast FET similar to 2N7002E whose rise/ fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a  $10-k\Omega$  pull-Up resistor on the motherboard. Signal Routing Guideline: EDP\_ICOMPO keep W/S=12/15 mils and routing <Variant Name> length less than 500 mils. EDP\_COMPIO keep W/S=4/15 mils and routing **Wistron Corporation** length less than 500 mils. 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C CPU (PCIE/DMI/FDI) ize A3












Size A3

Date: Wednesday, February 22, 2012

LSS-1



# **BLANK**

<Variant Name>



Friday, February 10, 2012

## Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,

Date:

<Title>


Document Number

Sheet


### VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation

CAD Note: All VREF traces should have 20:20 mil trace geometry






#### 3D3V\_PCIE\_AOAC tie to I/O board WLAN, WWAN



<Variant Name>





## Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **AOAC** Document Number Rev A4 LSS-1 1


Date: Wednesday, February 22, 2012

Sheet



























Wistron Corporation
2/F RB Sec.1, Hebr To Wu Rd., Heische,
Talpel Helen 221, Talwan, R.O.C.


File


PCH: GPIO/NTCF/MISC


Exp
A2
Decument Number
LSS-1
Date: Wednesday February 22, 2012 Sheet 22 of 105


SSID = PCH6A POWER 1D05V\_VTT PCH1G 7 OF 10 3D3V\_S0 0.001A L2301 ( 1.3A(Total current of VCCCORE) HCB1608KF-181-GP VCCCORE: VCCADAC C2306 68.00214.051 2nd = 68.00206.041 AD21 VCCCORE3 CRT © AD23 C2309 CCCORE4 VSSADAC © SC10U6D3V5KX-1GP AF21 **©** © Ð VCCCORE5 VCCCORE6 CORE AF23 AG21 AG23 0.001A VCCCORE7 VCCCORE8 AG24 AG26 AK36 VCCCORE9 VCCALVDS VCC 3D3V\_S0 AG27 AG29 VCCCORE11 VCCCORE12 VSSALVDS R2303 AJ23 CCCORE13 AM37 AJ26 VCCTX\_LVDS1 VCCCORF14 CCCORE15 1D8V\_S0 AM38 0.06A A.129 VCCTX\_LVDS2 VCCCORE16 AJ31 VCCCORE17 +1.8VS\_VCCTX\_LVD VCCTX\_LVDS3 1D05V\_VTT C2310 C2311 C2312 C2312 SCD01U16V2KX-3GP SCD01U16V2KX-3GP VCCTX\_LVDS4 AP37 AN19 VCCIO28 ~@p ~ @ ~**©** TP2302 @ 1 VCCA (10uF x1) VCCAPLLEXP 1D05V VTT 2.925A(Total current of VCCIO) VCC3\_3\_6 HVCMOS VCCIO15 3D3V\_S0 0.266A (0.1uFx1) AN17 VCCIO16 VCC3\_3\_7 **© © ©** SCD1U10V2KX-5GP **©** AN21 VCCIO17 1D5V\_S0 +VCCAFDI\_VRM AN26 0.16A **@** VCCIO18 1D05V VTT AN27 VCCIO19 VCCVRM3 R2310 0.042A 0R0402-PAD AP21 VCCIO20 +V1.05S\_VCC\_DM AP23 VCCDMI1 VCCIO21 R2309 0R0402-PAD AP24 VCCIO22 C2320 SC1U6D3V2KX-GP VCCIO23 VCCCLKDMI 1D05V\_VTT 0.02A VCCIO24 +V1.05S\_VCC\_DMI\_ R2313 0.266A (Totally VCC3\_3 current) AN33 VCCIO25 0R0402-PAD 3D3V S0 AN34 AG16 C2321 C2321 SC1U6D3V2KX-GP VCCIO26 VCCDFTERM1 BH29 AG17 VCC3\_3\_3 VCCDFTERM2 1D8V\_S0 C2322 SPI 0.159A(Totally current of VCCVRM)
+VCCAFDI\_VRM SCD1U10V2KX-5GP 0.19A \_\_sc √@/∄ VCCDFTERM3 C2323 SCD1U10V2KX-5GP VCCVRM2 A.J17 VCCDFTERM4 DFT TP2301 💿 VCCAFDIPLL 1D05V\_VTT 3D3V S5 0.02A VCCIO27 VCCSPI AU20 C2324 SC1U6D3V2KX-GP (1uFx1) VCCDMI2 0.042A (Totally current of VCCDMI) PANTHER-GP-NF VCCVRM(Internal PLL and VRMs): A.1.5V for Mobile B.1.8 V for Desktop Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. PCH: POWER1 Size A3 Rev 1 LSS-1 Date: Tuesday, February 14, 2012

























27 LAN PWR ON >>-







### SD/MMC/MMC+ Card Reader












### Power Sequence







-SB 1003-2

1D5V\_S0

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A





Wistron Corporation
21F. Bit Sec. 1 Nair Tai Win Ro. Auclab.
Taipel Halen 221, Taiwan, R.O.C.


Title


Power Plane Enable
Rev
A2


Document Number
LSS-1














#### Adaptor in to generate DCBATOUT **CHECK Adaptor ID PIN** AD JK DCIN1 -SB 1007-1 PU3801 AD+ PD3801 PC3801 P6SBMJ27APT-GP PC3802= PC3803 SCD1U50V3ZY-1-GP 83.P6SBM.DAG PR3803 PC3804 SCD1U50V3ZY-1-GP 84.04407.G37 C3802 2ND = 83.P6SMB.JAG 3TH = 83.P6SMB.CAG 288 SC1KP50V2KX-1GP 200KR2F-L-GP Id = -10AACES-CON6 PQ3802 (Cb) ூ 0q = -22nC20.F0765.006 ВS Rdson=14~22mohm -SB 0930-2 PDTA124EU-1-GP 84.00124.K1K 2ND = 84.00024.01K PR3801 PR3805 100KR2J-1-GP 100KR2J-1-GP -SC <u>1206-1</u> AFTE14P-GP TP3804 PDTC124EU-1-AFTE14P-GP TP3803 | AFTE14P-GP TP3801AA AFTE14P-GP TP3802AA 84.00124.H1K 2ND = 84.00124.X1KAFTE14P-GP TP3805₩ test p@int at bottom side

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


DCIN\_JACK


Size A4


LSS-1


Date: Wednesday, February 22, 2012 Sheet 38 of 105
















### TPS51219 for 1D05V








Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Title PWM\_1D8V\_RT9018B-18ZSP

Size Document Number
LSS-1 Rev
1
Date: Wednesday, February 22, 2012 Sheet 47 of 105

## TPS51461 for VCCSA




解剖資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tei Wu Rd., Hsichih,
Talpei Hsien 221, Talwan, R.O.C.


Title VCCSA\_TPS51461

Size Document Number LSS-1 Rev 1
Date: Wednesday, February 22, 2012 Sheet 48 of 105


線創資通 Wistron Corporation 21F, RR, Sec. I, Hein Tal Wu Rd, Heichin, Talpel Heien 221, Talwan, R.O.C.




#### CRT Hsync & Vsync level shift





#### CRT RGB




### CRT DDCDATA & DDCCLK level shift Pull High 5V Design on CRT Board





















SSID = User.Interface

# ITP Connector


H CPURST# use pull-up Resistor close ITP connector 500 mil ( max ), others place near CPU side.




<Variant Name>



	1:	aipei risien 22	zi, raiwa	an, R.O.C.	
Title					
	ITP				
Size	Document Number				Rev
A4	LSS-1				1
Date:	Friday, February 10, 2012	Shoot	55	of	105





# Int. Mono Analog MIC for B series






Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

### **INTERNAL STEREO SPEAKERS**






TVS FOR CO-LAY 83.00005.BAE GIGA Lan Transformer DIODE ARR SRV05-4.TCT SOT-23-6 \_SB\_0928-1\_ -SB\_0928-1\_ XF5901 1CT:1CT MDI3- << `` 83.09904.AAE C5901 RJ45 7 SCD01U16V2KX-3GP MDI3+⟨⟨ ⟩⟩ DIODE ESD AZC099-04S SOT23-6L MDI2- (( ) C5901 value modify to 0.01uF ~ RJ45\_4 0.4uF capacitor MDI2+(( )> 31 31 31 MDI1+(( >> 68.IH601.301 2ND = 68.89246.301 1st 68.IH601.301(Taimag) for 1000 68.HH035.301(Taimag) for 10/100 68.2413S.30A(Lankom) for 1000 68.H6441.301(Lankom) for 10/100 SRV05-4ATC LAN Connector D5902 T RN5901 SRN75J-1-GP R5901<sub>1</sub> SRV05-4ATC 0-C5902 C5902 SC1KP2KV6KX-GP D5903 330R2J-3-GP ( LAN\_ACT\_LED# 31 RJ45-12P-35-GP NИ PESD5V0U1BB-GP 22.10277.W61 83.0005V.AAF -SB 0923-1 NИ 3D3V\_LAN\_S5 PESD5V0U1BB-GP 83.0005V.AAF TP5901 TP5902 AFTE14P-GP AFTE14P-GP /ATP5903 AFTE14P-GP AFTE14P-GP TP5905 TP5906 AFTE14P-GP AFTE14P-GP **© ©** <Variant Name> /ATP5907 AFTE14P-GP AFTE14P-GP Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. AFTE14P-GP AFTE14P-GP TP5911 AFTE14P-GP RJ45 / Transformer

1

SSID = Flash.ROM

### SPI FLASH ROM (8M byte) for PCH




3D3V\_SPI 3D3V\_S5


1 2

66003 R6002
0R0402-PAD


SPI FLASH ROM (8M byte) for PCH


SSID = RBATT






媒創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





# Only USB2.0

# POWER



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Connector


Size
A3


Doument Number


LSS-1

Date: Wednesday, February 22, 2012

Sheet 61 of 105








SSID = Wireless

# Mini Card Connector(802.11a/b/g/n)





LSS-1

1


SSID = Wireless


# Mini Card Connector(WWAN)















#### **Internal KeyBoard Connector**





#### \* Membrane Pin Out Top View :

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8


#### SSID = Touch.Pad

















Sheet






	ь	4	3	2		.1
						D D
						Н
1						c
+						₩.
						В
						H
1						Н
1						^
					<core design=""></core>	
					供品 零 :	Wistron Corporation □
						Wistron Corporation 21F, 88, Sec. 1, Hein Tai Wu Rd., Heichih, Taipei Heien 221, Taiwan, R.O.C.
					<u> </u>	Taipei Hsien 221, Taiwan, R.O.C.
					Title	
					CA	ARD Reader CONN
					Size Document Number	iS-1
					Date: Friday, February 10, 2012	3-1 1 1 10°
L	5	4	3	2	Date: Filliary, rebruary 10, 2012	





<Variant Name>





# Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title Reserved Document Number

Rev Date: Friday, February 10, 2012 1 Sheet

**TCM LK430: YES** LE430: N/A **LK230: YES** LPC\_PD# >>> LPC\_AD0 21,27,65,71 4 6 8 10 12 14 (430 18 21,27 INT\_SERIRQ >> -03D3V\_S0 LPC\_AD1 21,27,65,71 LPC\_FRAME# 21,27,65,71 3D3V\_S00-13 22 TCM\_DET# < < CLK\_PCI\_LPC\_TCM 18 15 17 18 5,18,27,31,32,36,65,71,80,83,97 PLT\_RST# >>>-LPC\_AD2 21,27,65,71 LPC\_AD3 21,27,65,71 19 24 24 26 25 R7701 0R2-PT5-LILY-GP NP2 ACES-CONN20F0-GP 20.F2093.020 <Variant Name> Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 Title Reserved Document Number Rev Date: Wednesday, February 22, 2012 1 Sheet 77








- (1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
- (2) Avoid routing under DCDC switching area.

<Variant Name>



## Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Taipei Hsien 221, Taiwan, R.O.C.

Title **G-Sensor** Document Number

Rev LSS-1 Wednesday, February 22, 2012 1

Sheet

## **RFID**





Table 80.1- Transistor multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11

Table 80.2- EEPROM multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R

<Variant Name>



## Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ľ	Ιτι	e


Size A4

Reserved	
Document Number	Rev
LSS-1	1


Date: Wednesday, February 22, 2012


Sheet 80








### **BUTTON BOARD**
































# **BLANK**

<Variant Name>



#### **Wistron Corporation**

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichi


Title


Date:


<Title>


Size Document Number A4 LSS-1

Friday, February 10, 2012 Sheet 94 of 10










(Blanking)

<Variant Name>





Date: Monday, February 20, 2012

# Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C


<Title>


Document Number





## Thermal Block Diagram





#### Change notes - Page 1

VERSON	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER	
SB	09/21	1	27	Change R2739 from 10KR to 20KR	PCB version goes into SB.	EE	]
		2	93	Move TC9301 to connect R9314 pin1 side	Place capacitor closer to electric load.	EE	]
		3	93	Delete R9315	Layout space constraint.	EE	]
		4	56	Delete TP5601 and connect HDD1 pin18 to GND	Remove unused test point.	EE	]
		5	42	Add PR4271 0-ohm resistor	Link power good signal of VCORE VRM.	EE	1
	09/22	1	37	Add R3731 and reserve R3732 0-ohm resistor	Follow Intel S3 power reduction circuit.	EE	1
		2	57	Add C5721~C5724 0.01uF 0402 capacitor	Follow Intel eSATA with repeater design guide.	EE	1
	09/23	1	49,59	Modify connector for LVDS1, RJ45	Drawing updated by ME.	ME	1
		2	42	Update PU4201 symbol	Revision change by vendor.	Power	1
	09/27	1	57	Rename duplicated net name	Existed net name suffix "_C", change to "_J".	EE	1
		2	45	Delete power gap between source and high-side MOS	Layout space constraint.	EE	1
	09/28	1	59	Swap net on transformer	Smoothen layout routing.	EE	1
		2	97	Reserve RF required capacitors	Request by RF team.	RF	1
	09/29	1	50,51	Change CRT1 and HDMI1 connector	ME drawing update.	ме	1
		2	42,43,44	Empty PC4201,PC4228,PC4229; stuff 0.1uF capacitor on PC4303,PC4317,PC4402; PC4238 change to 56pF; PC4238 change to 220pF; PR4201 to 21.5R; PR4210 to 475R; PR4215 to 15.8KR; PR4222 to 60.4KR; PR4227 to 56.2KR; PR4232,PR4256 to 499R; PR4235 to 30.1KR; PR4236 to 1.78KR; PR4237 to 845R; PR4238 to 1.3KR; PR4239 to 0R; PR4249 to 7.87KR; PR4255 to 30.1KR; PR4264 to 20KR; PR4246 to 715R; PC4213 to 4700pF	Request by Power Team.	Power	
		3	65	Change R6502, short-pad to OR-0402 and default empty	Reserve for future bluetooth module feature.	EE	1
	09/30	1	86	Add D8601 and connect net "AC_PRESENT"	Inform GPU about system power status.	EE	1
		2	38	Change connector "DCIN1"	ME design change.	ME	1
	10/3	1	68	Change part reference from "BTYL0" to "BTYL2"	To prevent OrCAD system bug on BOM creation.	EE	1
		2	36	Remove U3604 U3605 and related net	Remove defect power enable circuit.	EE	1
		3	45	Change PR4502 to 1KR, PC4502 to 0.1uF	Delay enable sequence for 1.05V power resume from S3.	Power	1
		4	86	Change R8634 from 30.1KR to 10KR	Set GPU strap following vendor debug result.	EE	1
		5	92	Set R9225 default empty	Double pull-up with R2223.	EE	1
		6	24	Change net name from 1D05V_VTT_VCCASW to 1D05V_VTT	Connect to 1D05V_VTT.	EE	1
	10/4	1	19,22	Empty R1923,R1924, move R2220 PU 3D3V_S5	Follow Intel design checklist and power sequence.	EE	1
		2	33	Remove TP3312 and connect chassis to GND	Better signal shielding.	EE	1
		3	22	Seperate RN2203, R2231 PU 3D3V_S0, R2232 PU 3D3V_S5	Follow Intel design checklist.	EE	1
	10/5	1	18	Stuff R1817, 8.2KR	Follow Intel design checklist.	EE	<va< td=""></va<>
		2	68	Rename net "DC_BATFULL#_PWR" to "SATA_LED#_PWR"	Correct LED lighting behavior.	EE	1
		3	45	Empty PC4502 PR4507, stuff PR4506 as 8.87KR,	Fine tuned 1.05V power sequence.	Power	1
		$\vdash$		PR4508 as 10KR, and PR4502 as 0R		+	Title

緯創資通

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Change History

A3 LSS-1

Rev 1

#### Change notes - Page 2

VERSON	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
SB	10/6	1	97	Change net name from "3D3V_RUNPWR" to "1D5V_RUNPWR"	Duplicated net name.	EE
	10/7	1	38,40	Change PU3801 PU4001 PU4002 PU4004 PU4005	Change by Power Team request.	Power
		2	45	Change PR4506 to 18KR and PR4508 to 20KR	Change by Power Team request.	Power
		3	28	Empty R2811 and stuff R2810	Solve T8 shutdown can't be performed issue.	Power
	10/11	1	41	Change PL4101	Change by Power Team request.	Power
	10/13	1	57	Stuff selected parts	Stuff parts for E49 USB2.0 port function.	EE
		2	63	Stuff selected parts	Stuff parts for Bluetooth module function.	EE
		3	20	Stuff RN2016	dGPU can be acknowledged when RN2016 stuffed.	EE
sc	11/17	1	86	Change R8632 from 15KR to 4.99KR	nVidia specificaiton updates strap setting.	EE
		2	9	Rename net N11126255 to 1D5V_S0_VDDQ	Give regular name to power net.	EE
		3	97	Add EC9731 0.1uF, 25V	Request by EMC team.	EMC
	11/21	1	92	Add diode PD9201	For VGA_CORE enable signal discharge circuit.	EE
		2	92,93	Change PR9256 to 100KR, add R9315 100KR, C9309 0.1uF	Fine tune GPU power sequence.	EE
	11/23	1	49	Add R4913 R4914 OR power shunt	Reserved for hall effect sensor power source.	EE
		2	59	Add AFTP5901 - AFTP5912	Place AFTP for manufactory.	EE
		3	22,59	Add RTC battery detect circuit.	For factory manufacturing process.	EE
	11/24	1	49	Change TP4922 net name from 3D3V_S5 to 3D3V_HALL	Follow AFTP rule.	EE
	11/25	1	69	Add switch TPLBN1 and TPRBN1, and change TPAD1	Requested by ME.	ME
		2	21,68	Modify APS LED circuit	Modify design to follow VB480.	EE
		3	27,65	Add net "WLAN_WAKE#" and related circuit	To support wake on wireless LAN function.	EE
		4	27	Add net "RJ45_DET#" circuit	For EC to sense RJ45 cable stuff or not.	EE
		5	27,56,66	Add HDD and mSATA detect circuit	For EC to sense devices stuff or not.	EE
		6	93	Remove R9314 10mR	Reduce voltage drop on power rail 1D5V_VGA_S0.	EE
	11/28	1	97	Modify mini-card stand-off hole	Requested by ME.	ME
		2	58	Change SPK1 and MIC1, add SPK2	Requested by ME.	ME
	11/29	1	13	Reserve R1351	Reserved for AOAC power	EE
		2	93	Reserve C9310 and R9316 soft start circuit	Reserved for power tunning.	EE
	11/30	1	68	Change BTYL1	Downsize LED height for factory request.	EE
		2	31	Modify L3101	Downsize and follw project LGN-1.	EE
	12/01	1	65,66,69	Change TPAD1, WLAN1, and WWAN1	ME changed.	ME
	12/05	1	69,82	Change TPAD1, BTNCN1, and BTNCN2	ME changed.	ME
		2	64	Reverse FPCN1 pin define	Reverse pin define to match ME cable define.	EE
		3	43,44,92	Change PL9201, PU4301, PU4302, and PU4401	Changed by Power Team Request.	Power
		4	41	PR4102 110K to 78.7K,PR4101 150K to 127K	Adjust Over Current Protection parameter by Power Team.	Power
		5	42,46	PR4602 9.76K to 8.06K, PR4264 20K to 17.8K	Adjust 1.5V OCP, and fine tune VCORE load line.	Power

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Change History

A3 LSS-1
Date: Friday, February 10, 2012

Rev 1

Change	notes -	Pag	ge 3			
VERSON	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
sc	12/05	6	27	Reserve R2747 and R2748 pull-up resistors	Follow LGN-1 for LED issue.	EE
		7	27	Add R2731 (63.10034.1DL) & C2712 (78.10134.1FL)	Follow LGN-1 for AD_OFF issue.	EE
	12/06	1	39	Add AFTE, TP3909 TP3803 TP3804 TP6003 TP6004	Add by AFTE request to meet DFX	AFTE
	12/07	1	97	Add EC9764 EC9765 EC9766	Add by EMC team request.	EMC
		2	40	Change PU4003 pin 14 to connect to GND	Power team design change to ease noise coupling.	Power
		3	41	Change PU4103 from TPS51225 to TPS51225C	Power team changes to use new version IC.	Power
	12/08	1	97	Change H8, H9 part	Change by ME request.	ME
		2	69	Modify to use AFTE Test Point	Add by AFTE request to meet DFX.	AFTE
		3	22	Add more NCTF test points	For more NCTF test points.	EE
	12/09	1	31	Change L3101 part number	The same part with different feeding direction for SMT	EE
		2	20	Change C2007 C2008 C8612 C8613 to 15pF	Changed by vendor measurement report.	EE
		3	24	Stuff C2401	Occupy the location to follow CRB.	EE
		4	22	Empty R2214	Leave vacancy for nominal voltage level.	EE
1	12/12	1	92	Change PL9201 part number	Change by Power Team request.	Power
	12/15	1	62	Change USB3P1 and USB3P2 part number	Change by ME request to use blue color USB connector.	ME
-1	1/02	1	8,9	Change capacitor to 22uF	To solve Volterra power lose issue.	Power
		I				l
	5			4	3 2	