

ICH9M Functional Strap Definitions
ICH9 EDS 642879 Rev.1.5 page 92 Signal Usage/When Sampled HDA SDOUT XOR Chain Entrance Allows entrance to XOR Chain testing when TP3 PCIE Port Config1 bit1 pulled low. When TP3 not pulled low at rising edge CL of PWROK, sets bitl of RPC.PC(Config Registers: Rising Edge of PWROK offset 224h). This signal has weak internal pull-down CL HDA SYNC PCIE config1 bit0. This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h) CL Rising Edge of PWROK. DP PCIE config2 bit2, This signal has a weak internal pull-up. GNT2#/ GPI053 Rising Edge of PWROK. EN Sets bit2 of RPC.PC2(Config Registers:Offset 0224h) GPIO20 This signal should not be pulled high. HD GNT1#/ ESI Strap (Server Only ESI compatible mode is for server platforms only. HD Rising Edge of PWROK This signal should not be pulled low for desttop HD and mobile HD Top-Block Sampled low:Top-Block Swap mode(inverts Al6 for HD GNT3#/ Swap Override all cycles targeting FWH BIOS space). GPIO55 Rising Edge of PWROK. Note: Software will not be able to clear the HD Top-Swap bit until the system is rebooted without GNT3# being pulled down. GL Boot BIOS Destination Controllable via Boot BIOS Destination bit GNT GNT0# SPI CS1#/ Selection 0:1. (Config Registers:Offset 3410h:bit 11:10). GP: Rising Edge of PWROK. GNTO# is MSB, 01-SPI, 10-PCI, 11-LPC. GPT058 Integrated TPM Enable. Sample low: the Integrated TPM will be disabled. GP Sample high: the MCH TPM enable strap is sampled Rising Edge of CLPWROK SPI_MOSI LD low and the TPM Disable bit is clear, the Integrated TPM will be enable. LA LD DMI Termination Voltage The signal is required to be low for desktop Rising Edge of PWROK. applications and required to be high for LD GPIO49 mobile applications. PM PCI Express Lane Signal has weak internal pull-up. Sets bit 27 PW SATALED# Reversal. Rising Edge of MPC.LR(Device 28:Function 0:Offset D8) SA' of PWROK. SPKR No Reboot. If sampled high, the system is strapped to the SP Rising Edge of PWROK. "No Reboot" mode(ICH9 will disable the TCO Timer SP system reboot feature). The status is readable via the NO REBOOT bit. SP TP3 This signal should not be pull low unless using XOR Chain Entrance. SP Rising Edge of PWROK XOR Chain testing. TA TP GPIO33/ Flash Descriptor Sampled low: the Flash Descriptor Security will be Security Override Strap HDA DOCK overridden. If high the security measures will be US EN# Rising Edge of PWROK in effect. This should only be enabled in manufacturing environments using an external pull-up resister.

ICH9M Integrated Pull-up and Pull-down Resistors

Cantiga chipset and ICH9M I/O controller Hub strapping configuration ICH9 EDS 642879 Rev.1.5

Montevina Platform Design guide 22339 0.5

SIGNAL	Resistor Type/Value	1	Pin Name	Strap Description	Configuration
L_CLK[1:0]	PULL-UP 20K		CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667
L_DATA[1:0]	PULL-UP 20K			Select	010 = FSB800 others = Reserved
L_RSTO#	PULL-UP 20K	1	CFG[4:3]	Reserved	ouncis Reserved
PRSLPVR/GPIO16	PULL-DOWN 20K	1	CFG8	neber ved	
NERGY_DETECT	PULL-UP 20K		CFG[15:14] CFG[18:17]		
DA_BIT_CLK	PULL-DOWN 20K	1	CFG5	DMI x2 Select	0 = DMI x2
DA_DOCK_EN#/GPIO33	PULL-UP 20K		CFG6	iTPM Host	1 = DMI x4 (Default) 0= The iTPM Host Interface is enabled(Note2)
DA_RST#	PULL-DOWN 20K			Interface 1:	The iTPM Host Interface is disalbed(default)
DA_SDIN[3:0]	PULL-DOWN 20K		CFG7	Intel Management	0 = Transport Layer Security (TLS) cipher
DA_SDOUT	PULL-DOWN 20K	1		engine Crypto strap	<pre>suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)</pre>
DA_SYNC	PULL-DOWN 20K				0 = Reverse Lanes,15->0,14->1 ect
	pull-up or pull-down active when configured for DOCK# functionality and determined by LAN contr			PCIE Graphics Lane	1= Normal operation(Default):Lane Numbered in order
NT[3:0]#/GPIO[55,53,51]	PULL-UP 20K				0 = Enable (Note 3)
PIO[20]	PULL-DOWN 20K		CFG10	PCIE Loopback enable	
PIO[49]	PULL-UP 20K	1	CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled
DA[3:0]#/FHW[3:0]#	PULL-UP 20K				01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
AN_RXD[2:0]	PULL-UP 20K		CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled
DRQ[0]	PULL-UP 20K			-	1 = Dynamic ODT Enabled (Default)
DRQ[1]/GPIO23	PULL-UP 20K	1	CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order
ME#	PULL-UP 20K			1 =	
WRBTN#	PULL-UP 20K	1		DMI	
ATALED#	PULL-UP 15K			DMI	X2 mode[MCH -> 1CH].(3->0,2->1)
PI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K			Digital Display Port (SDVO/DP/iHDMI)	
PI_MOSI	PULL-DOWN 20K		CFG20	Concurrent with PCIe	or PCIE is operational (Default) 1 =Digital display Port and PCIe are operting simulataneously via the PEG port
PI_MISO	PULL-UP 20K	1			0 =No SDVO Card Present (Default)
PKR	PULL-DOWN 20K	S	DVO_CTRLDATA	SDVO Present	1 = SDVO Card Present
'ACH_[3:0]	PULL-UP 20K	1			0 = LFP Disabled (Default)
P[3]	PULL-UP 20K	1	L DDC DATA	Local Flat Panel (LFP) Present	l= LFP Card Present; PCIE disabled
SB[11:0][P,N]	PULL-DOWN 15K	1		(Bri / Fresenc	
		_	***OFF		

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.

2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is


activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG/12/CFG13 straps can be enabled at any time.

SMBus

DCTE Pouting

PCIE	Routing
LANE1	LAN Atheros AR8114A
LANE2	MiniCard WLAN
LANE3	NC
LANE4	NC
LANE5	NC
LANE6	NC


ODL	14510	
	USB	l
Pair	Device	l
0	USB1	l
1	NC	ı
2	NC	l
3	MINIC1	ı
4	WEBCAM	l
5	NC	ı
6	NC	l
7	Bluetooth	l
8	NC	ı
9	USB2(High	spe
10	NC	ı





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Reference SB


<Core Design>











































PARALLEL TERMINATION Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor Put decap near power(0.9V)






Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C. 蜂创资通 DDR2 Socket 0 (DM1) SB


LA14





PARALLEL TERMINATION



Decoupling Capacitor








wistron Corporation 21F, Ris, Sec.1, Hear Tai Wi Rd. Helsche, Table Hear 27, Taimen, ROC.


Title

DDR2 Socket 1 (DM2)

DDR2 Socket 1 (DM2)

Document Number LA14 SB
sets: Thursday, May 07, 2009 Sheet 17 of 52








SATA Connector

0912 add these parts for EMI demand 1001 delete these parts for EMI demand




Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Title


HDD

Size Document Number
LA14
SB
Date: Thursday, May 07, 2009
Sheet 20 of 52



BLUETOOTH MODULE

1.5A / High Active Voltage 2V



Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size Document Number


LA14


Date: Thursday, May 07, 2009


Sheet 22 of 52

3

A







RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP,DOC_RING,TIP,RING: W/S: 10/100 @ Surface layers

10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+> TX+ TD> TX-	RJ45-1 RJ45-2
RD+> RX+ RD> RX-	RJ45-3 RJ45-6


Core Designs


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichth,
Taipel Hsien 221, Taiwan, R.O.C.


Title


LAN Connector


Size Document Number LA14 Rev S
Bate: Thursday May 07, 2009 Sheet 25 of 52














Mini Card Connector(WLAN)










<Core Design> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **MINI CARD** 。 SB LA14



















Title		緯創資通	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
I			
LA14 SB	l itle	Tou	ich pad














Cover Up Switch



1017 add U61,R52,EC24 and EC23 1020 delete U61,R52,EC24 and EC23



100.0	pesign> 緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title		SWITCHS	3		
Size	Document Number		-		Rev SB
Date:	Thursday, May 07, 2009	Sheet	37	of	52





Run Power





RUN POWER and 3D3V AUX S5


SB

































```
0910 delete F4(Page 18)
0910 update footprint of U15(Page 30)
0910 delete RIGHT1 and LEFT1(Page 33)
0910 modify net names of TP LEFT and TP RIGHT(Page 36)
0910 modify test points of AFTE and TPAD
0911 modify net name from LPC_RST to PLT_RST1#(Page 24)
0911 add net name(RBIAS, LED DUPLEX#, SMDATA, SMCLK)(Page 24)
0911 add net name(DVDD_1_8,ACZ_SDATAINO_R,FLY_P,FLY_N,VREF_LO,VREF_HI)(Page 26)
0911 add net name(EAPD# R)(Page 27)
0912 modify the schematic of Page 33
0912 delete GMCH_TXB*(Page 7& 18)
0912 add these parts for EMI demand(page 7,18,20,21,23,26,28,29,30,32,33,34,35)
0915 modify net name from 10M/100M/1G_LED# to 10M/100M_LED#(page24,25)
0915 delete these parts for EMI demand(page 30)
0915 add EC34 for EMI demand(page3)
0915 add EC73 for EMI demand(page 12)
0915 modify LEDs port
0916 move net(SPI WP#) from U9 pin120 to pin25(page33)
0930 modify BLUE1(page22)
0930 add 2nd for SPK1, MIC1 and modify LOUT1 (page28)
0930 modify FAN1(page32)
0930 modify TPAD1(page35)
0930 modify KB1(page33)
0930 modify net name for BIOS demand(page33)
1001 delete these parts for EMI demand(ED1~8)
1009 modify net name for GND to AGND(page27)
1009 add R4,R5 for AC decopling(page27)
1009 add R96(page30)
1013 modify TPAD1(page35)
1013 modify U40 from 72.25X16.001 to 72.25X16.A01(page 34)
1013 modify TC11 and add TC12(page42)
1013 modify TC10 and add TC26(page44)
1013 modify U2(page45)
1013 modify U3 and U31(page 46)
1013 modify R161 and R162(page41)
1013 modify card1(page 30)
1014 modify these LEDs(LED11, LED12)(page38)
1014 modify these nets(page 26)
1014 modify R258 from 10k to 20k ohm(page26)
1014 add ER5 for EMI deamnd(page3)
1015 modify LCD1 pin define(page 18)
1015 modify the power from 3D3V_S5 to 5V_S5(page38)
1015 modify TPAD1(page35)
1015 modify RN57(page28)
1015 modify F1(page18)
```



苔


```
1016 modify L1,L2 and L3(page 19)
1016 modify XF1(page 25)
1016 modify RN53 and U10(page 24)
1016 modify U8(page19,47)
1016 modify U4(page 37)
1016 modify U23(page 43)
1016 modify X2(page12)
1016 modify X1(page 33)
1016 modify X3(page 3)
1016 modify D13(page 46)
1016 modify D23(page 20)
1016 modify D9(page 39)
1016 modify D4(page 19)
1016 modify Q3 and Q4(page45)
1016 modify Q18(page 36)
1016 modify Q15~Q17(page 36)
1016 modify Q27~Q30(page38)
1016 modify Q6 and Q14(page 32)
1016 modify Q8(PAGE 24)
1016 add GND1 nad GND2 for EMI demand(page 47)
1016 modify LCD1 pin define(page 18)
1016 delete H9~H12 and modify H35~H38,H31,H32(page 47)
1017 add these parts for EMI demand(page 47)
1017 delete these parts(EC208~EC210)(page 7)
1017 modify BLUE1(page 22)
1017 modify FAN1(page 32)
1017 modify R291 and R293(page 38)
1017 add U61,R52,EC23 and EC24(page 37)
1017 modify RN60(page37)
1017 add TC25(page 44)
1017 add GND3 and modify GND2 for EMI demand(page 47)
1017 modify USB signal connection(page13,18,22,23,30,31,48)
1020 delete C537 for Power demand(page42)
1020 add the part(EC86) for EMI demand(page 47)
1020 delete U61,R52,EC24 and EC23(page 37)
1020 delete TC14, TC15 (page 47)
1021 modify TC16(page 31)
1021 delete TC23(page 23)
1021 modify TC5(page 20)
1021 modify and swap these parts(USB1 and USB2)(page 23)
1021 modify SATA1(page 20)
1022 modify DC1(page 45)
```



```
SA to SB
                                                                                                                    1127 modify C377(page32) for thermal function
                                                                                                                    1128 Add H43.GND4.GND7.GND8(page47) for EMI demand
1106 modify net connection of RN46 and RN44(page33) for layout demand
                                                                                                                    1128 modify LCD1(page18) for cost down
1106 modify LED11 and LED12(page38) for fixing issue
                                                                                                                    1128 Add L19(page24) for vender demand
1106 modify LED power from 5V S5 to 5V AUX S5(page 38) for customer demand
1112 remove the signal(STDBY LED# FR)page38 for customer demand
                                                                                                                    1128 add EC94,EC95 for EMI demand(page47)
1112 remove these signals (STDBY LED# FR and STDBY LED# R) and R131(page 36) for customer demand
                                                                                                                    1201 modify C3 (page18)
1112 remove the signal (STDBY LED# R)page 36 for customer demand
                                                                                                                    1201 modify EC6~9(page28)
                                                                                                                    1204 modify RN36
1112 remove the signal (STDBY LED# R) and TP253 (page 48) for customer demand
1113 modify C103 and C106(page24) for crystal issue
                                                                                                                    1204 modify second source of RJ1
1113 modify 2nd of U19(page26)
1113 modify 2nd of U43(page39)
1113 modify 2nd of U44(page10)
1113 modify U48(page22)
1117 delete MDC function(R231,R237,R232,R234)(page12)
1117 delete TC19(page 47) for ME deamnd
1118 modify PCB Ver. from SA to SB(page33)
1118 delete TC12(page42) for layout demand
1118 delete TC27(page9) for layout demand
1118 delete R107 and add L18 for cost down
1119 modify R130 and R133(page 36) for LED brightness
1119 modify EC52 and EL3(page45) for EMI demand
1119 modify SPK1(page 28) for ME deamnd
1119 add G84 for RTC reset demand
1120 modify EC78for EMI demand((page10)
1120 modify PowerCN1 pin3 and remove EC44(page36) fro LED function
1120 remove H31 and H32(page47) for ME demand
1120 add RN61 and RN62(page3) for layout demand
1120 swap these nets(CLK MCH 3GPLL,CLK MCH 3GPLL#, CLK PCIE MINI1,CLK PCIE MINI1#)(page3) for CLK REO demand
1120 add the net( SATACLKREQ#)(page3,13)for CLK REQ demand
1120 move these nets (CLK_PCIE_MINI1,CLK_PCIE_MINI1#)(page3)for CLK REQ demand
1120 modify RN61 and RN62(page3) for CLK REQ demand
1121 add EC87 for EMI demand(page18)
1121 add the part(EC89) for EMI demand(page47)
1121 add the part(EC88) for EMI demand(page45)
1121 modify R18,C43(page41) for Power demand
1121 modify R275(page42) for Power demand
1121 modify R271,R272,R286 and L16(page44) for Power demand
1124 modify U42 and delete R182,R185 (page 32) for thermal function
1124 modify these names of these nets(G7922_SGND2,G7922_SGND3...) (page32) for thermal function
1124 add R302(page3) for clock gen function
1125 add the part(EC90) for EMI demand(page47)
1125 add the part(EC91) for EMI demand(page45)
1125 modify R125,R126(page18) for LCD brightness control
1125 modify RN40 and delete RN42(page32) for layout demand
1125 add EC92 and EC93 for EMI demand(page 22)
1126 add these nets (PCIE_REQ_LAN#, PCIE_REQ_MINI#)(page3) for CLK REQ_demand
1126 delete R230,R233,R235,R236 and RN63(page12) for removing MDC function
1126 add C541 and modify R101(page26) for codec function
1126 modify RN61 and RN62(page3) for layout demand
1126 modify EU1, EU2 and add EU3, EU4 for EMI demand(page28)
1127 modify CRT1(page19) for customer demand
1127 swap the nets of RN61 and RN62 for layout demand(page3)
1127 modify BAT1(page45) for ME demand
1127 modify U27(page44) for power demand
```

<Core Design>

| Core Design | Wistron Corporation | 21F, 88, Sec. 1, Hain Tail Win Rd., Heichih, Tsight Heior 221 Tribute High Co. 1 Tribute High Co. 2 Tribute Hi



```
0 ohm to short pad
SB to 1
1222 modify U42 for customer demand(page32)
                                                                                                 1222 modify R277, R278(page44)
1222 modify these names of nets (BMC2102 DN2,DP2,DN3,DP3,PWROK,FAN TACH,FAN DRIVE)(page32)
                                                                                                 1222 modify R135,R5(page27)
1222 modify RN58 from 68 to 56 ohm for customer demand(page28)
                                                                                                 1222 modify R58(page25)
1222 modify PCB Ver. from SB to -1(page33)
                                                                                                 1222 modify R136~140,R142~R144,R146,R149(page41)
1222 modify TC5 for HDD side(page20)
                                                                                                 1222 modify R21, R22(page41)
1222 modify card1 from 20.10043.001 to 20.10043.011for CE demand(PAGE30)
                                                                                                 1222 modify R80, R87(page3)
1223 modify the net(EMC2102 CLK SEL) for reducing component (page32)
                                                                                                 1222 modify R252(page10)
1223 modify the net(RSMRST#) for reducing component(page33)
                                                                                                 1222 modify R209(page13)
1224 dummy C6(page27)
                                                                                                 1222 modify R68, R69, R79 (page 24)
1224 add R306 for FSB Dynamic ODT(dummy)(page7)
                                                                                                 1222 modify R97(page30)
1224 add R307 and R308 for LAN co-layout demand(page24)
                                                                                                 1222 modify R159(page31)
1224 modify FAN1for CE demand(page32)
                                                                                                 1222 modify R189(page33)
1224 remove R113 for reducing component (page 39)
                                                                                                 1222 modify R281(page42)
1224 modify RN54 for reducing component (page12)
                                                                                                 1222 modify ER1~ER4(page28)
1224 modify R191,RN48 and this net AD_OFF for reducing component (page 33)
                                                                                                 1224 modify R91(page3)
                                                                                                 1224 modify R67,R71(page24)
1224 modify D5(dummy)(page20)
1224 delete R165 and add RN64 for reducing component (page32)
                                                                                                 1224 modify ERN2(page34)
1226 modify TP L1 and TP R1 for ME demand(page37)
1226 modify R100 and C240(dummy)(page30)
1226 delete R96 for reducing component (page30)
1229 modify C76.C77 from 12pF to 15pF for vender demand(page12)
1229 modify L19 for vender demand(page24)
1229 modify U30 for cost down(page18)
1229 modify U44 for cost down(page10)
1229 modify R20 for power team demand(page41)
1230 modify the name of net(RST#_CHIP)(beacuse R97 was removed)(page30)
1230 modify ODD1 for CE demand(page21)
1230 modify C33,C34 for power team demand (page41)
1230 modify D14 for CE demand(page33)
1230 Add C393, C398 for power team demand(page46)
1230 Add GND9 for EMI demand(page47)
1230 dummy C507(page26)
1230 delete Q1 and modify U1 for new AMP IC(page27)
1230 delete RN35 and add R309(page27)
1231 modify R80 for clock gen voltage(3.3V to 1.05V) (page3)
1231 modify ODD1 for ME demand(page21)
0105 modify R3,R128,R129,R130,R132 and R133 for LED brightness conrtol(page36)
0105 modify R291, R292, R293 and R294 for LED brightness conrtol (page 38)
0105 modify L1,L2 and L3 for EMI demand(page19)
0112 modify TC10(page44)
0113 modify ODD1 for ME demand(page21)
0113 modify U34, U38, U6, U7, U36 and U37 for power demand(page41)
0113 modify U23 and U29 for power demand(page42)
0113 modify U25, U27, TC10 and L16 for power demand(page44)
1 to 1M
0121 modify PCB Ver. from 1 to 1M(page33)
0121 add R310(page26)
0204 add R457,R458 for power demand(co-layout)(page42)
0204 modify R130,R132 and R133 for LED brightness conrtol(page36)
0204 modify KB1 for CE demand(add mylar)(page33)
0204 modify the symbol of C22 (page41)
0204 modify these symbol of C531and C532 (page44)
0204 modify these symbol of EC52 and EC53 (page45)
0204 modify the symbol of EC74 (page23)
```