

www.ti.com SLUSAB9 -NOVEMBER 2010

# Complete DDR2, DDR3 and DDR3L Memory Power Solution Synchronous Buck Controller, 2-A LDO, Buffered Reference

Check for Samples: TPS51216

#### **FEATURES**

Synchronous Buck Controller (VDDQ)

RUMENTS

- Conversion Voltage Range: 3 V to 28 V
- Output Voltage Range: 0.7 V to 1.8 V
- 0.8% V<sub>RFF</sub> Accuracy
- D-CAP™ Mode for Fast Transient Response
- Selectable 300 kHz/400 kHz Switching Frequencies
- Optimized Efficiency at Light and Heavy Loads with Auto-skip Function
- Supports Soft-Off in S4/S5 States
- OCL/OVP/UVP/UVLO Protections
- Powergood Output
- 2-A LDO(VTT), Buffered Reference(VTTREF)
  - 2-A (Peak) Sink and Source Current
  - Requires Only 10-μF of Ceramic Output Capacitance
  - Buffered, Low Noise, 10-mA VTTREF Output
  - 0.8% VTTREF, 20-mV VTT Accuracy
  - Support High-Z in S3 and Soft-Off in S4/S5
- Thermal Shutdown
- 20-Pin, 3 mm × 3 mm, QFN Package

#### **APPLICATIONS**


- DDR2/DDR3/DDR3L Memory Power Supplies
- SSTL\_18, SSTL\_15, SSTL\_135 and HSTL Termination

#### DESCRIPTION

The TPS51216 provides a complete power supply for DDR2, DDR3 and DDR3L memory systems in the lowest total cost and minimum space. It integrates a synchronous buck regulator controller (VDDQ) with a 2-A sink/source tracking LDO (VTT) and buffered low noise reference (VTTREF). The TPS51216 employs D-CAPTM mode coupled with 300 kHz/400 kHz frequencies for ease-of-use and fast transient response. The VTTREF tracks VDDQ/2 within excellent 0.8% accuracy. The VTT, which provides 2-A sink/source peak current capabilities, requires only 10- $\mu$ F of ceramic capacitance. In addition, a dedicated LDO supply input is available.

The TPS51216 provides rich useful functions as well as excellent power supply performance. It supports flexible power state control, placing VTT at high-Z in S3 and discharging VDDQ, VTT and VTTREF (soft-off) in S4/S5 state. Programmable OCL with low-side MOSFET  $R_{\rm DS(on)}$  sensing, OVP/UVP/UVLO and thermal shutdown protections are also available.

The TPS51216 is available in a 20-pin, 3 mm  $\times$  3 mm, QFN package and is specified for ambient temperature from  $-40^{\circ}$ C to 85°C.



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY
40°C to 95°C	Plantic Quad Flat Book (20 nin QFN)	TPS51216RUKR	20	Tape and reel	3000
-40°C to 85°C	Plastic Quad Flat Pack (20 pin QFN)	TPS51216RUKT	20	Mini reel	250

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

### ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

	, , , , , , , , , , , , , , , , , , , ,	VALUE	VALUE	
		MIN	MAX	
	VBST	-0.3	36	
	VBST <sup>(3)</sup>	-0.3	6	
	SW	-5	30	
Input voltage range <sup>(2)</sup>	VLDOIN, VDDQSNS, REFIN	-0.3	3.6	V
	VTTSNS	-0.3	3.6	
	PGND, VTTGND	-0.3	0.3	
	V5IN, S3, S5, TRIP, MODE	-0.3	6	
	DRVH	<b>-</b> 5	36	
	DRVH <sup>(3)</sup>	-0.3	6	
Output valtage range (2)	VTTREF, VREF	-0.3	3.6	V
Output voltage range <sup>(2)</sup>	VTT	-0.3	3.6	V
	DRVL	-0.3	6	
	PGOOD	-0.3	6	
Junction temperature range, T <sub>J</sub>			125	°C
Storage temperature range, T <sub>STG</sub>		-55	150	°C

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### THERMAL INFORMATION

	TUEDMAL METRIC	TPS51216	LINUTO	
	THERMAL METRIC	QFN (20) PINS	UNITS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	94.1		
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	58.1		
$\theta_{JB}$	Junction-to-board thermal resistance	64.3	0000	
ΨЈТ	Junction-to-top characterization parameter	31.8	°C/W	
ΨЈВ	Junction-to-board characterization parameter	58.0		
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	5.9		

Submit Documentation Feedback

**TRUMENTS** 

All voltage values are with respect to the network ground terminal unless otherwise noted.

Voltage values are with respect to the SW terminal.



#### **RECOMMENDED OPERATING CONDITIONS**

		MIN	TYP MAX	UNIT
Supply voltage	V5IN	4.5	5.5	V
.,,,	VBST	-0.1	33.5	
	VBST <sup>(1)</sup>	-0.1	5.5	
	SW	-3	28	
landet valtage same	SW <sup>(2)</sup>	-4.5	28	.,
Input voltage range	VLDOIN, VDDQSNS, REFIN	-0.1	3.5	V
	VTTSNS	-0.1	3.5	
	PGND, VTTGND	-0.1	0.1	
	S3, S5, TRIP, MODE	-0.1	5.5	
	DRVH	-3	33.5	
	DRVH <sup>(1)</sup>	-0.1	5.5	
	DRVH <sup>(2)</sup>	-4.5	33.5	
Output voltage range	VTTREF, VREF	-0.1	3.5	V
	VTT	-0.1	3.5	
	DRVL	-0.1	5.5	1
	PGOOD	-0.1	5.5	1
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

Voltage values are with respect to the SW terminal. This voltage should be applied for less than 30% of the repetitive period.



#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{MODE}$ =0V,  $V_{S3}$ = $V_{S5}$ =5V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURF	RENT	1			l.	
I <sub>V5IN(S0)</sub>	V5IN supply current, in S0	$T_A = 25^{\circ}C$ , No load, $V_{S3} = V_{S5} = 5 \text{ V}$		590		μΑ
I <sub>V5IN(S3)</sub>	V5IN supply current, in S3	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V		500		μА
I <sub>V5INSDN</sub>	V5IN shutdown current	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 0 V			1	μΑ
I <sub>VLDOIN(S0)</sub>	VLDOIN supply current, in S0	$T_A = 25^{\circ}C$ , No load, $V_{S3} = V_{S5} = 5 \text{ V}$			5	μА
I <sub>VLDOIN(S3)</sub>	VLDOIN supply current, in S3	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V			5	μΑ
I <sub>VLDOINSDN</sub>	VLDOIN shutdown current	T <sub>A</sub> = 25°C, No load, V <sub>S3</sub> = V <sub>S5</sub> = 0 V			5	μΑ
VREF OUTPUT	Γ					
		I <sub>VREF</sub> = 30 μA, T <sub>A</sub> = 25°C		1.8000		
$V_{VREF}$	Output voltage	$0 \mu A \le I_{VREF} < 300 \mu A, T_A = -10$ °C to 85°C	1.7856		1.8144	V
		$0 \mu A \le I_{VRFF} < 300 \mu A$ , $T_A = -40$ °C to 85°C	1.7820		1.8180	
I <sub>VREFOCL</sub>	Current limit	V <sub>VREF</sub> = 1.7 V	0.4	0.8		mA
VTTREF OUTP		VICE			ļ	
V <sub>VTTREF</sub>	Output voltage			V <sub>VDDQSNS</sub> /2		V
		I <sub>VTTREE</sub>   <100 μA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	49.2%	12240110	50.8%	
V <sub>VTTREF</sub>	Output voltage tolerance to $V_{VDDQ}$	I <sub>VTTREF</sub>   <10 mA, 1.2 V ≤ V <sub>VDDQSNS</sub> ≤ 1.8 V	49%		51%	
I <sub>VTTREFOCLSRC</sub>	Source current limit	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTTREF</sub> = 0 V	10	18	0.70	mA
IVTTREFOCLSNK	Sink current limit	V <sub>VDDQSNS</sub> = 1.8 V, V <sub>VTTREF</sub> = 1.8 V	10	17		mA
	VTTREF discharge current	$T_A = 25^{\circ}C$ , $V_{S3} = V_{S5} = 0$ V, $V_{VTTREF} = 0.5$ V	0.8	1.3		mA
VTT OUTPUT	VIIIVEI discharge carrent	14 - 25 6, vs3 - vs5 - 6 v, vviirer - 6.5 v	0.0	1.0		
	Output voltage			V <sub>VTTREF</sub>		V
V <sub>VTT</sub>	Output voltage	$ I_{VTT}  \le 10 \text{ mA}, 1.2 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}, I_{VTTREF} = 0 \text{ A}$	-20	VVTTREF	20	v
$V_{VTTTOL}$						
	Output voltage tolerance to VTTREF	$ I_{VTT}  \le 1 \text{ A, } 1.2 \le V_{VDDQSNS} \le 1.8 \text{ V, } I_{VTTREF} = 0 \text{ A}$	-30		30	mV
		$ I_{VTT}  \le 2 \text{ A}, 1.4 \text{ V} \le V_{VDDQSNS} \le 1.8 \text{ V}, I_{VTTREF} = 0 \text{ A}$	<del>-40</del>		40	
		$ I_{VTT}  \le 1.5 \text{ A}, 1.2 \text{ V} \le V_{VDDQSNS} \le 1.4 \text{ V}, I_{VTTREF} = 0 \text{ A}$	-40		40	
I <sub>VTTOCLSRC</sub>	Source current limit	$V_{VDDQSNS} = 1.8 \text{ V}, V_{VTT} = V_{VTTSNS} = 0.7 \text{ V},$ $I_{VTTREF} = 0 \text{ A}$	2	3		Α
I <sub>VTTOCLSNK</sub>	Sink current limit	V <sub>VDDQSNS</sub> = 1.8V, V <sub>VTT</sub> = V <sub>VTTSNS</sub> = 1.1 V, I <sub>VTTREF</sub> = 0 A	2	3		
I <sub>VTTLK</sub>	Leakage current	$T_A = 25^{\circ}C$ , $V_{S3} = 0$ V, $V_{S5} = 5$ V, $V_{VTT} = V_{VTTREF}$			5	
I <sub>VTTSNSBIAS</sub>	VTTSNS input bias current	$V_{S3} = 5 \text{ V}, V_{S5} = 5 \text{ V}, V_{VTTSNS} = V_{VTTREF}$	-0.5	0.0	0.5	μΑ
I <sub>VTTSNSLK</sub>	VTTSNS leakage current	V <sub>S3</sub> = 0 V, V <sub>S5</sub> = 5 V, V <sub>VTTSNS</sub> = V <sub>VTTREF</sub>	-1	0	1	
I <sub>VTTDIS</sub>	VTT Discharge current	$T_A = 25^{\circ}C$ , $V_{S3} = V_{S5} = 0$ V, $V_{VDDQSNS} = 1.8$ V, $V_{VTT} = 0.5$ V, $I_{VTTREF} = 0$ A		7.8		mA
VDDQ OUTPU	Т					
V <sub>VDDQSNS</sub>	VDDQ sense voltage			V <sub>REFIN</sub>		
V <sub>VDDQSNSTOL</sub>	VDDQSNS regulation voltage tolerance to REFIN	T <sub>A</sub> = 25°C	-3		3	mV
I <sub>VDDQSNS</sub>	VDDQSNS input current	V <sub>VDDQSNS</sub> = 1.8 V		39		μА
I <sub>REFIN</sub>	REFIN input current	V <sub>REFIN</sub> = 1.8 V	-0.1	0.0	0.1	μΑ
I <sub>VDDQDIS</sub>	VDDQ discharge current	$V_{S3} = V_{S5} = 0 \text{ V}, V_{VDDQSNS} = 0.5 \text{ V}, MODE pin pulled down to GND through } 47k\Omega \text{ (Non-tracking)}$		12	-	mA
I <sub>VLDOINDIS</sub>	VLDOIN discharge current	$V_{S3} = V_{S5} = 0 \text{ V, } V_{VDDQSNS} = 0.5 \text{ V, } MODE pin pulled down to GND through } 100k\Omega \text{ (Non-tracking)}$		1.2		Α
SWITCH MODE	E POWER SUPPLY (SMPS) FREQUEN	5 , 5,				
CTALL OUT MICHOLE	- 1 OTTEN GOLLET (SIMPS) FREQUEN	$V_{IN} = 12 \text{ V}, V_{VDDQSNS} = 1.8 \text{ V}, R_{MODE} = 100 \text{ k}\Omega$		300		
f <sub>SW</sub>	VDDQ switching frequency					kHz
	Minimum on time	$V_{IN} = 12 \text{ V}, V_{VDDQSNS} = 1.8 \text{ V}, R_{MODE} = 200 \text{ k}\Omega$		400		
t <sub>ON(min)</sub>	Minimum on time	DRVH rising to falling <sup>(1)</sup>		60		ns
t <sub>OFF(min)</sub>	Minimum off time	DRVH falling to rising	200	320	450	

<sup>(1)</sup> Ensured by design. Not production tested.



## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{MODE}$ =0V,  $V_{S3}$ = $V_{S5}$ =5V (unless otherwise noted)

UNIT **PARAMETER TEST CONDITION** MIN TYP MAX **VDDQ MOSFET DRIVER** Source,  $I_{DRVH} = -50 \text{ mA}$ 1.6 3.0  $\mathsf{R}_{\mathsf{DRVH}}$ DRVH resistance 0.6 1.5 Sink,  $I_{DRVH} = 50 \text{ mA}$ Ω Source,  $I_{DRVL} = -50 \text{ mA}$ 0.9 2.0  $R_{DRVL}$ DRVL resistance 0.5 Sink,  $I_{DRVL} = 50 \text{ mA}$ 1.2 DRVH-off to DRVL-on 10 Dead time ns  $t_{\mathsf{DEAD}}$ DRVL-off to DRVH-on 20 INTERNAL BOOT STRAP SW  $V_{V5IN-VBST}$ ,  $T_A = 25$ °C,  $I_F = 10$  mA  $V_{\mathsf{FBST}}$ Forward Voltage VBST leakage current  $T_A = 25^{\circ}C, V_{VBST} = 33 \text{ V}, V_{SW} = 28 \text{ V}$ 0.01 1.5 I<sub>VBSTLK</sub> μΑ LOGIC THRESHOLD MODE source current 14 15 16 μΑ  $I_{\text{MODE}}$ MODE 0 580 600 620 MODE 1 829 854 879  $V_{THMODE}$ MODE threshold voltage m۷ MODE 2 1202 1232 1262 MODE 3 1760 1800 1840  $V_{\mathsf{IL}}$ S3/S5 low-level voltage 0.5 S3/S5 high-level voltage V 1.8 S3/S5 hysteresis voltage 0.25  $V_{IHYST}$  $V_{ILK}$ S3/S5 input leak current -1 0 1 μΑ SOFT START Internal soft-start time,  $C_{VREF}$  = 0.1  $\mu$ F, S5 rising to  $V_{VDDQSNS}$  > 0.99 x  $V_{REFIN}$ VDDQ soft-start time 1.1 ms PGOOD COMPARATOR PGOOD in from higher 108% 110% 106% PGOOD in from lower 90% 92% 94%  $V_{\mathsf{THPG}}$ VDDQ PGOOD threshold PGOOD out to higher 114% 118% 116% PGOOD out to lower 86% 82% 84% PGOOD sink current  $V_{PGOOD} = 0.5 V$ 5.9 mΑ  $\mathsf{I}_{\mathsf{PG}}$ Delay for PGOOD in 0.8 1.2 ms PGOOD delay time t<sub>PGDLY</sub> Delay for PGOOD out, with 100 mV over drive 330 ns PGOOD start-up delay  $C_{VREF}$  = 0.1  $\mu$ F, S5 rising to PGOOD rising 2.5 t<sub>PGSSDLY</sub>





## **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VV5IN=5V, VLDOIN is connected to VDDQ output,  $V_{MODE}$ =0V,  $V_{S3}$ = $V_{S5}$ =5V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
PROTECTIO	NS					
I <sub>TRIP</sub>	TRIP source current	T <sub>A</sub> = 25°C, V <sub>TRIP</sub> = 0.4 V	9	10	11	μА
TC <sub>ITRIP</sub>	TRIP source current temperature coefficient (2)			4700		ppm/°C
V <sub>TRIP</sub>	V <sub>TRIP</sub> voltage range		0.2		3	V
		$V_{TRIP} = 3.0 \text{ V}$	360	375	390	
V <sub>OCL</sub>	Current limit threshold	V <sub>TRIP</sub> = 1.6 V	190	200	210	mV
		$V_{TRIP} = 0.2 V$	20	25	30	
		V <sub>TRIP</sub> = 3.0 V	-390	-375	-360	
V <sub>OCLN</sub>	Negative current limit threshold	V <sub>TRIP</sub> = 1.6 V	-210	-200	-190	mV
		V <sub>TRIP</sub> = 0.2 V	-30	-25	-20	
V <sub>ZC</sub>	Zero cross detection offset			0		mV
.,	V510110/100/11 11 1/1	Wake-up	4.2	4.4	4.5	V
$V_{UVLO}$	V5IN UVLO threshold voltage	Shutdown	3.7	3.9	4.1	
V <sub>OVP</sub>	VDDQ OVP threshold voltage	OVP detect voltage	118%	120%	122%	
t <sub>OVPDLY</sub>	VDDQ OVP propagation delay	With 100 mV over drive		430		ns
V <sub>UVP</sub>	VDDQ UVP threshold voltage	UVP detect voltage	66%	68%	70%	
t <sub>UVPDLY</sub>	VDDQ UVP delay			1		ms
t <sub>UVPENDLY</sub>	VDDQ UVP enable delay			1.2		ms
V <sub>OOB</sub>	OOB Threshold voltage			108%		
THERMAL S	HUTDOWN					
	The arrest about decree there also the	Shutdown temperature <sup>(2)</sup>		140		00
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(2)</sup>		10		°C

<sup>(2)</sup> Ensured by design. Not production tested.

## DEVICE INFORMATION


#### **RUK PACKAGE (TOP VIEW)** PGOOD TRIP 83 S 20 17 116 19 18 **VTTSNS** VBST **VLDOIN** $\overline{2}$ 14 DRVH TPS51216 VTT $\overline{3}$ 13 SW PowerPAD™ **VTTGND** 12 V5IN 5) $(\overline{1}1]$ VTTREF DRVL [9] [8] 110 GND REFIN VDDQSNS PGND VREF

#### PIN FUNCTIONS

DIN	PIN FUNCTIONS							
PIN		I/O	DESCRIPTION					
NAME	NO.							
DRVH	14	0	High-side MOSFET gate driver output.					
DRVL	11	0	Low-side MOSFET gate driver output.					
GND	7	-	Signal ground.					
MODE	19	I	Connect resistor to GND to configure switching frequency and discharge mode. (See Table 2)					
PGND	10	-	Gate driver power ground. R <sub>DS(on)</sub> current sensing input(+).					
PGOOD	20	0	Powergood signal open drain output. PGOOD goes high when VDDQ output voltage is within the target range.					
REFIN	8	I	Reference input for VDDQ. Connect to the midpoint of a resistor divider from VREF to GND. Add a capacitor for stable operation.					
SW	13	I/O	High-side MOSFET gate driver return. R <sub>DS(on)</sub> current sensing input(–).					
S3	17	I	S3 signal input. (See Table 1)					
S5	16	I	S5 signal input. (See Table 1)					
TRIP	18	I	Connect resistor to GND to set OCL at $V_{TRIP}/8$ . Output 10- $\mu$ A current at room temperature, $T_C = 4700$ ppm/°C.					
VBST	15	I	High-side MOSFET gate driver bootstrap voltage input. Connect a capacitor from the VBST pin to the SW pin.					
VDDQSNS	9	- 1	VDDQ output voltage feedback. Reference input for VTTREF. Also serves as power supply for VTTREF.					
VLDOIN	2	I	Power supply input for VTT LDO. Connect VDDQ in typical application.					
VREF	6	0	1.8-V reference output.					
VTT	3	0	VTT 2-A LDO output. Need to connect 10μF or larger capacitance for stability.					
VTTGND	4	_	Power ground for VTT LDO.					
VTTREF	5	0	Buffered VTT reference output. Need to connect 0.22μF or larger capacitance for stability.					
VTTSNS	1	I	VTT output voltage feedback.					
V5IN	12	I	5-V power supply input for internal circuits and MOSFET gate drivers.					
Thermal pad	-	_	Connect to GND					

# TEXAS INSTRUMENTS

#### **FUNCTIONAL BLOCK DIAGRAM**





#### TYPICAL CHARACTERISTICS




Figure 1. V5IN Supply Current vs Junction Temperature




Figure 2. V5IN Shutdown Current vs Junction Temperature




Figure 3. VLDOIN Supply Current vs Junction Temperature




Figure 4. Current Sense Current vs Junction Temperature




Figure 5. OVP/UVP Threshold vs Junction Temperature





Figure 6. VDDQSNS Discharge Current vs Junction Temperature

SLUSAB9 -NOVEMBER 2010 www.ti.com

## TEXAS INSTRUMENTS









Figure 7. VTT Discharge Current vs Junction Temperature

Figure 8. Switching Frequency vs Input Voltage







Figure 9. Switching Frequency vs Input Voltage

Figure 10. Switching Frequency vs Load Current







Figure 11. Switching Frequency vs Load Current

Figure 12. Load Regulation



#### **TYPICAL CHARACTERISTICS (continued)**







Figure 13. Line Regulation

Figure 14. VTTREF Load Regulation







Figure 15. VTTREF Load Regulation

Figure 16. VTTREF Load Regulation






Figure 17. VTT Load Regulation

Figure 18. VTT Load Regulation

SLUSAB9 -NOVEMBER 2010 www.ti.com






Figure 21. 1.5-V Load Transient Response

Figure 22. VTT Load Transient Response



#### **TYPICAL CHARACTERISTICS (continued)**




Figure 23. 1.5-V Startup Waveforms






Figure 25. 1.5-V Soft-Stop Waveforms (Tracking Discharge)




Figure 26. 1.5-V Soft-Stop Waveforms (Non-Tracking Discharge)

SLUSAB9 -NOVEMBER 2010 www.ti.com



180

135

90

45

-45

-90

-135

-180 10000000 Phase (°)




Figure 27. VTT Bode Plot (Sink)

Figure 28. VTT Bode Plot (Source)



### APPLICATION INFORMATION

#### **VDDQ Switch Mode Power Supply Control**

TPS51216 supports D-CAP<sup>TM</sup> mode which does not require complex external compensation networks and is suitable for designs with small external components counts. The D-CAP<sup>TM</sup> mode provides fast transient response with appropriate amount of equivalent series resistance (ESR) on the output capacitors. An adaptive on-time control scheme is used to achieve pseudo-constant frequency. The TPS51216 adjusts the on-time  $(t_{ON})$  to be inversely proportional to the input voltage  $(V_{IN})$  and proportional to the output voltage  $(V_{DDQ})$ . This makes a switching frequency fairy constant over the variation of input voltage at the steady state condition.

#### VREF and REFIN, VDDQ Output Voltage

The part provides a 1.8-V,  $\pm 0.8\%$  accurate, voltage reference from VREF. This output has a 300- $\mu$ A (max) current capability to drive the REFIN input voltage through a voltage divider circuit. A capacitor with a value of 0.1- $\mu$ F or larger should be attached close to the VREF terminal.

The VDDQ switch-mode power supply (SMPS) output voltage is defined by REFIN voltage, within the range between 0.7 V and 1.8 V, programmed by the resister-divider connected between VREF and GND. (See External Components Selection section.) A few nano farads of capacitance from REFIN to GND is recommended for stable operation.

#### **Soft-Start and Powergood**

TPS51216 provides integrated VDDQ soft-start functions to suppress in-rush current at start-up. The soft-start is achieved by controlling internal reference voltage ramping up. Figure 29 shows the start-up waveforms. The switching regulator waits for  $400\mu s$  after S5 assertion. The MODE pin voltage is read in this period. A typical VDDQ ramp up duration is  $700\mu s$ .

TPS51216 has a powergood open-drain output that indicates the VDDQ voltage is within the target range. The target voltage window and transition delay times of the PGOOD comparator are ±8% (typ) and 1-ms delay for assertion (low to high), and ±16% (typ) and 330-ns delay for de-assertion (high to low) during running. The PGOOD comparator is enabled 1.1 ms after VREF is raised high and the start-up delay is 2.5 ms. Note that the time constant which is composed of the REFIN capacitor and a resistor divider needs to be short enough to reach the target value before PGOOD comparator enabled.




Figure 29. Typical Start-up Waveforms

## TEXAS INSTRUMENTS

#### **Power State Control**

The TPS51216 has two input pins, S3 and S5, to provide simple control scheme of power state. All of VDDQ, VTTREF and VTT are turned on at S0 state (S3=S5=high). In S3 state (S3=low, S5=high), VDDQ and VTTREF voltages are kept on while VTT is turned off and left at high impedance state (high-Z). The VTT output floats and does not sink or source current in this state. In S4/S5 states (S3=S5=low), all of the three outputs are turned off and discharged to GND according to the discharge mode selected by MODE pin. Each state code represents as follow; S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF. (See Table 1)

Table 1. S3/S5 Power State Control

STATE	S3	S5	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

#### **MODE Pin Configuration**

The TPS51216 reads the MODE pin voltage when the S5 signal is raised high and stores the status in a register. A 15- $\mu$ A current is sourced from the MODE pin during this time to read the voltage across the resistor connected between the pin and GND. Table 2 shows resistor values, corresponding switching frequency and discharge mode configurations.

**Table 2. MODE Selection** 

MODE NO.	RESISTANCE BETWEEN MODE AND GND ( $k\Omega$ )	SWITCHING FREQUENCY (kHz)	DISCHARGE MODE
3	200	400	Tracking
2	100	300	
1	68	300	Non-tracking
0	47	400	

#### **Discharge Control**

In S4/S5 state, VDDQ, VTT, and VTTREF outputs are discharged based on the respective discharge mode selected above. The tracking discharge mode discharges VDDQ output through the internal VTT regulator transistors enabling quick discharge operation. The VTT output maintains tracking of the VTTREF voltage in this mode. (Please refer to Figure 25) After 4 ms of tracking discharge operation, the mode changes to non-tracking discharge. The VDDQ output must be connected to the VLDOIN pin in this mode. The non-tracking mode discharges the VDDQ and VTT pins using internal MOSFETs that are connected to corresponding output terminals. The non-tracking discharge is slow compared with the tracking discharge due to the lower current capability of these MOSFETs. (Please refer to Figure 26)

#### D-CAP™ Mode

www.ti.com

Figure 30 shows a simplified model of D-CAP™ mode architecture.




Figure 30. Simplified D-CAP™ Model

The VDDQSNS voltage is compared with REFIN voltage. The PWM comparator creates a set signal to turn on the high-side MOSFET. The gain and speed of the comparator is high enough to maintain the voltage at the beginning of each on-cycle (or the end of each off-cycle) to be substantially constant. The DC output voltage monitored at VDDQ may have line regulation due to ripple amplitude that slightly increases as the input voltage increase. The D-CAP™ mode offers flexibility on output inductance and capacitance selections and provides ease-of-use with a low external component count. However, it requires a sufficient amount of output ripple voltage for stable operation and good jitter performance.

The requirement for loop stability is simple and is described in Equation 1. The 0-dB frequency,  $f_0$  defined in Equation 1, is recommended to be lower than 1/3 of the switching frequency to secure proper phase margin.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times C_{\text{OUT}}} \le \frac{f_{SW}}{3}$$

where

- ESR is the effective series resistance of the output capacitor
- C<sub>OUT</sub> is the capacitance of the output capacitor
- f<sub>sw</sub> is switching frequency (1)

Jitter is another attribute caused by signal-to-noise ratio of the feedback signal. One of the major factors that determine jitter performance in D-CAP™ mode is the down-slope angle of the VDDQSNS ripple voltage. Figure 31 shows, in the same noise condition, a jitter is improved by making the slope angle larger.

Copyright © 2010, Texas Instruments Incorporated

(2)




Figure 31. Ripple Voltage Slope and Jitter Performance

For a good jitter performance, use the recommended down slope of approximately 20 mV per switching period as shown in Figure 31 and Equation 2.

$$\frac{V_{OUT} \times ESR}{f_{SW} \times L_X} \ge 20 \, mV$$

where

- V<sub>OUT</sub> is the VDDQ output voltage
- L<sub>X</sub> is the inductance

#### **Light-Load Operation**

In auto-skip mode, the TPS51216 SMPS control logic automatically reduces its switching frequency to improve light-load efficiency. To achieve this intelligence, a zero cross detection comparator is used to prevent negative inductor current by turning off the low-side MOSFET. Equation 3 shows the boundary load condition of this skip mode and continuous conduction operation.

$$I_{LOAD(LL)} = \frac{\left(V_{IN} - V_{OUT}\right)}{2 \times L_{X}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{f_{SW}}$$
(3)

#### **VTT and VTTREF**

TPS51216 integrates two high performance, low-drop-out linear regulators, VTT and VTTREF, to provide complete DDR2/DDR3/DDR3L power solutions. The VTTREF has a 10-mA sink/source current capability, and tracks ½ of VDDQSNS with  $\pm 1\%$  accuracy using an on-chip ½ divider. A 0.22- $\mu$ F (or larger) ceramic capacitor must be connected close to the VTTREF terminal for stable operation. The VTT responds quickly to track VTTREF within  $\pm 40$  mV at all conditions, and the current capability is 2 A for both sink and source. A 10- $\mu$ F (or larger) ceramic capacitor(s) need to be connected close to the VTT terminal for stable operation. To achieve tight regulation with minimum effect of wiring resistance, a remote sensing terminal, VTTSNS, should be connected to the positive node of VTT output capacitor(s) as a separate trace from the high-current line to the VTT pin. (Please refer to the Layout Considerations section for details.)

### **VDDQ Overvoltage and Undervoltage Protection**

TPS51216 sets the overvoltage protection (OVP) when the VDDQSNS voltage reaches a level 20% (typ) higher than the REFIN voltage. When an OV event is detected, the controller latches DRVH low and DRVL high. VTTREF and VTT are turned off and discharged using the non-tracking discharge MOSFETs regardless of the tracking mode.

The undervoltage protection (UVP) latch is set when the VDDQSNS voltage remains lower than 68% (typ) of the REFIN voltage for 1 ms or longer. In this fault condition, the controller latches DRVH low and DRVL low and discharges the VDDQ, VTT and VTTREF outputs. UVP detection function is enabled after 1.2 ms of SMPS operation to ensure startup.

To release the OVP and UVP latches, toggle S5 or adjust the V5IN voltage down and up beyond the undervoltage lockout threshold.

#### **VDDQ Overcurrent Protection**

The VDDQ SMPS has cycle-by-cycle overcurrent limiting protection. The inductor current is monitored during the off-state using the low-side MOSFET  $R_{DS(on)}$  and the controller maintains the off-state while the voltage across the low-side MOSFET is larger than the overcurrent trip level. The current monitor circuit inputs are PGND and SW pins so that those should be properly connected to the source and drain terminals of low-side MOSFET. The overcurrent trip level,  $V_{TRIP}$ , is determined by Equation 4, where  $R_{TRIP}$  is the value of the resistor connected between the TRIP pin and GND, and  $I_{TRIP}$  is the current sourced from the TRIP pin.  $I_{TRIP}$  is 10  $\mu$ A typically at room temperature, and has 4700ppm/°C temperature coefficient to compensate the temperature dependency of the low-side MOSFET  $R_{DS(on)}$ .

$$V_{TRIP} = R_{TRIP} \times I_{TRIP} \tag{4}$$

Because the comparison is done during the off-state,  $V_{TRIP}$  sets the valley level of the inductor current. The load current OCL level,  $I_{OCL}$ , can be calculated by considering the inductor ripple current as shown in Equation 5

$$I_{OCL} = \left(\frac{V_{TRIP}}{8 \times R_{DS(on)}}\right) + \frac{I_{IND(ripple)}}{2} = \left(\frac{V_{TRIP}}{8 \times R_{DS(on)}}\right) + \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L_X} \times \frac{V_{OUT}}{f_{SW} \times V_{IN}}$$

where

In an overcurrent condition, the current to the load exceeds the current to the output capacitor, thus the output voltage tends to fall down. Eventually, it crosses the undervoltage protection threshold and shuts down.

#### **VTT Overcurrent Protection**

The LDO has an internally fixed constant overcurrent limiting of 3-A (typ) for both sink and source operation.

#### **V5IN Undervoltage Lockout Protection**

TPS51216 has a 5-V supply undervoltage lockout protection (UVLO) threshold. When the V5IN voltage is lower than UVLO threshold voltage, typically 3.93 V, VDDQ, VTT and VTTREF are shut off. This is a non-latch protection.

#### **Thermal Shutdown**

TPS51216 includes an internal temperature monitor. If the temperature exceeds the threshold value, 140°C (typ), VDDQ, VTT and VTTREF are shut off. The thermal shutdown state of VDDQ is open, VTT and VTTREF are high impedance (high-Z) respectively, and the discharge functions are disabled. This is a non-latch protection and the operation is restarted with soft-start sequence when the device temperature is reduced by 10°C (typ).

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback

## TEXAS INSTRUMENTS

(6)

#### **External Components Selection**

The external components selection is simple in D-CAP™ mode.

#### 1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is determined by the value of the voltage-divider resistor, R1 and R2 as shown in Figure 30. R1 is connected between VREF and REFIN pins, and R2 is connected between the REFIN pin and GND. Setting R1 as  $10-k\Omega$  is a good starting point. Determine R2 using Equation 6.

$$R2 = \frac{R1}{\left(\frac{1.8}{V_{OUT} - \left(\frac{I_{IND(ripple}) \times ESR}{2}\right)} - 1\right)}$$

#### 2. CHOOSE THE INDUCTOR

The inductance value should be determined to yield a ripple current of approximately  $\frac{1}{2}$  to  $\frac{1}{2}$  of maximum output current. Larger ripple current increases output ripple voltage and improves the signal-to-noise ratio and helps stable operation.

$$L_{X} = \frac{1}{I_{IND(ripple)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}} = \frac{3}{I_{O(max)} \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

The inductor needs a low direct current resistance (DCR) to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated in Equation 8.

$$I_{IND(peak)} = \frac{V_{TRIP}}{8 \times R_{DS(on)}} + \frac{1}{L_X \times f_{SW}} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(8)

#### 3. CHOOSE THE OCL SETTING RESISTANCE, RTRIP

Combining Equation 4 and Equation 5, R<sub>TRIP</sub> can be obtained using Equation 9.

$$R_{TRIP} = \frac{8 \times \left(I_{OCL} - \left(\frac{\left(V_{IN} - V_{OUT}\right)}{\left(2 \times L_X\right)}\right) \times \frac{V_{OUT}}{\left(f_{SW} \times V_{IN}\right)}\right) \times R_{DS(on)}}{I_{TRIP}}$$
(9)

#### 4. CHOOSE THE OUTPUT CAPACITORS

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet small signal stability and recommended ripple voltage. A quick reference is shown in Equation 10 and Equation 11.

$$\frac{1}{2\pi \times \mathsf{ESR} \times \mathsf{C}_{\mathsf{OUT}}} \le \frac{\mathsf{f}_{\mathsf{SW}}}{3} \tag{10}$$

$$\frac{V_{OUT} \times ESR}{f_{SW} \times L_X} \ge 20 \,\text{mV} \tag{11}$$



#### **TPS51216 Application Circuit**




Figure 32. DDR3, 400-kHz Application Circuit, Tracking Discharge

Table 3. DDR3, 400-kHz Application Circuit, List of Materials

REFERENCE DESIGNATOR	QTY	SPECIFICATION	MANUFACTURE	PART NUMBER
C8, C9, C10	3	10 μF, 25 V	Taiyo Yuden	TMK325BJ106MM
C11	1	330 $\mu F$ , 2V, 6 $m\Omega$	Panasonic	EEFSX0D331XE
L1	1	0.56 μH, 21 A, 1.56 mΩ	Panasonic	ETQP4LR56WFC
Q1	1	30 V, 35 A, 8.5 mΩ	Fairchild	FDMS8680
Q2, Q3	2	30 V, 42 A, 3.5 mΩ	Fairchild	FDMS8670AS

For this example, the bulk output capacitor ESR requirement for D-CAP™ mode is described in Equation 12, whichever is greater.

$$ESR \ge \frac{20\,\text{mV} \times f_{SW} \times L}{V_{OUT}} \quad \text{or} \quad ESR \ge \frac{3}{2\pi \times f_{SW} \times C_{OUT}} \tag{12}$$

SLUSAB9 -NOVEMBER 2010 www.ti.com

## TEXAS INSTRUMENTS

#### **Layout Considerations**

Certain issues must be considered before designing a layout using the TPS51216.




Figure 33. DC/DC Converter Ground System

- VIN capacitor(s), VOUT capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Other small signal components should be placed on another side (component side). At least one inner plane should be inserted, connected to ground, in order to shield and isolate the small signal traces from noisy power lines.
- All sensitive analog traces and components such as VDDQSNS, VTTSNS, MODE, REFIN, VREF and TRIP
  should be placed away from high-voltage switching nodes such as SW, DRVL, DRVH or VBST to avoid
  coupling. Use internal layer(s) as ground plane(s) and shield feedback trace from power traces and
  components.
- The DC/DC converter has several high-current loops. The area of these loops should be minimized in order to suppress generating switching noise.
  - The most important loop to minimize the area of is the path from the VIN capacitor(s) through the high and low-side MOSFETs, and back to the capacitor(s) through ground. Connect the negative node of the VIN capacitor(s) and the source of the low-side MOSFET at ground as close as possible. (Refer to loop #1 of Figure 33)
  - The second important loop is the path from the low-side MOSFET through inductor and VOUT capacitor(s), and back to source of the low-side MOSFET through ground. Connect source of the low-side MOSFET and negative node of VOUT capacitor(s) at ground as close as possible. (Refer to loop #2 of Figure 33)
  - The third important loop is of gate driving system for the low-side MOSFET. To turn on the low-side MOSFET, high current flows from V5IN capacitor through gate driver and the low-side MOSFET, and back to negative node of the capacitor through ground. To turn off the low-side MOSFET, high current flows from gate of the low-side MOSFET through the gate driver and PGND, and back to source of the low-side MOSFET through ground. Connect negative node of V5IN capacitor, source of the low-side MOSFET and PGND at ground as close as possible. (Refer to loop #3 of Figure 33)
- Because the TPS51216 controls output voltage referring to voltage across VOUT capacitor, VDDQSNS should be connected to the positive node of VOUT capacitor. In a same manner GND should be connected to the negative node of VOUT capacitor.

22





- Connect the overcurrent setting resistors from TRIP pin to ground and make the connections as close as
  possible to the device. The trace from TRIP pin to resistor and from resistor to ground should avoid coupling
  to a high-voltage switching node.
- Connect the frequency and mode setting resistor from MODE pin to ground, and make the connections as close as possible to the device. The trace from the MODE pin to the resistor and from the resistor to ground should avoid coupling to a high-voltage switching node
- Connections from gate drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65 mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- The PCB trace defined as SW node, which connects to the source of the switching MOSFET, the drain of the rectifying MOSFET and the high-voltage side of the inductor, should be as short and wide as possible.
- VLDOIN should be connected to VDDQ output with short and wide traces. An input bypass capacitor should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VTT should be placed close to the pin with a short and wide connection in order to avoid additional ESR and/or ESL of the trace.
- VTTSNS should be connected to the positive node of the VTT output capacitor(s) as a separate trace from
  the high-current power line and is strongly recommended to avoid additional ESR and/or ESL. If it is needed
  to sense the voltage at the point of the load, it is recommended to attach the output capacitor(s) at that
  point. Also, it is recommended to minimize any additional ESR and/or ESL of ground trace between GND pin
  and the output capacitor(s).
- Consider adding a low pass filter (LPF) at VTTSNS in case the ESR of the VTT output capacitor(s) is larger than 2 mΩ.
- VDDQSNS can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of VTTREF. Avoid any noise generative lines.
- The negative node of the VTT output capacitor(s) and the VTTREF capacitor should be tied together by avoiding common impedance to high-current path of the VTT source/sink current.
- GND pin node represents the reference potential for VTTREF and VTT outputs. Connect GND to negative nodes of VTT capacitor(s), VTTREF capacitor and VDDQ capacitor(s) with care to avoid additional ESR and/or ESL. GND and PGND should be connected together at a single point.
- In order to effectively remove heat from the package, prepare the thermal land and solder to the
  package thermal pad. Wide trace of the component-side copper, connected to this thermal land, helps heat
  spreading. Numerous vias with a 0.3-mm diameter connected from the thermal land to the internal/solderside ground plane(s) should be used to help dissipation.

#### CAUTION

Do NOT connect PGND pin directly to this thermal land underneath the package.

Submit Documentation Feedback



### PACKAGE OPTION ADDENDUM

10-Dec-2010

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
TPS51216RUKR	ACTIVE	QFN	RUK	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Purchase Samples
TPS51216RUKT	ACTIVE	QFN	RUK	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	Request Free Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Dec-2010


### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

7 til diffiolione dre florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51216RUKR	QFN	RUK	20	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS51216RUKT	QFN	RUK	20	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 8-Dec-2010



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51216RUKR	QFN	RUK	20	3000	346.0	346.0	29.0
TPS51216RUKT	QFN	RUK	20	250	190.5	212.7	31.8

## RUK (S-PQFP-N20) PLASTIC QUAD FLATPACK 3,10 2,90 AВ $\frac{3,10}{2,90}$ PIN 1 INDEX AREA TOP AND BOTTOM 0,80 0,70 0,20 REF. С SEATING PLANE 0,08 0,05 0,00 $20X \frac{0,50}{0,30}$ 20 16 EXPOSED THERMAL PAD ⇘ 15 $20X \frac{0,25}{0,15}$ ⊕ 0,10 M C A B 0,40 4208637/B 07/07

- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-leads (QFN) package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.

    See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Falls within JEDEC MO-220.




#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



## RUK (S-PWQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps