# LCFC Confidential


## **ACLUA M/B Schematics Document**

Intel Haswell/Broadwell U-Processor with DDRIIIL + NV (N15V-GM/N15S-GT) GPU

2013-12-26

**REV:0.3** 

								1
Security Classification	LC Fu	ture Center Secre	Title			_		
Issued Date	2013/08/08	] ,	Cover Page	LCFC	=			
AND TRADE SECRET INFORDEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PROP RMATION. THIS SHEET MAY NOT BE TRANSI AUTHORIZED BY LC FUTURE CENTER NEITI LOSED TO ANY THIRD PARTY WITHOUT PRI	ERED FROM THE CUST HER THIS SHEET NOR T	ODY OF THE COMPETENT DIVISION OF R&D HE INFORMATION IT CONTAINS OF LC FUTURE CENTER.	Custo	Document Number  m ACLUA  Thursday, December 26, 2013   Sheet	1 1	Rev 1.0	
				Date:	Inursday, December 26, 2013   Sheet	t 1 of	59	
	C	1	D		F			



#### Voltage Rails (O --> Means ON , X --> Means OFF) +5VS +3VS Power Plane +1.5VS +1.35VS +1.05VS +3VALW +0.675VS +3VALW PCH CPU\_CORE B+ +1.35V +5VALW +VGA CORE State +3VGS +1.8VGS +1.35VGS +0.95VGS S0 0 0 0 0 0 S3 0 0 0 0 X S3 0 0 0 0 X Battery only S5 S4/AC Only 0 0 0 X X S5 S4 0 X X X X Battery only S5 S4 AC & Battery Х Х X Х X

~								
STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

#### **USB Port Table**

	USB 2.0 EHCI1	USB 3.0 XHCI					
0	USB Port (Right Side)		♦ ( / )				
1	USB Port1 (Left Side)	1	USB Port1 (Left Side)				
2	USB Port2 (Left Side)	2					
3	Cardreader	3					
4	TOUCH PANEL	4					
5	Camera						
6	NGFF(WLAN)						
7							

#### **BOM Structure Table**

DOM Chactar	<u>g rubic</u>
BOM Structure	BTO Item
@	Not stuff
14@	For 14" part
15@	For 15" part
100M@	100M LAN Part
GIGA@	GIGA LAN Part
OPT@	Discrete GPU SKU part
N15SGT@	For N15S-GT GPU part
N15VGM@	For N15V-GM part
GC6@	GC62.0 support part
RANKA@	For VRAM RankA part
RANKB@	For VRAM RankB part
UMA@	UMA SKU part
TS@	For support touch panel sku part
AOAC@	AOAC support part
ME@	ME part(connector, hole)

Notes List

#### **SMBUS Control Table**

don't exist

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module	charger
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VALW	X	v	<b>V</b> +3VALW	X	X	X	X	X	v
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	<b>V</b> +3VGS	X	<b>V</b> +3VS	X	x	<b>V</b> +3VS	<b>V</b> +3VALW_PCH	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	<b>V</b> +3VS	<b>V</b> +3VS	X	<b>V</b> +3VALW_PCH	X	X

#### **PCIE PORT LIST**

Port	Device
1	
2	
3	LAN
4	WLAN
5	Discrete GPU
6	

#### **EC SM Bus1 address**

Device Smart Battery 0X16 0001 0010 b

Device Address Thermal Sensor NCT7718W 1001 100xb VGA 0x41(default) need to update PCH


EC SM Bus2 address


PCH SM Bus address
Address DDR DIMMA DDR DIMMB


1010 010Xb Rsvd


Security Classification LC Future Center Secret Data Issued Date 2013/08/08 2013/08/05 Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC SUTURE CENTER AND CONTINUE CONTRINCTURING THE AND THAT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CLIETODY OF THE COMPATION TO VICION OF REPORT OF THE CONTRINCTURING THE CLIETON TO VICION OF REPORT OF THE SHEET AND THE SHEET NOTE THE INFORMATION IT CONTRINC OF MAY BY CASE OF YOR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WATER CONSIGN TO LE OFTUTIRE CHOTER.


LCFC **ACLUA** 































PDF created with pdfFactory Pro trial version www.pdffactory.com









#### N15x GPIO

GPIO	I/O	ACTIVE	Function Description
GPI00	OUT		FB Enable for GC6 2.0
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPI07	OUT	N/A	
GPIO8	I/O		System side PCle reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

### N15V-GM Power Sequence



#### N15S-GT Power Sequence



#### Performance Mode P0 TDP at Tj = 102 C\* (DDR3)

	GPU (4)	Mem (1,5)	NVCLK /MCLK		NVVDD	)	FB\ (1.3	/DD 5V)	(GPU (1.35	+Mem)	PCI E (1.05) (6)	xpress /)	I/O ar PLLV (1.05)	DD	Oth (3.3	
Products	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N14X 128bit 2GB DDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

#### N15x Multi-level Straps


Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0				
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SORO_EXPOSED				
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]				
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE				
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)							
STRAP1	+3VGS								
STRAP2	+3VGS	Pecerued/keen null	-up and null-down t	Footprint and not e	stuff by default)				
STRAP3	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)							
STRAP4	+3VGS								


SMB	US_ALT_ADDR
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


#### N15x Binary Straps


Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED


Security Classification	LCI	uture Center Secre	Title						
Issued Date	2013/08/08	Deciphered Date	2013/08/05	_   ν	VGA Notes List				
AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY FORMATION. THIS SHEET MAY NOT BE TR	RANSFERED FROM THE CI	JSTODY OF THE COMPETENT DIVISIO	TIAL N OF Sage	Document Number	Rev 1.0			
	CLOSED TO ANY THIRD PARTY WITHOU		ACLUA						
				Date:	Thursday, December 26, 2013 Sheet	18 of 59			


























RV160 4.99K\_0402\_1% N15SGT@

Physical		Logical	Logical	Logical	Logical					
Strapping pin	Power Rail	Strapping Bit3	Strapping Bit2	Strapping Bit1	Strapping Bit0					
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SORO_EXPOSED					
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]					
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE					
STRAP0		Reserved(keep pull	eserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)							
STRAP1	+3VGS									
STRAP2	+3VGS	Reserved(keep pull	Reserved(keep pull-up and pull-down footprint and not stuff by default)							
STRAP3	+3VGS		estreatheep part up and part down tootprine and not start by deridate,							
STRAP4	+3VGS									

Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

DEVID_SEL							
0	(Default)						
1							

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STPAD4	+3VGS	DOTE MAY SDEED

0	(Default)
1	

DITE	DINDOD_INDI_INDDIC						
0	0x9E (Default)						
1	0x9C (Multi-GPU usage)						

VGA_DEVICE							
0	3D Device (Class Code 302h)						
1	VGA Device (Default)						


			X76							
GPU	FB N	Memory (DDR3)	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
	Hynix	H5TC4G63AFR-11C	0x3							
	900MHz	256M x 16	PD 20K							
	Micron	MT41J256M16HA-093G:E	0x4							
	900MHz	256M x 16	PD 24.9K							
	Samsung	K4W4G1646D-BC1A	0x5							
N15S-GT	900MHz	256M x 16	PD 30.1K	PD 4.99K	PD 4.99K	PU 49.9K	Un-stuff	Un-stuff	Un-stuff	Un-stuff
1135 01				12 113311	15 11551	10 13131	Oil Bears	on bours	on bours	on bours
				Ī						
1				Ī						

VRAM	x76	VRAM P/N
Samsung	X76409JVL01	SA00005SH10
	X76409JVL51 (1G 32Mx16)	
Micron	X76409JVL02	SA00005M100
MICION	X76409JVL02 (2G 64Mx32)	
Hynix		


GPU	FB Memory (DDR3)		STRAP3	STRAP2	STRAP1	STRAP0	STRAP4	ROM_SI	ROM_SO	ROM_SCLK
	H5TC4G63AFR-11C		PD 10K	PD 10K PU 10K	PD 10K	10K PD 10K				
9	900MHz	256M x 16 0x4	PD 10k	F0 10k	FD TOR	PD TOK	1			
N15V-GM	Micron	MT41J256M16HA-093G:E	PU 10K	PU 10K	PD 10K	PD 10K PU 10K				
NISV-GH	900MHz	256M x 16 0x1		PO TOK	PD 10k	PO TOK	PD 10K	PD 10K	PD 10K	PD 10K
			1							

Security Classification	LC Future Center Secret Data				on LC Future Center Secret Data Title			0	_	-	_
Issued Date	2013/08/08	Deciphered Date	2013/08/05	N15X_MISC			FC				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET BY RORMANION, THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF MAY BE USED BY OR DISCLOSED TO ANY THIRD PRAFTY WITHOUT PRIOR WRITTEN CONSENT OF LC PUTURE CENTER.				Ç.	ACLUA			Rev 1.0			
				Date:	Thursday, December 26, 2013 St	et 28	of 5	59			


20 ROM\_SI ROM\_SI 20 ROM\_SO ROM\_SCLK ROM\_SC














































PDF created with pdfFactory Pro trial version www.pdffactory.com























PDF created with pdfFactory Pro trial version www.pdffactory.com

