# **Compal Confidential**

**DIS M/B Schematics Document** 

**Haswell with DDRIII + Lynx Point PCH** 


MARS XT / SUN PRO


2013-04-18

www.rosefx.com

REV:1.0

Security Classification	Co	Compal Secret Data				ctronic	s, In	c.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Cover	Dogo				
THIS SHEET OF ENGINEER AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY DRMATION. THIS SHEET MAY NOT BE	PROPERTY OF COMPAL ELI	ECTRONICS, INC. AND CONTAINS CONFIDI ISTODY OF THE COMPETENT DIVISION OF IEET NOR THE INFORMATION IT CONTAINS	PISTIZE FISTIZE Custo	Cover Document Number LA-9641P	Page				Rev 0.3
	CLOSED TO ANY THIRD PARTY WITHO			Date:	Friday, April 19, 2013	Sheet	1	of	61	





 Device
 Address
 Device
 Address

 DR DIMM1
 ChannelA
 0xA0
 Internal thermal sensor
 1000\_001xb

 DR DIMM2
 ChannelB
 0xA4
 ...

Device Address
RTD2132R 1101 010Xb

SMBUS Co.	ntrol T	able

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH	RTD2132
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	Х	+3VALW	Х	Х	Х	Х	Х	Х
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VALW	Х	Х	Х	Х	Х	Х	+ 3VS	+ 3VS
SMBCLK SMBDATA	PCH +3VALW	Х	Х	Х	+ 3VS	+3VS	Х	Х	Х
SML0CLK SML0DATA	PCH +3VALW	Х	Х	Х	Х	Х	Х	Х	Х
SML1CLK SML1DATA	PCH +3VALW	+3VS	Х	+ 3VS	Х	Х	+ 3VS	Х	+3VS

## **BOARD ID Table**

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc Ra/Rc/Re	3.3V +/- 5% 100K +/- 5%	Board ID / SKU ID Table for AD channel								
Board ID	Rb / Rd / Rf	$V_{\mathtt{AD\_BID}}$ min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	Porject	Phase				
0	0	0 V	0 V	0 V	G-series	MP				
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT				
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT				
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT				

## **USB Port Table**

COBT OIL TUBIO										
·	USB 2.0	Port	3 External USB Port							
	UHCI0	0	Left USB3.0							
	UNCIU	1	Left USB3.0							
	UHCI1	2	Touch screen							
EHCI1	OHCII	3	Camera							
	UHCI2	4								
	UNCIZ	5								
	UHCI3	6								
	UNCIS	7								
	UHCI4	8								
	Uncia	9	Right USB2.0							
EHCI2	UHCI5	10	WLAN							
BIICIZ	Uncis	11	Card reader							
	UHCI6	12								
	Jucio	13								

## **BOM Structure Table**

BTO Item	BOM Structure
DIS	PX@
MARS XT	MARS@
SUN PRO	SUN@
HDMI	HDMI@
Deep S3	DS3@
NO Deep S3	NODS3@
8162 LAN	8162@
8172 LAN	8172@
LAN LDO MODE	LDO@
LAN SWR MODE	SWR@
LAN Surge	GAS@
USB30	USB30@
Cameara	CMOS@
LAN Switch mode	SWR@
Touch screen	TS@
Righ side USB	RUSB@
Zero ODD circuit	ZODD@
Share ROM	SROM@
Non-share ROM	NOSROM@
14"	140
15"	15@
45 LEVEL	45@
X76 LEVEL	<b>x76</b> @
Unpop	@
AUDIO PART	MIC@
Connector	ME@

VRAM BOM STRUCTURE Refer P4. VGA NOTE

Security Classification					Com	pal Electror	ics,	Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		Notes List				
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY	PROPERTY OF COMPAL ELI	ECTRONICS, INC. AND CONTAINS CONFIDI ISTODY OF THE COMPETENT DIVISION OF	NTJAL	In in i	Notes List				_
AND TRADE SECRET INFO	DRMATION. THIS SHEET MAY NOT BE T	TRANSFERED FROM THE CU	STODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS	FISHER B	LA-9641P				ľ	Rev 0.3
	CLOSED TO ANY THIRD PARTY WITHOU									
				Date:	Friday, April 19, 2013	Sheet	3	of	61	

R\_USB@

#### Mars XT VRAM STRAP Power-Up/Down Sequence "Mars" has the following requirements with regards to power-supply X76@ x76@ sequencing to avoid damaging the ASIC: R pu R pd PS 3[3] PS 3[2] PS 3[1] · All the ASIC supplies must reach their respective nominal voltages within 20 ms RV20 UV9, UV10, UV11, UV12 RV27 of the start of the ramp-up sequence, though a shorter ramp-up duration is Samsung 2048Mbits preferred. The maximum slew rate on all rails is 50 mV/µs. SA000068U00 0 0 0 NC 4.75K MS2G@ 128Mx16 K4W2G1646E-BC1A · The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD\_CT have ramped up. Micron 2048Mbits 7.7.7.5 · VDDC and VDD CT should not ramp up simultaneously. For example, VDDC SA000067500 0 8.45K 2K 2GBytes 128Mx16 MT41J128M16JT-093G:K 0 1 MM2.G@ should reach 90% before VDD\_CT starts to ramp up (or vice versa). Hynix 2048Mbits · For power down, reversing the ramp-up sequence is recommended. ZZZ6 SA000065300 0 1 0 4.53K 2.K H5TQ2G63DFR-N0C MH2G@ Samsung 1028Mbits ZZZ7 SA00004GS00 0 6.98K 4.99K 64Mx16 K4W1G1646G-BC11 MS1G@ LGBytes Hynix 1024Mbits ZZZ8 SA000041SB0 1 4.75K NC 64Mx16 H5TQ1G63EFR-11C MH1G@ VDDR3(3.3VGS) 7.7.7.1.5 SA00006H400 1 0 0 4.53K 4.99K 2GBytes PCIE VDDC(0.95VGSV) MH2GN@ 128Mx16 H5TC2G63FFR-11C VDDR1(1.5VGS) 2GBvtes 1GBvtes VDDC/VDDCI(1.12V) Samsung\_2G MS2G@ Micron\_2G MM2G@ Hynix 2G MH2G@ Samsung\_1G MS1G@ Hynix 2G MH2GN@ Hynix 1G MH1G@ **VDD CT(1.8V) PERSTb REFCLK Sun PRO VRAM STRAP** X76@ X76@ **Straps Reset** Vendor R\_pd R\_pu PS 3[3] PS 3[2] PS 3[1] UV9, UV10, UV11, UV12 RV<sub>20</sub> RV27 Straps Valid Samsung 4096Mbits ZZZ9 0 0 NC 4.75K 256Mx16 K4W4G1646B-HC11 SS2G@ **Global ASIC Reset** Micron 4096Mbits 7.7.7.1.0 SA000065D00 0 2K 2GBytes 1 8.45K 256Mx16/1866 MT41K256M16HA-109G:E SM2G@ T4+16clock Hynix 4096Mbits SA00006DG00 1 0 4.53K 2K 256MX16 H5TQ4G63MFR-110 SH2G@ **R\_pu** (**Ω**) R\_pd (Ω) Bits [3:1] Samsung 2048Mbits ZZZ12 SA000068U00 6.98K 4.99K 128Mx16 K4W2G1646E-BC1A 1 1 NC SS1G@ Micron 2048Mbits 8450 2000 001 ZZZ1 SA000067500 1GBytes 1 128Mx16 MT41J128M16JT-0 3G:K 1 0 3.4K 10K 4530 2000 010 SM1G@ Hynix 2048Mbits 6980 4990 011 ZZZ14 SA000065300 1 1 1 4.75K NC H5TQ2G63DFR-N0C 4530 4990 100 SH1G@ Hynix 2048Mbits 3240 5620 101 ZZZ16 sÃ00006H400 0 1GBytes 1 0 4.53K 4.99K SH1GN H5TC2G63FFR-11C 3400 10000 110

1GBytes

ZZZ14

Hynix 1G SH1G@

X7647538L01

ZZZ16

Hynix 1G SH1GN@

ZZZ13

Micron\_1G SM1G@

X7646738I 08

ZZZ12

Samsung\_1G SS1G@

X7646738I 07

Note: 0402 1% resistors are required.

2GBytes

ZZZ11

ZZZ10


Micron\_2G SM2G@


X7646738L06


Samsung\_2G SS2G@


X7646738I 05

Security Classification	Coi	Compal Secret Data			Compal Elec	tronics	s, Inc			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	VCA Natas I	:-+				
THIS SHEET OF ENGINEER	SIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE.  10 TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RETURN DEVINE CONFIDENCE AND ADMINISTRATIVE CONTAINS CONFIDENCE AND ADMINISTRATIVE ADMINISTRATIVE ADMINISTRATIVE AND ADMINISTRATIVE ADMINISTRATIVE AND ADMINISTRATIVE ADMINIS								lev	
				Custo	LA-9641P					0.3
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOU	T PRIOR WRITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	Eridov April 10 2012	Shoot	-	of	61	_










HPD is a active high signal from device. The HPD processor input is a low voltage active signal.

Security Classification	Com	npal Secret Data			Compal Electroni	cs. In	ıc.			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DDACECCADAAA	DIA T	7 D D	a i	~	
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY P DRMATION. THIS SHEET MAY NOT BE TR B AUTHORIZED BY COMPAL ELECTRONI BLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SH	ECTRONICS, INC. AND CONTAINS CONFIDE ISTODY OF THE COMPETENT DIVISION OF I IEET NOR THE INFORMATION IT CONTAINS NET OF COMPANY INCOMPANY INCOMPANY	Custon	PROCESSOR(2/7) Document Number LA-9641P	<u>РМ, Х</u>	DP,	,CLI	<u> </u>	Rev 0.3
MAT BE USED BY ON DISC	LOSED TO ANT THIND FANTT WITHOUT	PRIOR WRITTEN CONSEI	NT OF COMPAL ELECTRONICS, INC.	Date:	Friday, April 19, 2013	Sheet	8	of	61	





### CFG Straps for Processor



## PEG Static Lane Reversal - CFG2 is for the 16x 1: Normal Operation; Lane # definition matches socket pin map definition \* 0:Lane Reversed









PCIE Port Bifurcation Straps								
	★11: (Default) x16 - Device 1 functions 1 and 2 disabled							
CFG[6:5]	10: x8, x8 - Device 1 function 1 enabled; function 2 disabled							
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)							
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled							

PEG DEFE	R TRAINING
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training


Security Classification	0014 00145				Compal Electronics, Inc.		
Issued Date 2011/06/15 Deciphered Date 2012/07/11				Title	DDOCECCOD(AIZ) DCVD CEC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDI AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ETCRONICS, INC.				PIESTZE FISCUSTOR	PROCESSOR(4/7) RSVD,CFG  Document Number LA-9641P	F	Rev 0.3
WAT BE OSED BY ON DISC	DEGGED TO ANT THIRD FARTT WITHOU	THICH WHITTEN CONSE	INT OF COMPACE EEECTHONICS, INC.	Date:	Friday, April 19, 2013 Sheet 9 of	61	








Friday, April 19, 2013


Sheet 11 of 61
















Rev 0.3


LA-9641P






Security Classification	Issued Date 2011/06/15 Deciphered Date 2012/07/11 T				Compal E	lectroni	cs. I	nc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DCII (5/0) DCI	ucn				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIG AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALETRONICS, INC.					PCH (5/9) PCI, Document Number LA-9641P	<u>USB</u>				Rev 0.3
EE GGED DI ON DIGC	EGGED TOTAL THIRD PARTY		or domine electricinos, inc.	Date:	Friday, April 19, 2013	Sheet	18	of	61	






ı	r Rail Table	
Voltage Rail	Voltage	SO Iccmax Current (A)
vcc	1.05V	1.29 A
vccio	1.05V	3.629 A
VCCADAC1_5	1.5V	0.070 A
VCCADAC3_3	3.3V	0.0133 A
VCCCLK	1.05V	0.306 A
VCCCLK3_3	3.3V	0.055 A
VCCVRM	1.5V	0.179 A
VCC3_3	3.3V	0.133 A
VCCASW	1.05V	0.67 A
VCCSUSHDA	3.3V	0.01 A
VCCSPI	3.3V	0.022 A
vccsus3_3	3.3V	0.261 A
VCCDSW3_3	3.3V	0.015 A
V_PROC_IO	1.05V	0.004 A


Security Classification	Co	mpal Secret Data			Compal Elec	tronic	s. I	nc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DCII (710) DUID				
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY	NTIAL SIZE	PCH (7/9) PWR Document Number				Rev		
	AUTHORIZED BY COMPAL ELECTRON	Custon	LA-9641P				0.3		




PCH Power Rail Table				
Voltage Rail	Voltage	S0 Iccmax Current (A)		
vcc	1.05V	1.29 A		
vccio	1.05V	3.629 A		
VCCADAC1_5	1.5V	0.070 A		
VCCADAC3_3	3.3V	0.0133 A		
VCCCLK	1.05V	0.306 A		
VCCCLK3_3	3.3V	0.055 A		
VCCVRM	1.5V	0.179 A		
VCC3_3	3.3V	0.133 A		
VCCASW	1.05V	0.67 A		
VCCSUSHDA	3.3V	0.01 A		
VCCSPI	3.3V	0.022 A		
vccsus3_3	3.3V	0.261 A		
VCCDSW3_3	3.3V	0.015 A		
V_PROC_IO	1.05V	0.004 A		

Security Classification	Compal Secret Data				Compal Electronics, Inc.	-
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PCH (8/9) PWR	
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOUT PR	Size Custom	Document Number  LA-9641P	Rev 0.3		







Security Classification Compal Secret Data				Compal Elec	ctronic	cs. I	nc.			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DCII (0/0) 1/CC					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PROPERTY EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITEN CONSENT OF COMPAL ELECTRONICS, INC.					PCH (9/9) VSS    Document Number   LA-9641P					Rev 0.3
MAT BE USED BY ON DISC	LOSED TO ANY THIRD PARTY WITHOU	FRIOR WAITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	Friday, April 19, 2013	Sheet	22	of	61	





Sheet 23 of 61


Friday, April 19, 2013



























### **LCD POWER CIRCUIT CMOS Camera** W=60mils W=60mils +LCDVDD CONN +3VS +3VS U72 @ (20 MIL) VOUT +3VS CMOS Q83 LP2301ALT1G\_SOT23-3 **GND** (20 MIL) ΕN CMOS@ @ C4 1500P 0402 50V7K APL3512ABI-TRG SOT23-5 C519 @ R02 10U\_0603\_6.3V6M CMOS@ 150K\_0402\_5% TL\_ENVDD <43> CMOS\_ON# R435^ R296 for CMOS shake issue reserve C520 CMOS@ +LCDVDD CONN 0.1U 0402 16V7K W=60mils R408 100K\_0402\_5% TL\_ENVDD VGA LCD/PANEL BD. Conn. RTD2132R Internal load switch for +LCD VCC +LEDVDD 0\_0805\_5% @ C541 4.7U 0805 25V6-K BKOFF# R716 10K\_0402\_5% G2 33 G3 <43> BKOFF# R441 1 2 0\_0402\_5% <33> TL\_INVT\_PWM <33> LVDS\_ACLK <33> LVDS\_ACLK# <33> LVDS\_A2 <33> LVDS\_A2# <33> LVDS\_A1 <33> LVDS\_A1# <33> LVDS\_A0 <33> LVDS\_A0# <33> EDID\_DATA 20 21 <33> EDID\_CLK +LCDVDD\_CONN (60 MIL) 23 +3VSO 25 26 27 24 25 26 27 28 29 30 +3VS\_CMOS O-28 29 30 **CMOS** ACES\_88341-3001 ME@ <18> USB20\_P3 <18> USB20\_N3 WCM-2012-900T\_4P ~@ Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date LVDS/CAMERA THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIA AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Size | Document Number 0.3 Custom LA-9641P


Friday, April 19, 2013


## CRT Connector





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPETE OF THE COMPETENT DIVISION OF BAD AND THAD SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF BAD Size   Document Number		Security Classification	Con	npal Secret Data			Compal Electronics. Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERFOR FROM THE CLISTORY OF THE COMPATENTAL DIVISION. OF RAD	Γ	Issued Date 2011/06/15 Deciphered Date 2012/07/11				Title	CDT C	
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS  Custom  LA-9641P		AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS					Document Number	Rev
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	- 1						LA-9041P	0.3


A B C







































Security Classification Compal Secret Data					Compal Electronics, Inc.	
Issued Date	2011/06/15	Title	DC Interface			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD					DC Interrace	Rev
DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY NOT BE TRAN AUTHORIZED BY COMPAL ELECTRONICS. LOSED TO ANY THIRD PARTY WITHOUT P	, INC. NEITHER THIS SHEET	NOR THE INFORMATION IT CONTAINS	Cus		0.3
MAT BE OSED BY ON DISCI	EGGEB TO ANT THIRD FARTT WITHOUT F	HIGH WHITTEN CONSENT	OF COMPACELECTRONICS, INC.	Date:	Friday, April 19, 2013 Sheet 47 of	61











Security Classification	Con	npal Secret Data			Compal Electr	onics. In	c.		
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	DWD DCIN / D	TO Dalla			
	RING DRAWING IS THE PROPRIETARY F RIMATION. THIS SHEET MAY NOT BE TF & AUTHORIZED BY COMPAL ELECTRON CLOSED TO ANY THIRD PARTY WITHOU		ECTRONICS, INC. AND CONTAINS CONFIDE ISTODY OF THE COMPETENT DIVISION OF P EET NOR THE INFORMATION IT CONTAINS NT OF COMPAL ELECTRONICS, INC.	Size Custon Date:	PWR DCIN / R Document Number LA-9641P Monday, April 22, 2013	IC Datte	<u>48</u>	 59	Rev 0.2


























Compal Electronics, Inc. Security Classification Compal Secret Data 2012/04/03 Issued Date 2014/12/31 Deciphered Date PROCESSOR DECOUPLING THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT HINFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev 0.2 LA-9641P Friday, April 19, 2013

Sheet 58 of

# Version change list (P.I.R. List)

Page 1 of 1 for PWR

Item	Reason for change	PG#	for PWR  Modify List	Date	Phase
1	Adapter ID selection circuit	48 49	Add PR103,PR110,PR111,PQ102,PC108,PC109 Add PR227,PR230,PR229,PR232,PR225,PQ206,PQ208,PQ207	2012.11.28	DVT
2	Delete reserve circuit B+ to VSB	49	Delete PR217,PR218,PR219,PC204,PQ203,PR223,PR224,PC205,PQ204,PC206	2012.11.28	DVT
3	Pop Snubber by EMI request	50	PR323,PC320	2012.11.28	DVT
4	To reduce Ripple	51	PC411,PC426 and change PL404 to 3.3uH	2012.11.28	DVT
5	Reserve enable signal by HW request	51	Add PR410,PC432	2012.11.28	DVT
6	Add boost resistor by EMI request	51	Add PR421,PR422	2012.11.28	DVT
7	Reserve feedback signal for IC application	51	Add PR413,PC419	2012.11.28	DVT
8	To reduce Ripple	53	Change PL601 and PL605 to 1.5uH	2012.11.28	DVT
9	Delete reserve circuit	53	Delete PC623,PU602,PC624,PR619,PR620,PR622,PC614,PR627,PL602,PR613, PC612,PC615,PC616	2012.11.28	DVT
10	To reduce Ripple	54	Change PL601 and PL701 to 3.3 uH	2012.11.28	DVT
11	Reserve enable signal by HW request	54	Add PR702	2012.11.28	DVT
12	Pop Snubber by EMI request	55	PR826,PC811,PR855,PC865	2012.11.28	DVT
13	Add input MLCC by EMI request	57	Add PC943,PC944,PC945,PC988	2012.11.28	DVT
14	Reserve battery detective circuit	49 50	Add PR2003,PR217,PC209,PR212,PC210,PD203,PR208,PQ209,PC211,PU202,PC212,PC213 Add PQ314,PR311(Pop)	2013.03.03	PVT
15	Reserve capacitor by EMI request	50	Add PC318,PC319	2013.03.03	PVT
16	Reduce Component	51	Delete PD401	2013.03.03	PVT
17	Reserve 1.5VSP Power Good by HW request	53	Add PR602	2013.03.03	PVT
18	Reserve bridge resistor by EMI request	55	Add PR948,PC989		

Security Classification	Compal Secret Data  2009/01/06 Deciphered Date 2012/07/11  NO DRAWNO. IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, NC. AND CONTAINS. COMMITTON. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTOM OF THE COMPETENT DIVISIANT OF THE COMPACT OF TH		Compal Electronics, Inc.								
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title	DID (DIVID)						
				Al-Size Cust			Rev 0.2				

### Version change list (P.I.R. List)

## Page 1 of 2 for HW

Item	m Reason for change		Modify List	Date	Phase	
1	USE singal 8M ROM for BIOS		Change U8 to SA000039A30 8MB ROM Del U7,R239,R234,R235,R233,R236	12/25	DVT	
2	POWER NEW AC Connector		U31.21> ADP_65 U31.68 change from EC_WL_OFF# to ADP_90 U31.85 change from EC_TS_ON#to ADP_135 U31.66 change from BRDID_1 to ADP_ID	12/25	DVT	
3	Change XDP pull down Resistor to R pack		Del R18,R21,R23 / Add RP19	12/25	DVT	
4	Update Lenovo BGA footprint		UV1,U4,UV5,UV6,UV7,UV8,UV9,UV10,UV11,UV12	12/25	DVT	
5	Move 15" ODD CAP to Small Board		ChangeC605 to R401/ChangeC606 to R402/ ChangeC618 to R403/ChangeC617 to R404	12/25	DVT	
6	WLAN Control change to PCH		PCH_GPIO55> PCH_WL_OFF# PCH_GPIO22>PCH_BT_ON# PCH_GPIO34>INTEL_BT_OFF#	12/25	DVT	
7	POP TL_ENVDD PULL DOWN		POP R408	12/25	DVT	
8	Change HDMI LV from 10P8R to 8R4R X2		Del RP19 ADD RP5, RP6	12/25	DVT	
9	Update EC GPIO		NOVO# change form pin 26 to 34 EC_FAN_PWM change form pin 34 to 26 ENBKL change form pin 73 to 76 IMVP_IMON change form pin 76 to 73 DGPU_PWR_EN change form pin 107 to 123	12/25	DVT	
10	VGA sequence		+1.5VGS : RV41> 240K / CV53> 0.1U	12/25	DVT	
11	EC Board ID		Change R695 to 15K	12/25	DVT	
12	Change ODD connector symbol		JODD1->ALLTO_C18518-11305-L_13P-T	12/25	DVT	
13	Update Crystal cap Value by vendor suggestion		C111/ C112> 15p CV36/CV37>8.2p	12/25	DVT	
14	Reserve for EMI		ADD R411,R412,C411,C412	12/25	DVT	
15	Change PCIE port and clock connection by SW request		LAN>Port 3 / WLAN> Port2	12/25	DVT	
16	Reserve R301		Reserve +3VLP power rail to EC	12/25	DVT	
17	Change EC_RST# power rail to +3V_EC		Using power rail which the same with EC.	12/25	DVT	
18	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC		Using power rail which the same with EC.	12/25	DVT	
19						
20						
21						
22						

Issued Date 2009/01/06 Deciphered Date 2012/07/11 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RBD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITHEN CONSENT OF COMPAL ELECTRONICS, INC.

\*\*VIWAGE\*\*

\*\*VIWAG

### Version change list (P.I.R. List)

## Page 2 of 2 for HW

	Reason for change	PG#			Modify List	Dat	e	Phase
1	Add resistor to switch audio power from +3VS to +3VLP and +3VALW.		Add RA1,RA2			02	/18	PVT
2	Reconnect HDD +3VS power rail.		Add R-short R552.			02	/18	PVT
3	Modify LED current limiting resistor value.		Modify: R623,R765,R3	303		02	/18	PVT
4	Add parallel resistor to separate BIOS and EC.		Add RP2			02	/18	PVT
5	Add a Capacitor to connect CHASSIS_GND and GND by EMI reques	t.	Add CL64			02	/18	PVT
6								
7								
8								
9								
10								
11								
12								
13								
14								
15								
16								
17								
18								
19								
20								
21								
22								
			Security Classification	n Co	ompal Secret Data	C	ompal El	ectroni

Issued Date 2009/01/06 Deciphered Date 2012/07/11 Tile

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET IN AND THOSE SECRET INFORMATION. THIS SHEET IN AND THOSE SECRET INFORMATION IT CONTAINS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY HIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALE LECTRONICS, INC.