
Gempal/Confidential QCL40 MB Schematic Document


LA-8224P

Rev: 0.2

2011.09.28

Security Classification	Com	pal Secret Data			Compal Elec	ctronic	cs. I	nc.		
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	G GI 4					
THIS SHEET OF ENGINEERING D	RAWING IS THE PROPRIETARY PROPERTY OF CO	OMPAL ELECTRONICS INC. AND	CONTAINS CONFIDENTIAL		Cover Sheet					
	ATION, THIS SHEET MAY NOT BE TRANSFERE				Document Number					Rev
	THORIZED BY COMPAL ELECTRONICS, INC. N			Custom	LA-8224P					0.2
MAY BE USED BY OR DISCL	OSED TO ANY THIRD PARTY WITHOUT PRIC	OR WRITTEN CONSENT OF C	COMPAL ELECTRONICS, INC.	Date:	Thursday, October 27, 2011	Sheet	1	of	59	





DIS@: VGA componet **GE8**@: N13M-GE1_GB1b

DIFFERENTIAL

CLKOUT_PEG_B

9012@: EC(ENE 9012 chip) **930**@: EC(ENE 930 chip) XDP@: Intel debug port

SMBUS Control Table

	SOURCE	MINI1	BATT	PCH	EC	SODIMM	DGPU
EC_SMB_CK1 EC_SMB_DA1	KB930	X	V	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	KB930	X	Х	V	X	Х	V
PCH_SMBCLK PCH_SMBDATA	PCH	v	X	X	X	v	X
PCH_SMLCLK PCH_SMLDATA	PCH	X	X	Х	v	Х	٧

DESTINATION

AI@: Al Charger NAI@: Non Al Charger

CLKOUT	DESTINATION		USB3 PORT	DESTINATION
PCI0	PCH_LOOPBACK		1	USB2.0+3.0
PCI1	EC	РСН	2	USB2.0+3.0
PCI2	None		3	None
PCI3	LPC Debug Port		4	None
PCI4	None			

Power Plane	Description	S1	S3	Deep S3	S5 '
VIN	Adapter power supply (19V)	N/A	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A	N/A
B+	AC or battery power rail for power circuit	N/A	N/A	N/A	N/A
+3VLP	3.3V power rail for 51ON power management	ON	ON	ON	ON
+3VALW	3.3V always on power rail	ON	4	ON	AC/OTTOC/OF
+LAN_IO	3.3V power rail for ethernet	ON	d	O F	JFF
+3VS_WLAN	3.3V power rail for WLAN/BT Combo	ON	O	OF	F
+3V_PCH	3.3V power rail for PCH syspend well pl	ON	ON	OF	
→3VS	3.3V pow 1 V for DR PI,PCH,HDD udio,Ca d Read r	NV.	OFF	OFF	OFF
+3VSG	3.: A low r rat for VC \	ON	OFF	OFF	OFF
+LC DVC)	3. V p. V er rail LCD	ON	OFF	OFF	OFF
+5VA_V	always on power rail	ON	ON	ON	AC/ON; DC/OF
+5V_P_H	5V power rail for PCH suspend well plane	ON	ON	OFF	OFF
+5VS	5V power rail for HDD,AUDIO,FAN,Touch PAD	ON	OFF	OFF	OFF
+5VS_ODD	5V power rail for SATA ODD	ON	OFF	OFF	OFF
+1.8VS	1.8V power rail for CPU,PCH	ON	OFF	OFF	OFF
+1.05VS	1.05V power rail for PCH	ON	OFF	OFF	OFF
+VCCP	1.05V power rail for CPU VCCIO,PCH	ON	OFF	OFF	OFF
+1.05VSG	1.05V power rail for N13P	ON	OFF	OFF	OFF
+1.5V	1.5V power rail for DDR3 system memory	ON	ON	ON	OFF
+1.5V_CPU_VDDQ	1.5V power rail CPU VDDQ	ON	OFF	OFF	OFF
+1.5VSG	1.5V power rail for N13P,VRAM	ON	OFF	OFF	OFF
+1.5VS	1.5V power rail for PCH,WLAN/BT combo	ON	OFF	OFF	OFF
+0.75VS	0.75V power rail for DDR VREF	ON	OFF	OFF	OFF
+VCCSA	VCCSA for CPU system agent	ON	OFF	OFF	OFF
+VCC_CORE	CORE Voltage for CPU	ON	OFF	OFF	OFF
VCC_GFXCORE_AXG	1.5V power rail for N13P,VRAM	ON	OFF	OFF	OFF
+VGA CORE	CORE Voltage for N13P Graphics ON OFF OFF	ON	OFF	OFF	OFF

SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None
SATA5	None

USB2 PORT	DESTINATION
0	USB2.0+3.0
1	USB2.0+3.0
2	None
3	None
4	JMINI1 (WLAN) Bluetooth
5	None
6	None
7	None
	CA VI RA
	US 82
10	Card Reader
11	None
12	None
13	None
	0 1 2 3 4 5 6 7

DESTINATION

10/100/1G LAN **MINI CARD WLAN**

USB3.0 controller

None

None

None

None

None

	CLKOUT_PCIE0	10/100/1G LAN	CLKOUTFLEX0
	CLKOUT_PCIE1	MINI CARD WLAN	CLKOUTFLEX1
	CLKOUT_PCIE2	None	CLKOUTFLEX2
CLK	CLKOUT_PCIE3	USB3.0 controller	CLKOUTFLEX3
	CLKOUT_PCIE4	None	
	CLKOUT_PCIE5	None	Symbol Note
	CLKOUT_PCIE6	None	: means
	CLKOUT_PCIE7	None	

None

Symbol Note:

FLEX CLOCKS

: means Digital Ground : means Analog Ground

DESTINATION

CLK_SD_48M

None

None

None

Security Classification	Con	npal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	37 4 7 4	
THE CHEET OF ENGINEEDING	DRAWING IS THE PROPRIETARY PROPERTY O	E COMPAN ELECTRONICE INC	AND CONTAINS CONFIDENTIAL		Notes List	
	TION, THIS SHEET MAY NOT BE TRANSFERED			Size	Document Number	Rev
DEPARTMENT EXCEPT AS AU	THORIZED BY COMPAL ELECTRONICS, INC. NE	THER THIS SHEET NOR THE IN	FORMATION IT CONTAINS	þ	I.A-8224P	0.2
MAY BE USED BY OR DISCL	OSED TO ANY THIRD PARTY WITHOUT PR	IOR WRITTEN CONSENT OF	COMPAL ELECTRONICS, INC.		121 022 11	_

PCI EXPRESS

Lane 1

Lane 2 Lane 3


Lane 4

Lane 5

Lane 6


Lane 7


Lane 8




Issued Date 2011/07/12 Deciphered Date 2012/12/31


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPRETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. HIS COMPRETENT DIVISION OF TRANSFERED FROM THE CUSTODY OF THE COMPRETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. HIS COMPRETENT DIVISION OF TRANSFERED FROM THE CUSTODY OF THE COMPRETENT DIVISION OF TRANSFERED FROM THE COMPRETENT DIVISION OF TRANSFER DIVI








CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x


1:(Default) Normal Operation; Lane #
definition matches socket pin map definition
0:Lane Reversed
0:Lane Reversed




Display Port Presence Strap

1 : Disabled; No Physical Display Port attached to Embedded Display Port


0 : Enabled; An external Display Port device is connected to the Embedded Display Port





PCIE Port	t Bifurcation Straps
	11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG[6:5]	10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled





Security Classification	Com	pal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	PROCEECODAMA POLITA CEC	
	RAWING IS THE PROPRIETARY PROPERTY OF COM ATION, THIS SHEET MAY NOT BE TRANSFERE			Size		Rev
DEPARTMENT EXCEPT AS AU	THORIZED BY COMPAL ELECTRONICS, INC. N	IEITHER THIS SHEET NOR THE	INFORMATION IT CONTAINS	Custom	LA-8224P	0.2
MAT BE USED BY OR DISCLE	JOED TO ANT THIRD PARTT WITHOUT PRIC	OR WRITTEN CONSENT OF C	UMPAL ELECTRUNICS, INC.	Date:	Thursday, October 27, 2011 Sheet 7 of 59	




























PCH Power Rail Table Refer to CPU EDS R1.5 SO Iccmax Voltage Rail Voltage Current (A) V_PROC_IO 1.05 0.001 V5REF 5 0.001 V5REF Sus 5 0.001 0.228 Vcc3 3 3.3 3.3 0.001 VCCADAC VCCADPLLA 1.05 0.075 VccADPLLB 1.05 0.075 1.05 1.3 VccDMI 1.05 0.042 VccIO 1.05 3.709 0.903 VCCASW 1.05 VccSPI 0.01 3.3 VccDSW 3.3 0.001 VCCDFTERM 1.8 0.002 VccRTC 3.3 6 11A VccSus3_3 3.3 0.065 VCCSusHDA 3.3 / 1.5 0.01 1.8 / 1.5 0.167 VCCVRM VCCCLKDMI 1.05 0.075 1.05 0.095 Vccssc VccDIFFCLKN 1.05 0.055 VccALVDS 3.3 0.001

1.8

0.04


Security Classification		Compal Secret Data			Compal Ele	ctronic	cs. I	nc.		
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	DCII (C/O) DUZD					
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	MRAWING IS THE PROPRIETARY PROPERTY ATION. THIS SHEET MAY NOT BE TRANS THORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOU	FERED FROM THE CUSTODY OF TH NC. NEITHER THIS SHEET NOR THE	HE COMPETENT DIVISION OF R&D EINFORMATION IT CONTAINS	Size Custom	PCH (6/8) PWR Document Number LA-8224P					Rev 0.2
MAT BE OSED BY ON DISCE	OSED TO ART THIRD PARTT WITHOU	TRIOR WRITTEN CONSENT OF	SOMP AL LEECTRONICS, INC.	Date:	Thursday, October 27, 2011	Sheet	17	of	59	







	U3I		1
AY4	VSS[159]	VSSI2591	H46
AY42		VSS[260]	K18 K26
AY46 AY8	VSS[160] VSS[161]	VSS[261]	K26 K39
B11	VSS[162] VSS[163]	VSS[262] VSS[263]	K46
B15 B19	VSS[164]	VSS[264]	K7
B19 B23	VSS[165]	VSS[265]	L18 12
B27	VSS[166] VSS[167]	VSS[266] VSS[267]	L20
B31 B35	VSS[168] VSS[169]	VSS[268] VSS[269]	L26 L28
B35 B39	VSS[169]	VSS[269]	L28 L36
B7	VSS[170] VSS[171]	VSS[270] VSS[271]	L48
F45	VSS[172]	VSS[272]	M12
BB12 BB16	VSS[173]	VSS[273]	M18
BB20	VSS[174] VSS[175]	VSS[274] VSS[275]	M22
BB22 BB24	VSS[176]	VSS[276]	M24 M30
BB28	VSS[177]	VSS[277]	M32
BB30	VSS[178] VSS[179]	VSS[278] VSS[279]	M34
BB38 BB4	VSS[180]	VSS[280]	M38 M4
BB46	VSS[181] VSS[182]	VSS[281] VSS[282]	M42
BC14 BC18	VSS[182] VSS[183]	VSS[282] VSS[283]	M46
BC18 BC2	VSS[184]	VSS[284]	M8 N18
BC22	VSS[185] VSS[186]	VSS[285] VSS[286]	P30
BC26	VSS[187]	VSS[287]	N47
BC32 BC34	VSS[188] VSS[189]	VSS[288] VSS[289]	P11 P18
BC34 BC36	VSS[189] VSS[190]	VSS[289] VSS[290]	T33
BC40	VSS[191]	VSS[291]	P40
BC42 BC48	VSS[191] VSS[192]	VSS[292]	P43
BD46	VSS[193] VSS[194]	VSS[293] VSS[294]	P7
BD5 BE22	VSS[194] VSS[195]	VSS[295]	R2 R48
BE26	VSS[196] VSS[197]	VSS[296]	T12
BE40	VSS[197] VSS[198]	VSS[297] VSS[298]	T31
BF10 BF12	VSS[198] VSS[199]	VSS[298] VSS[299]	T37 T4
BF16	VSS[200] VSS[201]	VSS[300] VSS[301]	W34
BF20	VSS[202]	VSS[302]	T46
BF22 BF24	VSS[203]	VSS[303]	T47 T8
BF26	VSS[204] VSS[205]	VSS[304] VSS[305]	V11
BF28	VSS[206]	VSS[306]	V17
BD3 BF30	VSS[207]	VSS[307]	V26 V27
BF38	VSS[208] VSS[209]	VSS[308] VSS[309]	V29
BF40 BF8	VSS[210]	VSS[310]	V31 V36
BG17	VSS[211]	VSS[311]	V36 V39
BG21	VSS[212] VSS[213]	VSS[312] VSS[313]	V43
BG33 BG44	VSS[214]	VSS[314]	V7 W17
BG8	VSS[215] VSS[216]	VSS[315] VSS[316]	W19
BH11 BH15	VSS[217]	VSS[317]	W2 W27
BH15 BH17	VSS[218] VSS[219]	VSS[318] VSS[319]	W27 W48
BH19	VSS[219] VSS[220]	VSS[319] VSS[320]	Y12
H10 BH27	VSS[221]	VSS[321]	Y38 Y4
BH27 BH31	VSS[222]	VSS[322]	Y4 Y42
BH33	VSS[223] VSS[224]	VSS[323] VSS[324]	Y46
BH35 BH39	VSS[225]	VSS[325]	Y8 BG29
BH39 BH43	VSS[226]	VSS[328]	N24
BH7	VSS[227] VSS[228]	VSS[329] VSS[330]	AJ3
D3 D12	VSS[229]	VSS[331]	AD47 B43
D16	VSS[230]	VSS[333]	BE10
D18	VSS[231] VSS[232]	VSS[334] VSS[335]	BG41
D22	VSS[233]	VSS[337]	G14 .
D26	VSS[234] VSS[235]	VSS[338] VSS[340]	T36
D30	VSS[236]	VSS[342]	BG22 BG24
D32 D34	VSS[237]	VSS[343]	BG24 C22
D38	VSS[238] VSS[239]	VSS[344] VSS[345]	AP13
D42	VSS[240]	VSS[346]	M14
D8 E18	VSS[241]	VSS[347]	AP3 AP1
E26	VSS[242] VSS[243]	VSS[348] VSS[349]	BE16 BC16
G18	VSS[244]	VSS[350]	BC16 BG28
G20 G26	VSS[245]	VSS[351]	BG28, BJ28
G28	VSS[246] VSS[247]	VSS[352]	
G36 G48	VSS[248]		
H12	VSS[249] VSS[250]		
H18	VSS[250] VSS[251]		
H22	VSS[252]		
H26	VSS[253]		
H30	VSS[254] VSS[255]		
H32 H34	VSS[256]		
H34 F3	VSS[257]		
	VSS[258]		
	PANTHER-POINT FCBGA989		_
7	ANTIEN ONT TODORSOS		


Secui	rity Classification	Com	pal Secret Data			Compal Ele	ectronic	s. Ii	nc.		
ls	ssued Date	2011/07/12	Deciphered Date	2012/12/31	Title						
THIS SI	HEET OF ENGINEERING D	PRAWING IS THE PROPRIETARY PROPERTY OF CO	OMPALE ECTRONICS INC. AND	CONTAINS CONFIDENTIAL		PCH (8/8) VSS					
		ATION. THIS SHEET MAY NOT BE TRANSFERE			Size	Document Number					Rev
		THORIZED BY COMPAL ELECTRONICS, INC. N			Custo	™ <i>LA-8224P</i>					0.2
MAY B	E USED BY OR DISCL	OSED TO ANY THIRD PARTY WITHOUT PRI	OR WRITTEN CONSENT OF O	COMPAL ELECTRONICS, INC.	Date	Thursday October 27 2011	Sheet	10	of.	59	




VRAM Interface








Security Classification	Corr	pal Secret Data		Compal Electronics, Inc.						
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	N12M ND AM 2/0					
AND TRADE SECRET INFORMA DEPARTMENT EXCEPT AS AUT	S DRAWING IS THE PROPRIETARY PROPERTY ATION. THIS SHEET MAY NOT BE TRANSFERED THORIZED BY COMPAL ELECTRONICS, INC. NO OSED TO ANY THIRD PARTY WITHOUT PRICE	FROM THE CUSTODY OF THE	COMPETENT DIVISION OF R&D NFORMATION IT CONTAINS	Size Custom Date:	N13M VRAM 2/9 Document Number LA-8224P Thursday, October 27, 2011 Sheet 21	of 59	0.2			





Need check with NVIDIA

For N13M-GE1 GB1b-64_256Mx8 strap table

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK	
N13M-GE1	667+ MHz	256M* 8* 8 2GB	HYNIX SA000056O00 H5TQ2G83CFR-H9C	R PH 45K	R PL 45K	R PH 5K	R PL 5K	R PL 10K	R PL 10K	R PL 30K	R PH 5K	i i
N13M-GE1	667+ MHz		ELPIDA SA000056P00 EDJ2108BCSE-DJ-F	R PH 45K	R PL 45K	R PH 5K	R PL 5K	R PL 10K	R PL 5K	R I PL 30K	R PH 5K	
N13M-GE1	667+ MHz	512M* 8* 8 4GB	HYNIX SA00005BL00 H5TQ4G83MFR-PBC	R PH 45K	R PL 45K	R PH 5K	R PL 5K	R PL 10K	R PL 15K	R PL 30K	R PH 5K	
N13M-GE1	667+ MHz		ELPIDA SA00005AA00 EDJ4208BBBG-GN-F	R PH 45K	R PL 45K	R PH 5K	R PL 5K	R PL 10K	R PL 20K	I R I PL 30K	R PH 5K	1
								i		1		Г

SA000056A10 C.S N13M-GE1-S-A1 FCBGA533 NVIDIA GB1b-64 GF119-660-A1 (小包裝) 搭配VRAM 256*8*8


256M*8*8


- 1.SA000056000 DDR3 1600 256*8 1.5V FBGA78 HYNIX/H5TQ2G83CFR-PBC
- 2.SA000056P00 DDR3 1600 256*8 1.5V FBGA78 ELPIDA/EDJ2108BDBG-GN-F

512M*8*8

- 1.SA00005BL00 DDR3 1600 512M*8 1.5V FBGA78 HYNIX/H5TQ4G83MFR-PBC
- 2.SA00005AA00 DDR3 1600 512M*8 1.5V FBGA78 ELPIDA/EDJ4208BBBG-GN-F

Security Classification	n Co	mpal Secret Data	Compal Electronics, Inc.							
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	M12M I I/DC 2/0					
AND TRADE SECRET INFO DEPARTMENT EXCEPT A	IG DRAWING IS THE PROPRIETARY PROPERTY OF IRMATION. THIS SHEET MAY NOT BE TRANSFEI I AUTHORIZED BY COMPAL ELECTRONICS, INC SCLOSED TO ANY THIRD PARTY WITHOUT PI	RED FROM THE CUSTODY OF T NEITHER THIS SHEET NOR TH	HE COMPETENT DIVISION OF R&D E INFORMATION IT CONTAINS	Cus	N13M LVDS 3/9 Document Number LA-8224P					Rev 0.2
				IDate:	Thursday, October 27, 2011	Sheet	22	of	59	






Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2011/07/12	2011/07/12 Deciphered Date 2012/12/31 T				MINI DOWED	e CND	<i>5 (</i> 0			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALE ECTRONICS, INC. AND CONTINUS CONFIDENTIAL AND TRADE SECRETA INFORMATION. THIS SHEET HAW YOTG ET PROMPETED FROM THE CUSPICITY OF THE COMPETENT DINIGON OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALELECTRONICS, INC. METHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIND PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALELECTRONICS, INC.					Size Custom	N13M POWER Document Number LA-8224P	& GND	<u> 3/9</u>			Rev 0.2
MAT BE USED BY ON DISCEN	SSED TO ANT THIRD PARTY WITH	TOOT PRIOR WRITTEN CONSENT OF C	OMFAL LEECTRONICS, INC.		Date:	Thursday, October 27, 2011	Sheet	24	of	59	

21,26 CLKA0

21.26 CLKA0#


256Mx8 DDR3 *8==>2GB




Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CSO_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH



	Command Bit	Default Pull-down
	ODTx	10k
DDR3	CKEx	10k
	RST	10k
	CS*	No Termination






Hynix: SA000054600 (S IC D3 256MX8/1333 H5TQ2G83CFR-H9C FBGA)


Security Classification	Con	npal Secret Data	Compal Electronics, Inc.							
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title						
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	RAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFERI THORIZED BY COMPAL ELECTRONICS, INC. I OSED TO ANY THIRD PARTY WITHOUT PRI	D FROM THE CUSTODY OF THE	HE COMPETENT DIVISION OF R&D E INFORMATION IT CONTAINS	N13M DDR3 6/9	Sheet	25	of	59	Rev 0.2	

256Mx8 DDR3 *8==>2GB




Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CSO_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH


+1.5VSG				_	
1 2964 6.3V6K	1 2965 6.3V6K	C966 16V4Z	C967 16V4Z	C968 16V4Z	C969 16V4Z
DIS@ C964	0 7	DIS@ 0.1U_0402	DIS@ 0.1U_0402	DIS@ 0.1U_0402	DIS@ 0.1U_0402
-	-				, -



Security Classification	Con	npal Secret Data	Compal Electronics, Inc.						
Issued Date	2011/07/12	Deciphered Date	Title 371214 DDD2 7/0						
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	RAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFERE THORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PRI	D FROM THE CUSTODY OF THE	HE COMPETENT DIVISION OF R&D EINFORMATION IT CONTAINS	N13M DDR3 7/9 Size Document Number Custom LA-8224P Date: Thursday, October 27, 2011	Sheet	26	of	59	Rev 0.2


256Mx8 DDR3 *8==>2GB







Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CSO_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	Аб	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

Mode D









Hynix: SA000054600 (S IC D3 256MX8/1333 H5TQ2G83CFR-H9C FBGA)

Security Classification	Compal Secret Data				Compal Electronics, Inc.					1
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title		2/0				1
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL			Size	N13M DDR3 8	5/9			Rev	4	
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.			Ci	ISTORY LA-8224P				0.2	!	
WAT BE USED BY ON DISCESSED TO ANY THIRD PARTY WITHOUT FROM WRITTEN CONSENT OF CONFACELECTRONICS, INC.			Date	Thursday October 27, 2011	Sheet	27	of 50	٥.	П.	


DIS@ R10131 2 10K 0402 5% R10141 DIS@ 2 10K 0402 5%


256Mx8 DDR3 *8==>2GB





21,27	CLKA1	CLKA1
21,27	CLKA1#	CLKA1#
21,27	CLKAI#	





I		
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CSO_H#
CMD17		
CMD18		ODT_H
CMD18 CMD19		CKE_H
	A13	
CMD19	A13 A8	CKE_H
CMD19 CMD20	A8 A6	CKE_H A13 A8 A6
CMD19 CMD20 CMD21	A8 A6 A11	CKE_H A13 A8 A6 A11
CMD19 CMD20 CMD21 CMD22	A8 A6	CKE_H A13 A8 A6
CMD19 CMD20 CMD21 CMD22 CMD23	A8 A6 A11	CKE_H A13 A8 A6 A11
CMD19 CMD20 CMD21 CMD22 CMD23 CMD23	A8 A6 A11 A5	CKE_H A13 A8 A6 A11 A5
CMD19 CMD20 CMD21 CMD22 CMD23 CMD24 CMD25	A8 A6 A11 A5 A3	CKE_H A13 A8 A6 A11 A5 A3
CMD19 CMD20 CMD21 CMD22 CMD23 CMD24 CMD25 CMD26	A8 A6 A11 A5 A3 BA2	CKE_H A13 A8 A6 A11 A5 A3 BA2
CMD19 CMD20 CMD21 CMD21 CMD22 CMD23 CMD24 CMD25 CMD26 CMD27	A8 A6 A11 A5 A3 BA2 BA1	CKE_H A13 A8 A6 A11 A5 A3 BA2 BA1
CMD19 CMD20 CMD21 CMD22 CMD23 CMD23 CMD24 CMD25 CMD26 CMD27 CMD28	A8 A6 A11 A5 A3 BA2 BA1 A12	CKE_H A13 A8 A6 A11 A5 A3 BA2 BA1 A12
CMD19 CMD20 CMD21 CMD22 CMD23 CMD24 CMD25 CMD26 CMD26 CMD27 CMD28 CMD29	A8 A6 A11 A5 A3 BA2 BA1 A12 A10	CKE_H A13 A8 A6 A11 A5 A3 BA2 BA1 A12 A10

LOW

HIGH


0..31


32..63

Mode D


Address

Security Classification	Compal Secret Data			Compal Electronics, Inc.					
Issued Date	2011/07/12	Deciphered Date	2012/12/31	Title	N13M DDR3 9/9				
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALE IF CITRONICS. INC.			Size Cu:	Document Number stem LA-8224P	Sheet	28	of 5	Rev 0.2	












SATA HDD Conn.





C445


ER15



























Touch/B Connector





Thursday, October 27, 2011























Security Classification	Security Classification Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2009/01/23	Deciphered Date	2012/12/31	Title	DIVID 1 OLICI					
THIS SHEET OF ENGINEERING	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				PWR-1.8VSP					
AND TRADE SECRET INFORMAT	TION. THIS SHEET MAY NOT BE TRANSFERED F THORIZED BY COMPAL ELECTRONICS, INC. I	Size	Document Number PBL22 LA-7391P M/B	Rev 0.2						
	SED TO ANY THIRD PARTY WITHOUT PRIOR	Date:	Thursday, October 27, 2011 Sheet 46 of	59						


(8.5A,360mils ,Via NO.= 17) PJP606, PJP607先斷開,確定拿掉PU605再接上 Compal Electronics, Inc. Security Classification Compal Secret Data PWR-V1.05S_VCCP Issued Date 2012/12/31 2010/07/20 Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFANTION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev 0.2 Thursday, October 27, 2011 Sheet 47 of 59


























Version Change List (P. I. R. List)

Page 1/2

Item Fixed Issue		Reason for change	Rev.	P <i>G#</i>	Modify List	Date	Phase
ER01		HW Design (TMDS_B_HPD)	0.2	14	Delete R205	09/21	
ER02		For non AI co-lay	0.2	37	Add R745,R746 for non AI AI parts change to AI@	09/21	†
ER03	+3VS Leakage	HW Design (SMBus leakage)	0.2	13 40	Delete Q3. (connect pin S & D) = remove RI35, R137 Del R552, R556	09/21	ļ ·
ER04	Can`t detect USB30 (JUSB2)	HW Design (PCB2)	0.2	36	Swap U90 39/40 to U90.35/37 net Change R1040 to 47K from 4.7K ohm Reserve R1029	09/21	
ER05		Design change for card reader	0.2	34	Add Q20,R773,R775 Reserve R768,R774 Change Net name at Card reader Conn	09/22	
ER06		HW Design (PURC demand)	0.2	29	Change to Q3(AO3404L) from U22(AO4430L)	09/21	
ER07		HW Design(PCB2)	0.2	36	Change R1049 to 330k Change 0904 to A03404L from AP2301GN Change R1046 to 1.5M	09/21	
ER08		HW Design (PURC demand)	0.2	42	Change Q33 to A03413L from AP2301GN	09/21	
ER09		Fine-tune GPU timing	0.2	29	Change R433 to 0 ohm un-stuff C396 Change R432 to 10K Change R435 to 200 ohm	09/21	
ER10		HW Design (reserve)	0.2	18	Reserve R290	09/21	
ER11		HW Design(PCB2) for add VRAM DDR3 512MX8	0.2	25,26, 27,28	Add CMDA14 signal (U12~U19 pin J7)	09/28	
ER12		HW Design (change)	0.2	39	Reverse JKB1 connector	09/30	
ER13		HW Design	0.2	40	Del Y5 , C545 , C546	09/30	
ER14		HW Design (PURC demand)	0.2	15	Del R229,R230 (10k) Add R776~R783 (10k) Del R237,R239,R242 (8.2k) Add R784~R793 (8.2k)	09/30	1
ER15		HW Design (PURC demand)	0.2	29,31 37,38 10,11	Change P/N C387,C389,C399,C436,C447,C602 Change P/N C509,C515,C518,C526.(0402) Change P/N C99,C109,C118,C120,C140,C141.(0402)	10/03	
ER16		HW Design(XTAL fine-tune)	0.2	42,12 13,32 20,36	Change R607 to 10 ohm Change Y3, C900, C901. Change Y1, C144, C145 Change Y2, C473. Change Y2, C163, C164 Change Y9	10/07	
ER17		HW Design for instant on function	0.2	13	Reserve R750 R576 pin2 change to +3V_PCH from +3VS Change R576 to 0	10/07	
ER18		HW Design (power jumper change to +3VL)	0.2	38 - 40 40	jumper PJP302 (change +3VLP to +3VL @P38,P40)	10/07	
ER19		HW Design (PURC demand)	0.2		Change P/N Q7,U20,U21. Change P/N Q14~Q19,Q25,Q27~Q29,Q32,Q34~Q37,Q40~Q43,Q46~Q51,Q55~Q57,Q60,Q61,Q902,Q903,Q905. Change P/N Q23	10/14	
ER20		EMI solution	0.2	5	Add R684 to 0 (H_CPUPWRGD)	10/14	
ER21		Refer to ORB design	0.2	14 40	un-stuff D2, Add R751 un-stuff D32, R547, Add R752 Assign U33.18 to AC_PRESENT signal.	10/14	
R22		change for GPU H/W strapping STRAP1 to PL 45K ohm to enhanced the PCIe PEG driving.	0.2	22	Change R349 from 34.8K to 45.3K	10/14	
		I	Sogurity C	assification	Compal Secret Data		

Security Classification	cation Compal Secret Data			Compal Electronics, Inc.						
Issued Date	2009/12/01 Deciphered Date 2011/12/31				FF-PIR-1					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPARE LECTRONICS, INC. NETHER FIT HIS SHEET NOT THE INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number LA-8224P Thursday, October 27, 2011	Sheet	58	of	59	Rev 0.2

Version Change List (P. I. R. List)

Page 2/2

Item	Fixed Issue	Issue Reason for change		Fixed Issue Reason for change R		PG#	Modify List	Date	Phas
ER23		modify parts for Intel review feedback message.	0.2	09 18 17 14 15	Add R289 Add C149 0.luf Del L6, Add R289 , un-stuff C212 Del L4, Add R387 Add R230 Stuff R244	10/14			
ER24		Modify H2 size		38	Modify H2 size	10/17			
ER25		Refer to Intel review feedback item 45.	0.2	16	Add R807	10/19			
R26		Reserve for Deep Sx	0.2	14,16	Add unstuff R800,R801,R802,R803,R804,R805 Add PCH_DPWROK,DS_WAKE#,SUSACK#,SUSWARN#	10/19			
ER27		Reserve for ROM protect	0.2	40	Add unstuff R806	10/19			
R28		For Instant On function control by EC	0.2	06	Stuff R44, Unstuff R43	10/19			
R29		RF request	0.2	36	Reserve R1082 , C1045	10/19			
ER30		For LED issue	0.2	39	change LED3 footprint to LED_HT-210UD-UYG_3P	10/20			
R31	PRUC request		0.2	38	Change SW3,SW4,SW5 P/N	10/20			
R32	PRUC request		0.2	39	Change U36 P/N	10/20			
R33		For EMI request (without MS_CLK)	0.2	34	Remove R637,C611,R631,C620.	10/20			
R34		dGPU thermal throttling.	0.2	20 40	Add R428, Revise Ull I/O signal. Un-stuff R730.	10/20			
R35		SPI flash data crisis prevention.	0.2	12 40	Add Q63, R135, R137. Change U33.41 net to EC_SPI_WP. remove R806.	10/20			
R36		Power switch EOS issue prevention.	0.2	37	Change C510, C516, C519 to 0.22uF/16V.	10/20			
R37		For EMI request	0.2	32 35	Change R485 , R486 to 0.1uF Reserve C641~C648	10/20			
ER38		For ESD request	0.2	37,35	Change D27,D29,D24,D25. Change D6,D7,D9,D10,D33,D34.	10/20			
ER39		Modify X76 table (N13P-GS & N13M-GE1 x8)	0.2	3	update X76 table (add zzz9 ~zzz12 for N13P-GS & N13M-GE1 x8) & P/N	10/25			
R40		update Power circuit	0.2	43~56	update Power circuit. (PC211)	10/26			
R41		Modify PCH_SPI_WP# singal control by EC	0.2	12	Stuff R135	10/26			
R42		Add test point for DFT	0.2	20	Add GPU_JTAG_TCK,GPU_JTAG_TDI,GPU_JTAG_TDO, GPU_JTAG_TMS	10/27			
R43		For ASM1042 OC# pull-up	0.2	37	Reserve R1023,R1024 un-stuff	10/27 b			
							ļ		
	ı	1	Socurity C	lassification	Compal Secret Data	1	1		

Security Classification	sification Compal Secret Data			Compal Electronics, Inc.						
Issued Date	2009/12/01	Deciphered Date	2011/12/31	FF-PIR-2						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BET PRANSPERSOR FROM THE CUSTOTOY OF THE COMPRETENT DIVISION OF RAD MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number LA-8224P					Rev 0.2
min be does by on blockdes to the mind that the bottom of dometre section, inc.					Friday, October 28, 2011	Sheet	59	of	59	