

Compal Confidential
Model Name: VIUS6
File Name: LA-A171P


Compal Confidential

Guinness-2 M/B Schematics Document

Intel Shark Bay ULT Processor with DDR3L
+AMD SUN XT S3 GPU

REV:1.0_Final

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	SHEMATIC. MB AA171
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev Custom	D
Date: Friday, February 28, 2014		Sheet: 1 of 46			



- Sub-Board List:**
- | | |
|----------|-------------------|
| LS-9671P | I/O Board |
| LS-A171P | Card Reader Board |
| LS-9673P | HDD Board |
| LS-9676P | Power on Board |
| LS-9677P | Hall Sensor Board |

Voltage Rails

power plane State	B+	+5VALW +3VALW	+1.35V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.675VS +1.05VS	+3VM +1.05VM (SBA Only)
S0	O	O	O	O	O M3 Supported
S3	O	O	O	X	O M3 Supported
S5 S4/AC	O	O	X	X	O M3 Supported
S5 S4/ Battery only	X	X	X	X	
S5 S4/AC & Battery don't exist	X	X	X	X	

EC SM Bus1 address

Device	Address	HEX
Smart Battery	0001 011X b	16H
Charger	0001 011X b	12H

EC SM Bus2 address

Device	Address	HEX
Thermal Fintek F75303M	1001 101X b	9AH
Thermal ON-semi ADM1032	0100 110X b	4CH
Sinaptics Inter Touch Click Pad	0010 110X b	2CH

PCH SM Bus address

Device	Address	HEX
DDR DIMM1	1001 000X b	A0H
DDR DIMM2	1001 000X b	A4H
Securify ROM	1010 100X b	A8H

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

USB 2.0 Port Table

USB 2.0	Port	3 External USB Port
	0	USB 3.0 Port (I/O Board)
	1	USB 3.0 Port (MB)
	2	USB 3.0 Port (Docking)
	3	Mini Card (WLAN/BT)
	4	Touch Screen
	5	Camera
	6	FPR
	7	WWAN

BOM Structure Table

BTO Item	BOM Structure
Connector	ME@
Unpop	@
AMD GPU	DIS@
Intel UMA	UMA@
MARS GPU	MARS@
TPM	TPM@
SIM	SIM@
SBA	SBA@
Non-SBA	NOSBA@
LAN Switching mode	SWR@
LAN LDO mode	LDO@
VRAM Option	X76@
Samsung VRAM	X76S@
Micron VRAM	X76M@
AOAC Mount	AOAC@
EMI un-Mount	@EMI@
EMI Mount	EMI@

Either SBA@ or NOSBA@

Either SWR@ or LDO@

Either X76S@ or X76M@

USB 3.0 Port Table

Port	
1	USB 3.0 Port (I/O Board)
2	USB 3.0 Port (MB)
3	USB 3.0 Port (Docking)
4	

PCIE Port Table

Port	Lane	
1		LAN WLAN Cardreader
2		
3		
4		
5	0	GPU
	1	
	2	
	3	
6	0	
	1	
	2	
	3	

SATA Port Table


Port	
3	
2	
1	NGFF SSD
0	HDD

CPU



U1 Haswell ULT 2+2 0.8GHz CPU1@ SA000067010	U1 Haswell ULT 2+2 1.2GHz CPU2@ SA00006G190	U1 Haswell ULT 2+3 0.2GHz CPU3@ SA000067H20	U1 Haswell ULT 1.5GHz CPU4@ SA00006SJ20	U1 Haswell ULT 1.4GHz CPU5@ SA00006ST30	PCB ZZZ LA-A171P DA PCB DA20YW00100
U1 Haswell ULT 1.6GHz CPU6@ SA00006SM40	U1 Haswell ULT 1.7GHz CPU7@ SA00006SX40	U1 Haswell ULT 1.8GHz CPU8@ SA00006SL50	U1 Haswell ULT 1.3GHz CPU9@ SA00006NM30	U1 Haswell ULT 1.7GHz C0 CPU10@ SA00006SS20	VRAM ZZZ2 MICRON_512MB X76M@ X7646039L01
U1 Haswell ULT 1.7GHz C0 CPU11@ SA00006SX50	U1 Haswell ULT 1.6GHz C0 CPU12@ SA00006SM70	U1 Haswell ULT 1.7GHz C0 CPU13@ SA00006SL60	U1 Haswell ULT 1.7GHz C0 CPU14@ SA00006SL60	U1 Haswell ULT 1.7GHz C0 CPU15@ SA00006SS60	ZZZ1 Samsung_512MB X76S@ X7646039L02

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 40190J
				Date:	Friday, February 28, 2014
				Sheet	3 of 46





[AC Mode]



[DC Mode]





DDI/ MSIC/ XDP












DDR3 Compensation Signals

DDR3 Compensation Signals:
20 mils to comp signals
25 mils to non-comp signals
500 mil for Max trace length



Memory I/F





Security Classification		Compal Secret Data		Compal Electronics, Inc. HSW MCP(3/11) RTC,SATA,XDP	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	D
				Document Number	
				40190J	
				Date:	Friday February 28, 2014
				Sheet	7 of 46





CLK/ SPI/ SMBUS

GLAN


WLAN

Card Reader


dGPU




SMBus :SPD/PCIE/Security/TP/NFC




SML1 Bus :EC/Sensors




SBA - 2 SPI Device = 33 ohm - P/N: SD309330A80
Non-SBA - 1 SPI Device = 15 ohm - P/N: SD300001P00




SPI ROM (8M)



SPI ROM (4M)




Security ROM








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	
				HSW MCP(4/11) CLK,SPI,SMBUS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size	Document Number	Rev	
		Custom	40190J	D	
Date:		Friday, February 28, 2014	Sheet	8	of 46

PM/ GPIO/ DDI

Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit.
CAN be NC ,if not support Deep Sx












PCH_BATLOW# Need pull high to VCCDSW3_3
(If no deep Sx , connect to VCCSUS3_3)










Security Classification		Compal Secret Data		Compal Electronics, Inc. HSW MCP(5/11) PM,GPIO,DDI	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	4190J
				Date:	Friday, February 28, 2014
				Sheet	9 of 46

GPIO/ LPIO






Security Classification	Compal Secret Data			Compal Electronics, Inc. HSW MCP(6/11) GPIO,LP10		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					40190J	D
				Date: Friday, February 28, 2014	Sheet 10 of 46	











Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2013/02/20	Deciphered Date	2012/07/01	Title		
					HSW MCP(8/11) Power		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Custom	Rev D	
					Document Number		
					401901		
Date:					Friday, February 28, 2014	Sheet 12 of 46	

[illegible]








Security Classification	Compal Secret Data			Compal Electronics, Inc. HSW MCP(11/11) RSVD		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	40190J	D
				Date:	Friday, February 28, 2014	Sheet 15 of 46


DIMM A

All VREF traces should have 10 mil trace width




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	DDRIII DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	40190J	
				Date:	Friday, February 28, 2014	Sheet 16 of 46

DIMM B



All VREF traces should have 10 mil trace width



Layout Note:
Place near JDIMM1
Everage by each side

CRB1.0 10uF *8 /1uF *8

Layout Note:
Place near JDIMM1.203,204

CRB1.0 10uF *1 /1uF *4

~~1128~~ Check CAP Q'ty

CHANNEL B /TYPE :Reverse / H:4mm



```
CHB SPD ADDRESS IS 0xA4
CHB TS ADDRESS IS 0x34
```

P/N:SP07000LT00



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	DDRIII DIMMA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	40190J	
				Date:	Friday, February 28, 2014	

Power-Up/Down Sequence

- 1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/μs.
- 2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- 3. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- 4. For power down, reversing the ramp-up sequence is recommended.












PCIE/ DP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	SUN PCIE/DP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 40190J
				Date: Friday, February 28, 2014	Sheet 19 of 46


MSIC




Resistor Divider Lookup Table			
R_pu (ohm)	R_pd (ohm)	Bitd [3:1]	
NC	4.75k	000	
8.45k	2k	001	
4.53k	2k	010	
6.98k	4.99k	011	
4.53k	4.99k	100	
3.24k	5.62k	101	
3.4k	10k	110	
4.75k	NC	111	

0402 1% resistors are required


Capacitor Divider Lookup Table	
Cap (nF)	Bitd [5:4]
680nF	00
82nF	01
10nF	10
NC	11




Strap Name :
PS_0[1] ROM_CONFIG[0]
PS_0[2] ROM_CONFIG[1]
PS_0[3] ROM_CONFIG[2]
PS_0[4] N/A
PS_0[5] AUD_PORT_CONN_PINSTRAP[0]



Strap Name :
PS_1[1] STRAP_BIF_GEN3_EN_A
PS_1[2] TRAP_BIF_CLK_PM_EN
PS_1[3] N/A
PS_1[4] STRAP_TX_CFG_DRV_FULL_SWING
PS_1[5] STRAP_TX_DEEMPH_EN







Strap Name :
PS_2[1] N/A
PS_2[2] N/A
PS_2[3] STRAP_BIOS_ROM_EN
PS_2[4] STRAP_BIF_VGA_DIS
PS_2[5] N/A



Strap Name :
PS_3[1] BOARD_CONFIG[0] (Memory ID)
PS_3[2] BOARD_CONFIG[1] (Memory ID)
PS_3[3] BOARD_CONFIG[2] (Memory ID)
PS_3[4] AUD_PORT_CONN_PINSTRAP[1]
PS_3[5] AUD_PORT_CONN_PINSTRAP[2]

Memory ID	R_pu (ohm)	R_pd (ohm)	Memory Type	Configuration	Size
PS_3[3..1]	R5174	R5169			
0 0 1	8.45k	2k	gDDR3-2133	Samsung K4W2G1646E-BC1A P/N: SA000068U00	1GB
0 1 0	4.53k	2k	gDDR3-2000	Micron MT41J128M16JT-093G P/N: SA000067500	1GB
0 1 1	6.98k	4.99k	gDDR3-1866	Samsung K4W4G1646B-HC11 P/N: SA000068R00	2GB
1 0 0	4.53k	4.99k	gDDR3-1866	Micron MT41K256M16HA-107G: E P/N: SA000065D00	2GB

VS_VGA



PWR / GND

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	SUN_Power/GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	40190J	D
Date:				Friday, February 28, 2014	Sheet	21 of 46

POWER


+VGA_CORE	10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)
VDDCI	3.5A	1	3

+0.95VS_VGA	10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)
BIF_VDDC	1.4A	0	0
SPLL_VDDC	100mA	1	1






+1.5VS_VGA	10uF	1uF	0.1uF
VDDR1	1.5A	3	5

+1.8VS_VGA	10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1
MPLL_PVDD	130mA	1	1
SPLL_PVDD	75mA	1	1
VDDR4	(300mA)	0	0
VDD_CT	13mA	1	1
+TSVDD	13mA	1	1
+DP_VDDR	0	0	0
+DP_VDDC	0	0	0

+3VS_VGA	10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@)








MEM I/F



Route 50ohms single-ended/100ohm diff and keep short
debug only, for clock observation,if not need, DNI.







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	SUN MEM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	40190J	
				Date:	Friday, February 28, 2014	Sheet 23 of 46

MEM Lower 32-bits



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	SUN VRAM A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	40190J	
				Date:	Friday, February 28, 2014	Sheet 24 of 46


MEM Upper 32-bits




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	SUN VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev D
				Custom	40190J	
Date				Friday, February 28, 2014	Sheet	25 of 46

Touch Screen Conn

P/N:SP01000TF10




HPD Inversion for eDP





LCD POWER CIRCUIT

SS table


Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




eDP Panel Conn



P/N:SP010023710



Camera Modul POWER CIRCUIT





DMIC & CAMERA module pin define

No	SIGNAL
1	VCC (3.3V)
2	D-
3	D+
4	GND_CAM
5	GND_DMIC
6	MIC_C
7	MIC_D
8	MIC_VCC

Touch PANEL module pin define

No	I2C	USB
1,2	VCC (3.3V)	VCC (3.3V)
3	Reset	Reset
4	SDA	NC
5	SCL	NC
6	INT	NC
7	NC	D-
8	NC	D+
9,10	GND	GND

HDMI + Re-driver



PS8171 setting table

PEQ:
TMDS inputs equalization control,
L: Mid level EQ (Default)
H: High level EQ
M: Low level EQ



PIO:
Programmable I/O setting.
L: HPD = HPD_SINK @ 3.3V CMOS output (default)
H: HPD= HPD_SINK# (inverted HPD) @ 0.9V

APD:
Automatic power down management (APD)
L: Automatic power down disable
H: Automatic power down enable (default)
M: Reserved


PRE:
TMDS output driver pre-emphasis level setting.
L: No pre-emphasis (default)
H: Low level pre-emphasis is added
M: High level pre-emphasis is added













EMI0/ EMI1:
EMI reduction and filter setting.
[1,0] = HL: No EMI reduction (default)
0 = HIGH: Increased rise/fall time
MID: Increased rise/fall time, 2nd
1 = LOW: EMI filter setting 1
MID: Reserved

DDCBUF:
DDC Active Buffer enable and setting.
LOW: No DDC active buffer,
passive DDC level shifting (default)
HIGH: Active DDC buffer enable, setting 1
MID: Active DDC buffer enable, setting 2




DC232000B10
TYPE A Connector






SATA HDD BTB Conn

P/N:SP011208141







APS G-Sensor



NGFF mSATA/WWAN Conn

P/N:DC021209061




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	HDD/NGFF/G-Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	40190J
				Date	Friday, February 28, 2014
				Sheet	30 of 46

EC KB9012





KB9012 A4 v.22

GPIO W/O internal-PH:

1. GPIO44	6. GPIO4B
2. GPIO45	7. GPIO4E
3. GPIO46	8. GPIO4F
4. GPIO47	9. GPIO50
5. GPIO4A	10. GPIO5B




Vcc	3.3V +/- 5%				
R2210	100K +/- 1%				
Board ID	R2213	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	EC AD
SDV	0K +/- 5%		0.000V	0.300V	0x00 - 0x0B
FVT	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
SIT	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
SVT	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30



Security Classification	Compal Secret Data	Title	
Issued Date	2013/02/20	Deciphered Date	2012/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		EC ENE-KB9012 Size: Document Number 40190J Date: Friday, February 28, 2014 Sheet 34 of 46	


+5VALW TO +5VS
+3VALW TO +3VS




+3VALW TO +3VALW(PCH AUX Power)




+3VALW TO +3VM (SBA)



PJ703 Short => NOSBA
PJ703 Open => SBA




DC/DC I/F











For Intel S3 Power Reduction

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	DC Interface
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 40190J
Date: Friday, February 28, 2014				Sheet 35	Rev D



ADP_ID				
AC Adapter	45W	65W	90W	
R(ohm)	118	287	549	
ADP_ID(V)	0.449	0.913	1.395	
Detection	<=0.663,			<=1.134,
-Voltage(V)	>0.234			>0.693
				>1.172






PH201 under CPU botten side :
CPU thermal protection at 93 degree C

PH201:	Temp.	Rman.	Rnor.	Rmin. (Kohm)
	93	7.3419	7.0792	6.8253

Battery Protection Circuit for Turbo Mode


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/07/12				Deciphered Date			
2012/07/01				2012/07/01				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADECH CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN/OTP				Document Number			
40190J				Rev D				Date: Friday, February 28, 2014			
Sheet 37 of 46											

DCR 换成 15m ohm,CP,Throttling....need redefine with EC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40190J
				Rev	D
Date: Friday, February 28, 2014				Sheet	38 of 46

TON (1)SMPS1=305KHZ (+5VALWP)
(2)SMPS2=357KHZ(+3VALWP)




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40190J
				Date	Friday, February 28, 2014
				Sheet	39 of 46

Default


+CPU_CORE

30 X 22u/0805

RF request



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 40190J
				Date	Friday, February 28, 2014
				Sheet	44 of 46



Item	Reason for change	PG#	Modify List	Date	Phase
1	0 ohm change to short pad		PR101, PR221, PR415, PR417, PR420, PR710, PR815, PR832, PR843, PR848, PR859, PR905, PR907, PR908, PR913, PR922, PR112		
2	HW's request, add SBC function.		net name from "PM_SLP_A#" to "M_PWR_ON"		
3	Increase charger current limit.		PR326 changes from 100k to 158k		
4	Shortage on 0.33u capacitor.		PR705 changes to 100k & PC708 changes to 0.1u		
5	HW changes power sequence.	P41	PR711 from 100k to 33k		FVT
6	Disable BATT one shoot circuit	P36	Unpop PR120, PC109, PC115, PR119, PD105	2013/04/25	SIT
7	0 ohm change to short pad	ALL	PR346, PR1103, PR1111, PR234, PR235, PR336, PR701, PR702, PR931, PR507, PR509, PR512, PR1109	2013/04/30	SIT
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	40190J
Date: Friday, February 28, 2014				Sheet	46 of 46