Compal Confidential


G470/G570 DIS+UMA+Muxless M/B Schematics Document


Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH ATI Robson/PX3.0,PX4.0

2010-10-22 LA-6751P / LA-6753P

REV:0.3

Security Classification	Coi	npal Secret Data			Compal Elec	tronics	s, Ind	C.		
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Cover	Dogo				
THIS SHEET OF ENGINEEDING D	RAWING IS THE PROPRIETARY PROPERTY OF	COMPAN ELECTRONICS INC AND	CONTAINS CONFIDENTIAL		Cover	Page				
	ATION. THIS SHEET MAY NOT BE TRANSFER				cument Number				Rev	
DEPARTMENT EXCEPT AS AU	THORIZED BY COMPAL ELECTRONICS, INC.	NEITHER THIS SHEET NOR THI	E INFORMATION IT CONTAINS	Custom	LA-6751P				۱۹).2
MAT BE OSED BY ON DISCES	OSED TO ART THIRD FAITT WITHOUT TH	ION WITH TEN CONSENT OF C	SOMI AE EEEO MONIOS, INC.	Date:	Friday, November 26, 2010	Sheet	1	of	59	





EC SM Bus1 address EC SM Bus2 address

Device		Device	Address
Smart Battery	0001 011X b	Thermal Sensor EMC1403-2	1001_101:
		Thermal Sensor EMC1402-1	100_1100

PCH SM Bus address

 Device
 Address

 DDR DIMM0
 1001 000Xb

 DDR DIMM2
 1001 010Xb

SMBUS Control Table

CIVIDO CO		1010						
	SOURCE	VGA	BATT	KE930	SODIMM	WLAN WWAN	Thermal Sensor	РСН
SMB_EC_CK1 SMB_EC_DA1	KB930 +3VALW	X	+3VALW	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	KB930 +3VALW	X	Х	Х	Х	X	Х	V +3VS
SMBCLK SMBDATA	PCH +3VALW	X	Х	Х	V +3VS	V +3VS	Х	X
SML0CLK SML0DATA	PCH +3VALW	X	Х	X	Х	X	X	X
SML1CLK SML1DATA	PCH +3VALW	V +3VS	Х	V +3VS	Х	X	V +3VS	X

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%				
Ra/Rc/Re	100K +/- 5%				
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	$V_{\mathtt{AD_BID}}$ max	
0	0	0 V	0 V	0 V	EVT
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	DVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	PVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	MP
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port
	UHCIO	0	USB/B (Right Side)
	OHCIO	1	USB Port (Left Side)
	UHCI1	2	USB Port (Left Side)
EHCI1	onerr	3	USB Port (Left Side)
Liicii	UHCI2	4	
	OHCIZ	5	Camera
	UHCI3	6	
	OHCIS	7	
	UHCI4	8	Mini Card(WLAN)
	Onci4	9	
EHCI2	UHCI5	10	
EHCIZ	011013	11	Card Reader
	UHCI6	12	
	Oncio	13	Blue Tooth


BOM Structure Table


BTO Item	BOM Structure
UMA and PX bus	PX@
Discrete Only	DIS@
PX3.0 only, not for BACO	PX3@
BACO	BACO@
COMMON HDMI	HDMI@
UMA HDMI	UMA_HDMI@
Discrete HDMI	VGA_HDMI@
eSATA	ESATA@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8152@
GIGA LAN	GIGA@
Cameara	CMOS@
Unpop	@


Security Classification	Coi	npal Secret Data			Compal Electronics, In	nc.
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	Notes List	
THE CHEET OF ENGINEERING	PRAWING IS THE PROPRIETARY PROPERTY OF (COMPAN ELECTROMICE INC. AND	CONTAINS CONCIDENTIAL		Notes List	
	ATION, THIS SHEET MAY NOT BE TRANSFER			Size	Document Number	Rev
	THORIZED BY COMPAL ELECTRONICS. INC.			В	LA-6751P	0.2
MAY BE USED BY OR DISCI	OSED TO ANY THIRD PARTY WITHOUT PR	IOR WRITTEN CONSENT OF	COMPAL FLECTRONICS INC		Lit 0.0.	

Without BACO option: Power-Up/Down Sequence PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation PE_GPIO1 : Low -> dGPU Power OFF : High -> dGPU Power ON 1. All the ASIC supplies must fully reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. **BACO option:** 2. VDDR3 should ramp-up before or simultaneously with VDDC. PE_GPIO0 : High ->Normal operation (dGPU is not reseton BACO mode)
PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High) 3. For LVDS, DPx VDD10 should ramp-up before DPx VDD18 and the PCle Reference clock should begin before DPx VDD18. For power-down, DPx VDD18 should ramp-down before DPx VDD10. dGPU Power Pins Voltage PX 3.0 BACO Mode Max current 4. The external pull-ups on the DDC/AUX signals (if applicable) should ramp-up before or after both VDDC and PCIE PVDD. PCIE VDDR. TSVDD. VDDR4. VDD CT. OFF 1.8V ON 1679mA DPE PVDD, DP[F:E] VDD18, DP[D:A]_PVDD, VDD CT have ramped up. DP[D:A] VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, 5.VDDC and VDD CT should not ramp-up simultaneously. (e.g., VDDC should reach 90% before VDD CT starts to DPLL PVDD, MPV18, and SPV18 ramp-up (or vice versa).) DP[F:E] VDD10, DP[D:A] VDD10, DPLL VDDC, and 1.0V OFF ON 575mA PCIE VDDC 1.0V OFF ON 2A Note: Do not drive any IOs before VDDR3 is ramped up. VDDR3(3.3VGS) VDDR3, and A2VDD 3.3V OFF ON 190mA BIF VDDC (current consumption = 55mA@1.0V, in ON Same as PCIE_VDDC Same as OFF 70mA PCIE VDDC(1.0V) BACO mode) VDDR1 OFF 1.5V OFF 2.8A **VDDR1(1.5VGS)** VDDC/VDDCI 1.12V OFF OFF 12.9A VDDC/VDDCI(1.12V) **VDD CT(1.8V) BACO Switch iGPU** dGPU **PERSTb** BIF_VDDC PE GPI01 REFCLK +3.3VGS **Straps Reset** +1.5VGS **Straps Valid** +1.0V +1.0VGS **Global ASIC Reset** +B +VGA CORE +1.8VGS Regulator +1.8V 5 T4+16clock PWRGOOD Compal Secret Data Compal Electronics, Inc. Security Classification 2010/07/12 2012/07/11 Title Issued Date Deciphered Date dGPU Block Diagram THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Size B 0.2 LA-6751P Sheet









CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x

1: Normal Operation; Lane # definition matches socket pin map definition


* 0:Lane Reversed



Display Port Presence Strap

CFG4


- * 1 : Disabled; No Physical Display Port attached to Embedded Display Port
- 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps

*11: (Default) x16 - Device 1 functions 1 and 2 disabled CFG[6:5] 10: x8, x8 - Device 1 function 1 enabled; function 2

- 01: Reserved (Device 1 function 1 enabled; function 2
- 01: Reserved (Device 1 function 1 disabled; function 2 enabled)
- 00: x8,x4,x4 Device 1 functions 1 and 2 enabled





PEG DEFER TRAINING


CFG7

- 1: (Default) PEG Train immediately following xxRESETB de assertion
- 0: PEG Wait for BIOS for training


Security Classification	Com	pal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	DDAGECCAD(A/Z) DCVD CEC	
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	RAWING IS THE PROPRIETARY PROPERTY OF CO ATION. THIS SHEET MAY NOT BE TRANSFERE THORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PRO	D FROM THE CUSTODY OF THE	HE COMPETENT DIVISION OF R&D EINFORMATION IT CONTAINS	Size Custon	PROCESSOR(4/7) RSVD,CFG Document Number LA-6751P Friday, November 26, 2010 Sheet 8 of	Rev 0.2











Security Classification	Cor	npal Secret Data			Compal Electroni	cs. I	nc.	
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	PROCESSOR/7/7) VSS			
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	MRAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFER THORIZED BY COMPAL ELECTRONICS, INC. OSED TO ANY THIRD PARTY WITHOUT PR	ED FROM THE CUSTODY OF THE NEITHER THIS SHEET NOR THI	HE COMPETENT DIVISION OF R&D EINFORMATION IT CONTAINS	Size Custon	PROCESSOR(7/7) VSS Document Number LA-6751P			Rev 0.2
MAT BE OSED BY ON DISCE	OSED TO ANT THIRD FAITT WITHOUT TH	ION WITH TEN CONSENT OF C	SOMI AL LELOTTONIOS, INC.	Date:	Friday, November 26, 2010 Sheet	11	of 59	,














2010/07/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. METHER THIS SHEET NOR THE INFORMATION TO CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THID PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Issued Date

2012/07/11


PCH (4/9) LVDS,CRT,DP,HDMI


Friday, November 26, 2010 | Sheet 17 of


LA-6751P

Rev 0.2


Deciphered Date











Voltage Rail	Voltage	S0 Iccmax Current (A
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06











































Power (On strapping	
Pin	Description	Chip Default
LED0	H:Over Clock Enable	н
BEDO	L:Over Clock Disable *	
LED2	H:SWR Switch mode regulator Select *	
DED2	AR8151 Pin23=LED2.	
	AR8152, Pin23 is CLKREQ	




MDI0+	49.9_0402_1% R526_149.9_0402_1%	100	2 C574 1000P 0402 50V7K
MDI0-	R527 1 ^ ^ 2	1	2 C575 0.1U_0402_16V4Z
MDI1+	49.9.0402_1% R528 1 ^ ^ 2	@	2 C576 1000P_0402_50V7K
MDI1-	49.9_0402_1% R529_1	1	2 C577 0.1U 0402 16V4Z
MDI2+	49.9_0402_1% R530 1 ^ ^ 2	@	2 C580 1000P_0402_50V7K
MDI2-	GIGA@49:9_0402_1%	1	2 C581 0.1U 0402 16V4Z
MDI3+	GIGA@ 49.9_0402_1% R532_1	@	GIGA@ 2 C582 1000P 0402 50V7K
MDI3-	GIGA@ 49.9_0402_1% R533_12 GIGA@2	1	2 C583 0.1U 0402 16V4Z GIGA@
		'	+, MDI3-, MDI2-, MDI2+


		Configure				Configure		
	Pin4	R525	C559		Pin23	R516		
AR8152	VDDCT_REG		*		CLKREQn	*		
AR8151	CLKREQn	*			LED[2]			


Security Classification	Compal Secret Data			Compal Electronics, Inc.					
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	LANLADO	151/0	150	,	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT PECEPT AS AUTHORIZED BY COMPAL ELECTRONICS. IN. CHETHER IT HIS SHEET NOT HIT IN PROPRIATION IT CONTAINS				LAN-AR8151/8152					Rev 0.1
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Date:	Friday, November 26, 2010 S	heet	35	of :	59	






10/5 change P/N to SA000046C00







REMOTE1,2+/-:
Trace width/space:10/10 mil
Trace length:<8"



Security Classification	Compal Secret Data				Compal Electronics,Ltd.					
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	EMC1403 Thermal sensor/FAN					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD					Document Number		Rev 0.2			
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALE LECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custor	LA-6/31P	59	U.E.			




ODD Power Control




Security Classification	on Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2010/07/12	Deciphered Date	2012/07/11	Title	HDD/ODD C	٦				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE OUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HDD/ODD Connector Document Number	2				
				Date:	Friday November 26, 2010 Sheet 38 of 59					


CX20671 High Definition Audio Codec SoC HDA_RST_AUDIO# With Integrated Class-D Stereo EMI HDA SYNC AUDIO Amplifier. An integrated 5 V to 3.3 V Low-dropout HDA SDOUT AUDIO R voltage regulator (LDO). 33 0402 5% R556 An integrated 3.3 V to 1.8V Low-dropout 9/27 Update U30 P/N to SA00003K410 voltage regulator (LDO). +I DO OUT 3 3V 0_0402_5% AVDD_3.3 pinis output of internal LDO. NOT connect +3VALW 0 0 0402 5% R558
To support Wake-on-lack or Wake-on-Ring the CODEC VAUX_3.3 & VDD_IO pins must be powerd by a rail that is not removed unless AC power is removed.

*DSH page42 has more detail. 9/28 Change to R879 for 21Z +CLASSD_5VS +3VS 0 0 0402 5% 2 N 1 R560 0_0402_5% 2 PS61 10K only needed if supply to VAUX_3.3 is removed during system re-start. 1 R562 2 @ Layout Note:Path from +5VS to LPWR_5.0 RPWR_5.0 must be very low resistance (<0.01 ohms) <14> HDA_RST_AUDIO# HDA_RST_AUDIO# <14> HDA_BITCLK_AUDIO HDA_BITCLK_AUDIO #50 88 83 5 FT Please bypass caps very close to device. <14> HDA_SYNC_AUDIO _____HDA_SYNC_AUDIO 8/10 update R564 1 2 5.11K 0402 1% HDA BITCLK AUDIO R Sense resistors must be 0 0402 5% 2 R578 5 BIT_CLK SYNC SDATA_IN SDATA_OUT SENSE connected same power 1 R566, 2 33 0402 5% 6 2N7002H_SOT23-3 <14> HDA SDIN0 < that is used for VAUX_3.3 PC_BEEP 2.2K 0402 5% O+MICBIASC F1669 @ 2 R570 ______100_0402_1% EXT_MIC_R <43> External MIC 0_0402_5% 100 0402 194 0 0402 5% 1 2 R572 EC MUTE# 2 1 38 37 GPIO0/EAPD# GPIO1/SPK_MUTE# Changed from 5.1ohm to 15ohm for "zi zi"noise. EAPD active low Internal SPEAKER 0=power down ex AMP 1 2 C638 1U_0603_10V4Z 1 2 0.1U 0402 16V4Z 1=power up ex AMP C640 @ 1 2 0.1U_0402_16V4Z R576 @ Q +3VS @ R351 4.7K_0402_5% 1 2 0_0402_5% →MICRIASR 1 2 0_0402_5% HDA RST AUDIO# R579 @ 1 0 0402 5% 100P_0402_50V8J 1 2 2.2U 0603 6.3V4Z GNDA 8/10 update 8/10 update for vendor suggestion 0_0402_5% R598 2 1 @ FBMA-L11-160808-121LMA30T wide 20MIL D17 RB751V_SOD323 EC Beep 1 2 PC BEEP C645 0.1U 0402 16V4Z ICH Beep <14> HDA_SPKR ____ 33_0402_5% FBMA-L11-160808-121LMA30T D30 RB751V_SOD323 R585 10K_0402_5% PC Beep ACES 882 FBMA-I 11-160808-121I MA30T 8/24 update 10/08 update Security Classification Compal Secret Data Compal Electronics,Ltd. FBMA-L11-160808-121LMA30T Issued Date Deciphered Date CX20671 Codec THIS DEET OF ENGREENING CHAMPACE, IS THE PROPRETANT PROCESTLY OF COUPAL ELECTRONICS, MC. AND CHAMBAC CONTRIBUTION AND THIS DEET OF ENGREENING THE CHAMBACTH. THIS SHEET INVOKATION FOR THIS SHEET OF THE CHAMBACTH THIS SHEET INFORMATION OF THIS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, MC. NEITHER THIS SHEET FING THE INFORMATION IT CONTRIBUTION ANY THE USE BY BY OR DISCLUSED TO ANY THIRD PARTY WITHOUT PRIOR WHITTEN CONSIST OF COMPALE ELECTRONICS, MC. NEITHER THIS SHEET FING THE INFORMATION IT CONTRIBUTION OF THE PROPERTY OF COMPALE ELECTRONICS, MC. LA-6751P




FOR EC 128KB SPI ROM (150mil PACKAGE) SA00003FL10 SA00003JD00











Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date 2010/07/12 Deciphered Date 2012/07/11				Title	LED/EC CDI DOM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL					LED/EC SPI ROM	Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS					LA-6751P	0.2
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						$\overline{}$







Power Bottom Board Conn. 8pin


EMIREQUEST 1ST = SCA00000E00


2ST = SCA00000R00
































Version change list (P.I.R. List) Page 1 of 1 for PWR Reason for change PG# Modify List Phase Date Add PC323 To reduce charger ripple DVT 2010.08.15 1 Change +VGA_PCIE enable signal from PX_MODE to PE_GPIO1 PR804:120K 2 2010.08.15 PR831, PR801, PR825 UN-POP HW request for power sequence DVT PR824:47K PC819:0.2uF 2010.08.15 Change Vboot setting Change PR942 as 4.32K 3 2010.08.15 DVT Change OCP setting Change PR958 as 1.47K Add PC955 for loadline adjust Add PC955 2010.08.15 DVT Add PR718, PR832 2010.09.29 PVT Reserve pull low resistor Remove PJ802, PJ803 2010.09.29 PVT 7 Remove jump Pop PR222, PR208, PH202, PR221, PQ204 2010.09.29 PVT Adapter protect circuit 8 Un-Pop PR223, PR203

Remove PJ301

Add PL302 and reserve PC324

EMI Request

9

10


11

12 13 14

15 16 17

Security Classification	Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	PIR (PWR)					
HIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPIDENTIAL NO TRADE SCREEN ENGRANATION. THIS SHEET MAY NOT BE TRANSFERDE FROM THE USET TOY OF THE COMPETENT DIVISION OF TRAD REPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WHITTEN CONSENT OF COMPAL ELECTRONICS. IX.				Size Di Custom	PIWG1/G2	Re				

2010.09.29 PVT



	Security Classification	Compal Secret Data				Compal Electronics, Inc.						
	Issued Date 2010/07/12 Deciphered Date 2012/07/11			Title	'n							
Ī	THIS SHEET OF ENGINEERING DRAWING IS THE PROPPHETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPATION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. HEITHER THIS SHEET NOT THE INFORMATION TO CONTAINS THIS SHEET OF THE SHEET THE SHEET THE OF CONTAINS THE SHEET HOS THE NOTE OF THE SHEET THE SHE					Power sequence						
						Document Number					Rev	
						LA-6751P					0.2	
	MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
					Date:	Friday, November 26, 2010	Sheet	55	of	59		

