# LCFC Confidential

ACLUA M/B Schematics Document

Intel Haswell/Broadwell U-Processor with DDRIIIL + NV (N15V-GM/N15S-GT) GPU

2013-12-26

REV:0.3

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Cover Page

Size	Document Number		Rev
Custom		ACLUA	1.0
Date:	Thursday, December 26, 2013	Sheet 1 of 59	

LCFC confidential   File Name : ACLUA

NV (N15V-GM/N15S-GT)
GB2B-64 Package
Page 18~28   *PCIe Port5*

VRAM 256/128*16

DDR3L*8 4GB/2GB/1GB
Page 24~27

PCI-Express
4x Gen2

Memory BUS (DDR3L)
Dual Channel

DDR3L-SO-DIMM X2
Page 14,15

1.35V DDR3L 1600 MT/s

UP TO 8G x 2

HDMI Conn.
Page 34   HDMI

USB Left

USB 3.0 1x   USB 3.0 Port1
                  USB 2.0 Port1

USB 2.0 2x
VGA Conn.
Page 36   DP to VGA   DPx2 Lane   USB 2.0 Port2   Page 41
                Page 35   *Parade PS8613*

eDP Conn   eDP x2 Lane

Int. Camera   USB2.0 1x   USB 2.0 1x   *Touch Screen*
USB2.0 Port5   Page 33   *USB2.0 Port4*

Int. MIC Conn.

Page 33

Intel   MCP

Haswell U 15W /
Broadwell U 15W

BGA-1168
40mm*24mm

USB2.0 1x   *USB Right*
                 USB2.0 Port0

SATA HDD   SATA Gen3
Page 42   *SATA Port0*

SATA ODD   SATA Gen1   USB2.0 1x   *Cardreader Realtek*   *SD/MMC Conn.*
Page 42   *SATA Port1*   *RTS5170*   *USB2.0 Port3*
                                                                            USB Board

USB 2.0 1x   *NGFF Card*
                 WLAN&BT
LAN Realtek   PCIe 1x   PCIe 1x
RJ45 Conn.   *PCIe Port4*
Page 38   RTL8111GUL (1G)   *USB2.0 Port6*
           RTL8106EUL (10M/100M)   Page 40
           Page 37   *PCIe Port3*

                 HD Audio   SPI BUS   *SPI ROM*
                                                 8MB   Page 07

Page 3~13

Codec   *SPI ROM 4MB*
Conexant CX20752   SPK Conn.   *for reserve*   Page 07
Page 43   Page 43

Sub-board (for 14")

POWER BOARD

USB Board

HP&Mic Combo Conn.

USB Board

EC
ITE IT8586E-LQFP
Page 44

Touch Pad   Int.KBD   *Thermal Sensor*
Page 45   Page 45   *NCT7718W*
                                 Page 39

Sub-board (for 15")

POWER BOARD

USB Board

ODD Board

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW / +5VALW	+3VALW_PCH	+1.35V	+5VS / +3VS / +1.5VS / +1.35VS / +1.05VS / +0.675VS CPU_CORE / +VGA_CORE / +3VGS / +1.8VGS / +1.35VGS / +0.95VGS
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

	USB 2.0 EHCI1		USB 3.0 XHCI
0	USB Port (Right Side)		
1	USB Port1 (Left Side)	1	USB Port1 (Left Side)
2	USB Port2 (Left Side)	2	
3	Cardreader	3	
4	TOUCH PANEL	4	
5	Camera		
6	NGFF(WLAN)		
7			

BOM Structure Table

BOM Structure	BTO Item
@	Not stuff
14@	For 14" part
15@	For 15" part
100M@	100M LAN Part
GIGA@	GIGA LAN Part
OPT@	Discrete GPU SKU part
N15SGT@	For N15S-GT GPU part
N15VGM@	For N15V-GM part
GC6@	GC62.0 support part
RANKA@	For VRAM RankA part
RANKB@	For VRAM RankB part
UMA@	UMA SKU part
TS@	For support touch panel sku part
AOAC@	AOAC support part
ME@	ME part(connector, hole)

PCIE PORT LIST

Port	Device
1	
2	
3	LAN
4	WLAN
5	Discrete GPU
6	

SMBUS Control Table

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module	charger
EC_SMB_CK1 / EC_SMB_DA1	IT8586E +3VALW	X	V	V +3VALW	X	X	X	X	X	V
EC_SMB_CK2 / EC_SMB_DA2	IT8586E +3VS	V +3VGS	X	V +3VS	X	X	V +3VS	V +3VALW_PCH	X	X
PCH_SMB_CLK / PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	V +3VS	V +3VS	X	V +3VALW_PCH	X	X

EC SM Bus1 address

Device	Address
Smart Battery	0X16
Charger	0001 0010 b

EC SM Bus2 address

Device	Address
Thermal Sensor NCT7718W	1001_100xb
VGA	0x41(default)
PCH	need to update

PCH SM Bus address

Device	Address
DDR DIMMA	1010 000Xb
DDR DIMMB	1010 010Xb
Wlan	Rsvd

Security Classification		LC Future Center Secret Data			Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05		Notes List

Size: Custom | Document Number | ACLUA | Rev 1.0

Date: Thursday, December 26, 2013 | Sheet 3 of 59

LCFC

UC1A HSW_ULT_DDR3L

HDMI D2 34 HDMI_TX2- HDMI_TX2- C54 DDI1_TXN0
34 HDMI_TX2+ HDMI_TX2+ C55 DDI1_TXP0
HDMI D1 34 HDMI_TX1- HDMI_TX1- B58 DDI1_TXN1
34 HDMI_TX1+ HDMI_TX1+ C58 DDI1_TXP1
HDMI D0 34 HDMI_TX0- HDMI_TX0- B55 DDI1_TXN2
34 HDMI_TX0+ HDMI_TX0+ A55 DDI1_TXP2
HDMI CLK 34 HDMI_CLK- HDMI_CLK- A57 DDI1_TXN3
34 HDMI_CLK+ HDMI_CLK+ B57 DDI1_TXP3

DDI EDP

DP TO VGA Converter 35 VGA_TX0- VGA_TX0- C51 DDI2_TXN0
35 VGA_TX0+ VGA_TX0+ C50 DDI2_TXP0
35 VGA_TX1- VGA_TX1- C53 DDI2_TXN1
35 VGA_TX1+ VGA_TX1+ B54 DDI2_TXP1
C49 DDI2_TXN2
B50 DDI2_TXP2
A52 DDI2_TXN3
B52 DDI2_TXP3

C45 EDP_TXN0 CPU_EDP_TX0- CPU_EDP_TX0- 33
B46 EDP_TXP0 CPU_EDP_TX0+ CPU_EDP_TX0+ 33
A47 EDP_TXN1 CPU_EDP_TX1- CPU_EDP_TX1- 33
B47 EDP_TXP1 CPU_EDP_TX1+ CPU_EDP_TX1+ 33
C47 EDP_TXN2
C46 EDP_TXP2
C49 EDP_TXN3
B49 EDP_TXP3
A45 EDP_AUXN CPU_EDP_AUX# CPU_EDP_AUX# 33
B45 EDP_AUXP CPU_EDP_AUX CPU_EDP_AUX 33
+VCCIOA_OUT
D20 EDP_RCOMP EDP_COMP RC1 1 2 24.9_0402_1%
A43 EDP_DISP_UTIL LCD_BKLT_CTRL_R RC2 1 2 0_0402_5% INVT_PWM 33

+VCCIOA_OUT & EDP_COMP :
Trace Width: 20mil
Space: 25mil
Max length: 100mil

1 OF 19

HASWELL-ULT-DDR3L_BGA1168

UC1I HSW_ULT_DDR3L

+3VS
RPC19
DDPC_CLK 1 8
DDPC_DATA 2 7
DDPB_CLK 3 6
DDPB_DATA 4 5
2.2K_0804_8P4R_5%

33 PCH_EDP_PWM PCH_EDP_PWM B8 EDP_BKLCTL DDPB_CTRLCLK B9 DDPB_CLK DDPB_CLK 34
33 PCH_ENBKL PCH_ENBKL A9 EDP_BKLEN DDPB_CTRLDATA C9 DDPB_DATA DDPB_DATA 34
33 PCH_ENVDD PCH_ENVDD C6 EDP_VDDEN DDPC_CTRLCLK D9 DDPC_CLK
eDP SIDEBAND DDPC_CTRLDATA D11 DDPC_DATA

DDPx_CTRLDATA
The signal has a weak internal pull-down.
H Port is detected.
L Port is not detected.

PCI_PIRQA# U6 PIRQA/GPIO77
PCI_PIRQB# P4 PIRQB/GPIO76
PCI_PIRQC# N4 PIRQC/GPIO79
PCI_PIRQD# N2 PIRQD/GPIO80
@ PAD TC1 AD4 PME
PCIE

DDPB_AUXN C5 VGA_AUX# VGA_AUX# 35
DDPC_AUXN B6 VGA_AUX VGA_AUX 35
DDPB_AUXP B5
DDPC_AUXP A6
DISPLAY

9 BOARD_ID3 BOARD_ID3 U7 GPIO55
19 GPIO52 L1 GPIO52
PXS_PWREN_R L3 GPIO54
PXS_RST#_R R5 GPIO51
19 GPIO53 GPIO53 L4 GPIO53

DDPB_HPD C8 HDMI_HPD HDMI_HPD 34
DDPC_HPD A8 VGA_HPD VGA_HPD 35
EDP_HPD D6 EDP_HPD

9 OF 19

HASWELL-ULT-DDR3L_BGA1168

21,58 PXS_PWREN PXS_PWREN RC7 1 2 QPT@2 1K_0402_5%
19 PXS_RST# PXS_RST# RC8 1 2 QPT@2 0_0402_5%

44 VGA_GATE# RC1701 1 2 QC13 2N7002KW_SOT323-3
0_0402_5%
CC96 .1U_0402_10V6-K

RC37 100K_0402_5%
After confirm with vendor, HPD
has internal pull-down ~100K at
PS8613, just reserve in case.
RC37 can be removed next phase
if no issue.

+3VS
RPC1
PCI_PIRQA# 1 8
PCI_PIRQB# 2 7
PCI_PIRQC# 3 6
PCI_PIRQD# 4 5
10K_0804_8P4R_5%

+3VS +3VS
RC9 1M_0402_5%
EDP_HPD QC4 2N7002KW_SOT323-3
CPU_EDP_HPD 33
RC13 100K_0402_5%
RC16 1 2 0_0402_5%

+3VS
N15VGM@
RC10 1 2 10K_0402_5% GPIO52
RC11 1 2 10K_0402_5% GPIO53
RC14 1 2 10K_0402_5% PXS_PWREN_R
RC15 1 2 10K_0402_5% PXS_RST#_R

Reserve for NV GPU
RC27 1 2 10K_0402_5% GPIO52
RC30 1 2 10K_0402_5% GPIO53

RC17 2 1 100K_0402_5% PXS_PWREN_R
RC18 2 1 100K_0402_5% PXS_RST#_R

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	MCP (DDI,EDP)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013 Sheet 4 of 59

LCFC

MCP (MISC, THERMAL, JATG)

UC1C   HSW_ULT_DDR3L

DDR CHANNEL A

HASWELL-ULT-DDR3L_BGA1168

Left channel A signals (UC1C):

Net	Pin
DDRA_DQ0	AH63
DDRA_DQ1	AH62
DDRA_DQ2	AK63
DDRA_DQ3	AK62
DDRA_DQ4	AH61
DDRA_DQ5	AH60
DDRA_DQ6	AK61
DDRA_DQ7	AK60
DDRA_DQ8	AM61
DDRA_DQ9	AM62
DDRA_DQ10	AP63
DDRA_DQ11	AP62
DDRA_DQ12	AM61
DDRA_DQ13	AM60
DDRA_DQ14	AP61
DDRA_DQ15	AP60
DDRB_DQ0	AP58
DDRB_DQ1	AR58
DDRB_DQ2	AM57
DDRB_DQ3	AL58
DDRB_DQ4	AR57
DDRB_DQ5	AP57
DDRB_DQ6	AN57
DDRB_DQ7	AM55
DDRB_DQ8	AY55
DDRB_DQ9	AR55
DDRB_DQ10	AV55
DDRB_DQ11	AM54
DDRB_DQ12	AL55
DDRB_DQ13	AK55
DDRB_DQ14	AV56
DDRB_DQ15	AN54

Port inputs (left):
- 14 DDRA_DQ[0..15]
- 15 DDRB_DQ[0..15]
- 14 DDRA_DQ[16..31]
- 15 DDRB_DQ[16..31]

Pin names column (SA):
SA_DQ0 ... SA_DQ63, SA_DQSN0..SA_DQSN7, SA_DQSP0..SA_DQSP7, SM_VREF_CA, SM_VREF_DQ0, SM_VREF_DQ1

Right side of UC1C:

Pin	Net
AU37	SA_CLK#0
AV37	SA_CLK0
AW36	SA_CLK#1
AY36	SA_CLK1
AU43	SA_CKE0
AW43	SA_CKE1
AY42	SA_CKE2
AY43	SA_CKE3
AP62	SA_CS#0
AR32	SA_CS#1
AP32	SA_ODT0
AY34	SA_RAS
AW34	SA_WE
AU34	SA_CAS
AU35	SA_BA0
AV35	SA_BA1
AY41	SA_BA2
AU36	SA_MA0 / DDRA_MA0
AY37	SA_MA1 / DDRA_MA1
AR38	SA_MA2 / DDRA_MA2
AP36	SA_MA3 / DDRA_MA3
AU39	SA_MA4 / DDRA_MA4
AR36	SA_MA5 / DDRA_MA5
AV40	SA_MA6 / DDRA_MA6
AV39	SA_MA7 / DDRA_MA7
AY39	SA_MA8 / DDRA_MA8
AU40	SA_MA9 / DDRA_MA9
AP35	SA_MA10 / DDRA_MA10
AW41	SA_MA11 / DDRA_MA11
AW56	SA_MA12 / DDRA_MA12
AR35	SA_MA13 / DDRA_MA13
AV48	SA_MA14 / DDRA_MA14
AU42	SA_MA15 / DDRA_MA15
AJ61	SA_DQSN0 / DDRA_DQS#0
AN62	SA_DQSN1 / DDRB_DQS#0
AM58	SA_DQSN2 / DDRA_DQS#1
AM55	SA_DQSN3 / DDRB_DQS#1
AV57	SA_DQSN4 / DDRA_DQS#2
AV53	SA_DQSN5 / DDRB_DQS#3
AL43	SA_DQSN6 / DDRA_DQS#3
AL48	SA_DQSN7 / DDRB_DQS#3
AJ62	SA_DQSP0 / DDRA_DQS0
AN61	SA_DQSP1 / DDRA_DQS1
AN58	SA_DQSP2 / DDRB_DQS0
AN55	SA_DQSP3 / DDRB_DQS0
AW57	SA_DQSP4 / DDRA_DQS2
AW53	SA_DQSP5 / DDRA_DQS3
AL42	SA_DQSP6 / DDRB_DQS2
AL49	SA_DQSP7 / DDRB_DQS3
AP49	SM_VREF_CA
AR51	SM_VREF_DQ0
AP51	SM_VREF_DQ1

Output ports (channel A):
- DDRA_CLK0# 14
- DDRA_CLK0 14
- DDRA_CLK1# 14
- DDRA_CLK1 14
- DDRA_CKE0 14
- DDRA_CKE1 14
- DDRA_CS0# 14
- DDRA_CS1# 14
- TC19   PAD @
- DDRA_RAS# 14
- DDRA_WE# 14
- DDRA_CAS# 14
- DDRA_BS0# 14
- DDRA_BS1# 14
- DDRA_BS2# 14
- DDRA_MA[0..15] 14
- DDR_SM_VREFCA 14
- DDR_SA_VREFDQ 14
- DDR_SB_VREFDQ 15

SMVREF
WIDTH: 20MIL
SPACING: 20MIL

- DDRA_DQS#[0..7] 14
- DDRA_DQS[0..7] 14

UC1D   HSW_ULT_DDR3L

DDR CHANNEL B

4 OF 19

HASWELL-ULT-DDR3L_BGA1168

Port inputs (center):
- 14 DDRA_DQ[32..47]
- 15 DDRB_DQ[32..47]
- 14 DDRA_DQ[48..63]
- 15 DDRB_DQ[48..63]

Right side of UC1D (SB):

Pin	Net
AM38	SB_CK#0
AN38	SB_CK0
AK38	SB_CK#1
AL38	SB_CK1
AY49	SB_CKE0
AU50	SB_CKE1
AW49	SB_CKE2
AV50	SB_CKE3
AM32	SB_CS#0
AK32	SB_CS#1
AL32	SB_ODT0
AM35	SB_RAS
AK35	SB_WE
AM33	SB_CAS
AL35	SB_BA0
AM36	SB_BA1
AL49	SB_BA2
AP40	SB_MA0 / DDRB_MA0
AM40	SB_MA1 / DDRB_MA1
AP42	SB_MA2 / DDRB_MA2
AR42	SB_MA3 / DDRB_MA3
AR45	SB_MA4 / DDRB_MA4
AP45	SB_MA5 / DDRB_MA5
AW46	SB_MA6 / DDRB_MA6
AY46	SB_MA7 / DDRB_MA7
AU46	SB_MA8 / DDRB_MA8
AW36	SB_MA9 / DDRB_MA9
AV47	SB_MA10 / DDRB_MA10
AV47	SB_MA11 / DDRB_MA11
AK33	SB_MA12 / DDRB_MA12
AR46	SB_MA13 / DDRB_MA13
AV46	SB_MA14 / DDRB_MA14
AP46	SB_MA15 / DDRB_MA15
AW30	SB_DQSN0 / DDRA_DQS#4
AV26	SB_DQSN1 / DDRB_DQS#5
AN28	SB_DQSN2 / DDRB_DQS#5
AN25	SB_DQSN3 / DDRA_DQS#5
AW22	SB_DQSN4 / DDRB_DQS#7
AV18	SB_DQSN5 / DDRA_DQS#7
AN21	SB_DQSN6 / DDRB_DQS#6
AN18	SB_DQSN7 / DDRB_DQS#6
AV30	SB_DQSP0 / DDRA_DQS4
AW26	SB_DQSP1 / DDRB_DQS5
AN28	SB_DQSP2 / DDRB_DQS5
AN25	SB_DQSP3 / DDRA_DQS6
AW18	SB_DQSP4 / DDRB_DQS7
AN21	SB_DQSP5 / DDRA_DQS7
AU18	SB_DQSP6 / DDRB_DQS6

Output ports (channel B):
- DDRB_CLK0# 15
- DDRB_CLK0 15
- DDRB_CLK1# 15
- DDRB_CLK1 15
- DDRB_CKE0 15
- DDRB_CKE1 15
- DDRB_CS0# 15
- DDRB_CS1# 15
- TC20   PAD @
- DDRB_RAS# 15
- DDRB_WE# 15
- DDRB_CAS# 15
- DDRB_BS0# 15
- DDRB_BS1# 15
- DDRB_BS2# 15
- DDRB_MA[0..15] 15
- DDRB_DQS#[0..7] 15
- DDRB_DQS[0..7] 15

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date 2013/08/05	MCP (DDR3L)

Size: Custom   Document Number   ACLUA   Rev 1.0

Date: Thursday, December 26, 2013   Sheet 6 of 59

LCFC

CRYSTAL
1, Space 15MIL
2, No trace under crystal
3, Place on oppsosit side of MCP for temp influence

RTC_X1
RC32 2 1 10M_0402_5% RTC_X2
YC1 1 2
32.768KHZ_12.5PF_200458-PG14
CC4 15P_0402_50V8J
CC5 18P_0402_50V8J

VCCRTC
CC3 1U_0402_10V6K
JME1 SHORT PADS @
RC33 1 2 20K_0402_1% SRTC_RST#
RC34 1 2 20K_0402_1% RTC_RST#
CC6 1U_0402_10V6K
JCMOS1 SHORT PADS @

VCCRTC
RC39 2 1 1M_0402_5% RTC_X1 AW5
RTC_X2 AY5
RC41 2 1 330K_0402_5% SM_INTRUDER# AU6
INTRVMEN AV7
SRTC_RST# AV6
RTC_RST# AU7

INTRVMEN
★ H Integrated VRM enable (Default)
   L Integrated VRM disable
   (INTRVMEN should always be pull high.)

+3VALW_PCH
RC47 2 1 1K_0402_5% HDA_SDOUT

HDA_SDO This signal has a weak internal pull-down.
★ 0 = Enable security measures defined in the Flash Descriptor.
   1 = Disable Flash Descriptor Security(override). This strap
   should only be asserted high during external pull-up in
   manufacturing/debug environments ONLY.

For EMI
HDA_SDIN0
CC7 10P_0402_50V8J

43 HDA_BITCLK_AUDIO RC42 2 1 33_0402_5% HDA_BCLK AW8
43 HDA_SYNC_AUDIO RC43 2 1 33_0402_5% HDA_SYNC AV11
43 HDA_RST_AUDIO# RC44 2 1 33_0402_5% HDA_RST# AU8
43 HDA_SDIN0 AY10
43 HDA_SDOUT_AUDIO RC45 2 1 33_0402_5% HDA_SDOUT AU10
44 ME_FLASH RC46 2 1 0_0402_5% @
TC21 TC22 TC23

UC1E
HSW_ULT_DDR3L

RTC

AUDIO

SATA

JTAG

HDA_BCLK/I2S0_SCLK
HDA_SYNC/I2S0_SFRM
HDA_RST/I2S_MCLK
HDA_SDI0/I2S0_RXD
HDA_SDI1/I2S1_RXD
HDA_SDO/I2S0_TXD
HDA_DOCK_EN/I2S1_TXD
HDA_DOCK_RST/I2S1_SFRM
I2S1_SCLK

TC24 1 PCH_JTAG_TRST# AU62 PCH_TRST
TC25 1 PCH_JTAG_TCK AE62 PCH_TCK
TC26 1 PCH_JTAG_TDI AD61 PCH_TDI
TC28 1 PCH_JTAG_TDO AD62 PCH_TDO
TC30 1 PCH_JTAG_TMS AL11 PCH_TMS
TC32 1 AC8 RSVD1
TC33 1 PCH_JTAGX AE63 RSVD2
TC34 1 AV2 JTAGX RSVD0

SATA_RN0/PERN6_L3 J5 SATA_PRX_DTX_N0 42
SATA_RP0/PERP6_L3 H5 SATA_PRX_DTX_P0
SATA_TN0/PETN6_L3 B15 SATA_PTX_DRX_N0
SATA_TP0/PETP6_L3 A15 SATA_PTX_DRX_P0
SATA_RN1/PERN6_L2 J8 SATA_PRX_DTX_N1 42
SATA_RP1/PERP6_L2 H8 SATA_PRX_DTX_P1
SATA_TN1/PETN6_L2 A17 SATA_PTX_DRX_N1
SATA_TP1/PETP6_L2 B17 SATA_PTX_DRX_P1
SATA_RN2/PERN6_L1 J6
SATA_RP2/PERP6_L1 H6
SATA_TN2/PETN6_L1 B14
SATA_TP2/PETP6_L1 J3
SATA_RN3/PERN6_L0 F5
SATA_RP3/PERP6_L0 C5
SATA_TN3/PETN6_L0 C17
SATA_TP3/PETP6_L0 C17

SATA0GP/GPIO34 V1 SATA0GP
SATA1GP/GPIO35 U1 ODD_DETECT#
SATA2GP/GPIO36 V6 SATA2GP
SATA3GP/GPIO37 AC1 SATA3GP
SATA_IREF A12
RSVD3 L11
RSVD4 R10
SATA_RCOMP C12 RC48 2 1 3.01K_0402_1%
SATALED# U3 RC49 2 1 10K_0402_5% +3VS

ODD_DETECT# 42
+1.05VS_PSATA3PLL
IREF&RCOMP
Width: 12-15Mil
Space:12Mil
Length: 500Mil

SATA_PRX_DTX_N0 42 HDD
SATA_PTX_DRX_P0 42 ODD

HASWELL-ULT-DDR3L_BGA1168
5 OF 19

RPC2
ODD_DETECT# 1 8
SATA0GP 2 7
SATA2GP 3 6
SATA3GP 4 5
10K_0804_8P4R_5%
+3VS

+3VALW_PCH
SML0_CLK RC35 2 1 2.2K_0402_5%
SML0_DATA RC36 2 1 2.2K_0402_5%

RPC22
SMB_ALERT# 1 8
SML0_ALERT# 2 7
SML1_ALERT# 3 6
10K_0804_8P4R_5%

UC1G
HSW_ULT_DDR3L

LPC
SMBUS
SPI
C-LINK

44 LPC_AD0 AU14 LAD0
44 LPC_AD1 AW12 LAD1
44 LPC_AD2 AY12 LAD2
44 LPC_AD3 AW11 LAD3
44 LPC_FRAME# AV12 LFRAME

SMBALERT/GPIO11 AN2 SMB_ALERT#
SMBCLK AP2 PCH_SMB_CLK
SMBDATA AH1 PCH_SMB_DATA
SML0ALERT#/GPIO60 AL2 SML0_ALERT#
SML0CLK AN1 SML0_CLK
SML0DATA AK1 SML0_DATA
SML1ALERT/PCHHOT/GPIO73 AU4 SML1_ALERT#
SML1CLK/GPIO75 AU3 PCH_SML1_CLK
SML1DATA/GPIO74 AH3 PCH_SML1_DAT

44 SPI_CLK_1 RC1731 2 1 33_0402_5% SPI_CLK_R AA3 SPI_CLK
SPI_CLK RC50 2 1 15_0402_5%
44 SPI_CS0# RC51 2 1 0_0402_5% SPI_CS0#_R Y7 SPI_CS0
44 SPI_CS1# RC1741 2 1 0_0402_5% SPI_CS1#_R Y4 SPI_CS1
SPI_SI_1 RC1751 2 1 33_0402_5% AC2 SPI_CS2
44 SPI_SI RC52 2 1 15_0402_5% SPI_SI_R AA2 SPI_MOSI
44 SPI_SO RC53 2 1 15_0402_5% SPI_SO_R AA4 SPI_MISO
SPI_SO_1 RC1771 2 1 33_0402_5% SPI_WP#_R Y6 SPI_IO2
SPI_HOLD#_R AF1 SPI_IO3

CL_CLK AF2 CL_CLK
CL_DATA AD2 CL_DATA
CL_RST AF4 CL_RST

HASWELL-ULT-DDR3L_BGA1168
7 OF 19

+3V_SPI
RC60 2 1 1K_0402_5%
RC61 2 1 1K_0402_5%
SPI_WP#_R RC54 1 2 33_0402_5% SPI_WP#
SPI_HOLD#_R RC55 1 2 33_0402_5% SPI_HOLD#

+3V_SPI
RC175 2 1 1K_0402_5%
RC180 2 1 1K_0402_5%
SPI_WP#_R RC176 1 2 33_0402_5% SPI_WP#_1
SPI_HOLD#_R RC178 1 2 33_0402_5% SPI_HOLD#_1

+3VALW_PCH RC1711 2 1 0_0402_5% +3V_SPI
+3VS RC1721 2 1 0_0402_5%

+3V_SPI
UC3
SPI_CS0# 1 CS# VCC 8
SPI_SO 2 DO HOLD# 7 SPI_HOLD#
SPI_WP# 3 WP# CLK 6 SPI_CLK
4 GND DI 5 SPI_SI
W25Q64FVSSIG_SO8
CC8 1U_0402_10V6-K

UC6
SPI_CS1# 1 CS VCC 8
SPI_SO_1 2 DO(IO1) HOLD/RST(IO3) 7 SPI_HOLD#_1
SPI_WP#_1 3 WP(IO2) CLK 6 SPI_CLK_1
4 GND DI(IO0) 5 SPI_SI_1
W25Q32FVSSIG_SO8
CC97 1U_0402_10V6-K

+3V_SPI
★ 1. If support DS3, connect to +3VS and don't support EC mirror code;
   2. If don't support DS3, connect to +3VALW_PCH and support EC mirror code.

DIMM1, DIMM2, NGFF
+3VALW_PCH +3VS +3VS
RC56 2.2K_0402_5% RC57 2.2K_0402_5% RC58 2.2K_0402_5% RC59 2.2K_0402_5%
PCH_SMB_CLK QC2A SMB_CLK_S3 14,15,40
2N7002KDWH_SOT363-6
PCH_SMB_DATA QC2B SMB_DATA_S3 14,15,40
2N7002KDWH_SOT363-6

GPU, EC, Thermal Sensor
+3VALW_PCH +3VS
RC62 2.2K_0402_5% RC63 2.2K_0402_5%
PCH_SML1_CLK QC3A EC_SMB_CK2 19,39,44
2N7002KDWH_SOT363-6
PCH_SML1_DAT QC3B EC_SMB_DA2 19,39,44
2N7002KDWH_SOT363-6

Security Classification
Issued Date 2013/08/08
LC Future Center Secret Data
Deciphered Date 2013/08/05

Title
MCP (RTC&AUDIO&SATA&S...BUS)
Document Number ACLUA
Rev 1.0
Date: Thursday, December 26, 2013
Sheet 7 of 59

+3VS

RPC3
10K_0804_8P4R_5%
PCIE_CLKREQ1#
PCIE_CLKREQ0#
PCIE_CLKREQ5#

RPC4
10K_0804_8P4R_5%
LAN_CLKREQ#
WLAN_CLKREQ#
SYS_RESET#
PM_CLKRUN#

RC120 1 2 10K_0402_5% GPU_CLKREQ#

RC71 2 1 1M_0402_5%
YC2
GND1 OSC2
OSC1 GND2
24MHZ_6PF_7V24000032
XTAL24_IN
XTAL24_OUT
CC12 4.7P_0402_50V8-J
CC11 4.7P_0402_50V8-J

UC1F HSW_ULT_DDR3L

C43 CLKOUT_PCIE_N0
C42 CLKOUT_PCIE_P0
U2 PCIECLKRQ0/GPIO18
PCIE_CLKREQ0#
B41 CLKOUT_PCIE_N1
A41 CLKOUT_PCIE_P1
Y5 PCIECLKRQ1/GPIO19
PCIE_CLKREQ1#
C41 CLKOUT_PCIE_N2
B42 CLKOUT_PCIE_P2
AD1 PCIECLKRQ2/GPIO20
B38 CLKOUT_PCIE_N3
C37 CLKOUT_PCIE_P3
N1 PCIECLKRQ3/GPIO21
A39 CLKOUT_PCIE_N4
B39 CLKOUT_PCIE_P4
U5 PCIECLKRQ4/GPIO22
B37 CLKOUT_PCIE_N5
A37 CLKOUT_PCIE_P5
T2 PCIECLKRQ5/GPIO23

CLOCK
SIGNALS

A25 XTAL24_IN
B25 XTAL24_OUT
K21 RSVD5
M21 RSVD6
C26 DIFFCLK_BIASREF
C35 TESTLOW_C35 MCP_TESTLOW1
C34 TESTLOW_C34 MCP_TESTLOW2
AK8 TESTLOW_AK8 MCP_TESTLOW3
AL8 TESTLOW_AL8 MCP_TESTLOW4
AN15 CLKOUT_LPC_0
AP15 CLKOUT_LPC_1 CLK_PCI_EC_R
B31 CLKOUT_ITPXDP
B35 CLKOUT_ITPXDP_P

+1.05VS_PLPTCLKPLL
DIFFCLK_BIASREF
Width: 12-15Mil
Space:12Mil
Length: 500Mil
RC72 2 1 3.01K_0402_1%

RC73 2 1 22_0402_5% CLK_PCI_EC 44

RPC5 10K_0804_8P4R_5%
MCP_TESTLOW1
MCP_TESTLOW2
MCP_TESTLOW3
MCP_TESTLOW4

6 OF 19
HASWELL-ULT-DDR3L_BGA1168

PCIE CLK2 LAN 37 CLK_PCIE_LAN#
37 CLK_PCIE_LAN
37 LAN_CLKREQ#
PCIE CLK3 WLAN 40 CLK_PCIE_WLAN#
40 CLK_PCIE_WLAN
40 WLAN_CLKREQ#
PCIE CLK4 GPU 19 CLK_PCIE_GPU#
19 CLK_PCIE_GPU
19 GPU_CLKREQ#

CLK_PCIE_LAN#
CLK_PCIE_LAN
LAN_CLKREQ#
CLK_PCIE_WLAN#
CLK_PCIE_WLAN
WLAN_CLKREQ#
CLK_PCIE_GPU#
CLK_PCIE_GPU
GPU_CLKREQ#

PCIE_CLKREQ5#

+3VALW
RC74 1 2 10K_0402_5% AC_PRESENT_R
RC75 1 2 10K_0402_5% PCH_GPIO72
RC76 1 2 10K_0402_5% WAKE#

+3VALW_PCH
RC78 1 2 10K_0402_5% SUSWARN#_R
RC90 1 2 10K_0402_5% PCH_GPIO72

VCCRTC
RC77 330K_0402_5%
DSWODVREN
RC80 330K_0402_5%

RC182 1 2 0_0402_5% EC_RSMRST#

DSWODVREN - On Die DSW VR Enable
★ H Enable
L Disable

UC1H HSW_ULT_DDR3L
SYSTEM POWER MANAGEMENT

Reserve for DS3
44 SUSACK# RC79 1 2 0_0402_5% SUSACK#_R AK2 SUSACK
SYS_RESET# AC3 SYS_RESET
44 SYS_PWROK RC139 1 2 0_0402_5% SYS_PWROK AG2 SYS_PWROK
10,44 PCH_PWROK RC126 1 2 0_0402_5% PCH_PWROK_R AY7 PCH_PWROK
RC83 1 2 0_0402_5% APWROK AB5 APWROK
19,37,40,44 PLT_RST# RC84 1 2 0_0402_5% PLT_RST#_R AG7 PLTRST

44 EC_RSMRST# RC85 1 2 0_0402_5% PCH_RSMRST#_R AW6 RSMRST
44 SUSWARN# RC86 1 2 0_0402_5% SUSWARN#_R AV4 SUSWARN/SUSPWRDNACK/GPIO30
44 PBTN_OUT# RC87 1 2 0_0402_5% PBTN_OUT#_R AL7 PWRBTN
AC_PRESENT_R AJ8 ACPRESENT/GPIO31
PCH_GPIO72 AN4 BATLOW/GPIO72
TC38 @ PAD 1 AF5 SLP_S0
TC39 @ PAD 1 AM5 SLP_WLAN/GPIO29

AW7 DSWVRMEN DSWODVREN
AV5 DPWROK PCH_DPWROK_R RC81 1 2 0_0402_5% Reserve for DS3
AJ5 WAKE# WAKE#_R RC82 1 2 0_0402_5% DPWROK_EC 44
PCIE_WAKE# 9,37,40,44

V5 CLKRUN/GPIO32 PM_CLKRUN#
AG4 SUS_STAT#/GPIO61 SUS_STAT# 1 TC37
AE6 SUSCLK/GPIO62 SUSCLK SUSCLK 40
AP5 SLP_S5/GPIO63 PM_SLP_S5# 44

AJ6 SLP_S4 PM_SLP_S4#_R RC140 1 2 0_0402_5% PM_SLP_S4# 44
AT4 SLP_S3 PM_SLP_S3#_R RC141 1 2 0_0402_5% PM_SLP_S3# 44
AL5 SLP_A
AP4 SLP_SUS PM_SLP_SUS#_R RC89 1 2 0_0402_5% PM_SLP_SUS# 44
AJ7 SLP_LAN TC40 @ PAD Reserve for DS3

8 OF 19
HASWELL-ULT-DDR3L_BGA1168

CC104 1 2 1000P_0402_50V7K PCH_PWROK
CC103 1 2 1000P_0402_50V7K PCH_DPWROK_R
CC101 1 2 1000P_0402_50V7K
RC91 1 2 10K_0402_5% SYS_PWROK

RPC21 10K_0804_8P4R_5%
PCH_PWROK
PCH_RSMRST#_R

44 AC_PRESENT RC88 1 2 0_0402_5% AC_PRESENT_R

44,53 ACIN# QC8 2N7002KW_SOT323-3

100K_0402_5% RC92 PLT_RST#_R
100K_0402_1% RC94 PCH_DPWROK_R
1K_0402_5% RC95 SUSCLK
10K_0402_5% RC105 GPU_CLKREQ#

Title: MCP (Clock,PM)
Size: Custom
Document Number
ACLUA
Rev: 1.0
Date: Thursday, December 26, 2013 Sheet 8 of 59
LCFC

UC1J — HSW_ULT_DDR3L — HASWELL-ULT-DDR3L_BGA1168 — 10 OF 19

UC1K — HSW_ULT_DDR3L — HASWELL-ULT-DDR3L_BGA1168 — 11 OF 19

GPU PCIE5
LAN PCIE3
WLAN PCIE4

RIGHT USB (2.0)
LEFT USB (3.0)
LEFT USB (2.0)
Card reader
Touch panel
Camera
BT
LEFT USB (3.0)

OPI_RCOMP
Width 20Mil
Space 15Mil
Length 500Mil

PCIE_RCOMP&PCIE_IREF
Width 12-15Mil
Space >12Mil
Length 500Mil

USBRBIAS
Width 20Mil
Space 15Mil
Length 500Mil

GPIO15, Internal PD
1: INTEL ME TLS W/ Confidentiality
*0: INTEL ME TLS W/O Confidentiality

GPIO66, Internal 20K PD
1: Enable Top Swap Mode
*0: Disable Top Swap Mode(default)

GPIO86, Internal PD
1: LPC
*0: SPI

GPIO81, No Reboot, Internal PD
1: Enabled No Reboot Mode
*0: Disable No Reboot Mode

BOARD_ID0	BOARD_ID1	BOARD_ID2	BOARD_ID3	Description
0		Reserve	Reserve	N15S-GT single rank
1		Reserve	Reserve	N15S-GT Dual rank
	0	Reserve	Reserve	14' panel
	1	Reserve	Reserve	15' panel

Need short

+1.35V +1.35V_CPU

JC1
JUMP_43X79

UC1L   HSW_ULT_DDR3L   CPU_CORE

+1.35V_CPU
CC26 2.2U_0603_10V6-K
CC27 2.2U_0603_10V6-K
CC28 2.2U_0603_10V6-K
CC29 2.2U_0603_10V6-K

For cost down, change to X5R

CC30 10U_0603_6.3V6M
CC34 10U_0603_6.3V6M
CC35 10U_0603_6.3V6M
CC31 10U_0603_6.3V6M
CC32 10U_0603_6.3V6M
CC33 10U_0603_6.3V6M
CC41 330U_2.5V_M

VCC_SENSE
Length Match: <25Mil
Space: More Than 25Mil
GND Reference

CPU_CORE
RC127 100_0402_1%

+VCCIO_OUT   59   CPU_VCC_SENSE   RC128 1 2 0_0402_5%

CC36 4.7U_0603_10V6-K

+VCCIOA_OUT

1.35V_CPU(1.4A)
HW 4PCS 2.2UF CAP Mounted
HW 6PCS 10UF CAP Mounted
PWR 2PCS 470U Near VR Output

CPU_SVID_ALERT#_R
CPU_SVID_CLK_R
CPU_SVID_DAT_R
VCCST_PWRGD
CPU_VR_ON
CPU_VR_READY

+1.05VS   59   CPU_VR_ON

RC129 2 1 150_0402_1%   PWR_DEBUG

RC130 2 1 10K_0402_5%

+1.35V_CPU
CC37 33P_0402_50V8J
CC38 33P_0402_50V8J

For RF

VCCST(0.1A)
+1.05VS   +1.05V_VCCST

LC1 1 UPB100505T-121Y-N

CC39 22U_0805_6.3V6M
CC40 1U_0402_10V6K
CPU_CORE
CC2 33P_0402_50V8J

For RF

SVID
1, Stripline Line, No More Than 6000Mil
2, Alert# Route Between CLK and Data
3, CLK Length<Data Length<CLK Length + 2000Mil
4, Space at least 18Mil

+1.05VS
RC131 75_0402_1%
RC132 130_0402_1%
CC42 1U_0402_10V6-K

59   CPU_SVID_ALERT#   RC133 2 1 43_0402_5%   CPU_SVID_ALERT#_R
59   CPU_SVID_CLK   RC134 1 2 0_0402_5%   CPU_SVID_CLK_R
59   CPU_SVID_DAT   RC135 1 2 0_0402_5%   CPU_SVID_DAT_R

+1.05V_VCCST
RC137 1K_0402_5%
+3VALW
RC136 10K_0402_5%
VCCST_PWRGD
QC6B
2N7002KDWH_SOT363-6
CC140 1000P_0402_50V7K

8,44   PCH_PWROK   RC138 0_0402_5%
CC46 0.01U_0402_16V7K
QC6A
2N7002KDWH_SOT363-6

CPU_VR_ON
+1.05V_VCCST
RC145 10K_0402_5%
RC146 10K_0402_5%
RC147 0_0402_5%   CPU_VR_READY
CC141 100P_0402_50V8J

+3VALW
RC144 10K_0402_5%
QC7B
2N7002KDWH_SOT363-6

44,59   VR_CPU_PWROK   RC148 2 1 0_0402_5%
CC49 0.01U_0402_16V7K
QC7A
2N7002KDWH_SOT363-6

12 OF 19
HASWELL-ULT-DDR3L_BGA1168
HSW ULT POWER

+3VALW_PCH

CC50
1U_0402_10V6K

+1.05VS_VCCHSIO

VCCHSIO 1.838A

UC1M
HSW_ULT_DDR3L

K9 VCCHSIO[1]
L10 VCCHSIO[2]
M9 VCCHSIO[3]
+1.05VS
VCC1_05[1:9] 1.741A
N8 VCC1_05[1]
P9
B18 +1.05VS_PUSB3PLL VCCUSB3PLL
B11 +1.05VS_PSATA3PLL VCCSATA3PLL

HSIO

RTC
VCCSUS_3_3[5] AH11
VCCRTC AG10
DCPRTC AE7 +DCPRTC CC52 0.1U_0402_10V7K

VCCRTC
VCCRTC 1mA

CC55 CC56 CC57
VCCSPI
Y8 VCCSPI
VCCSPI 18mA

+1.05VS
CC58 0.1U_0402_10V7K

+1.05VS_POPIPLL
Y20 RSVD30
AA21 VCCAPLL[1]
W21 VCCAPLL[2]

OPI

SPI

VCCASW[1] AG14
VCCASW[2] AG13
VCCASW[1:5] 658mA

VCCHDA
VCCHDA 11mA

@ 1U_0402_10V6K CC59 +1.05VS_DCPSUS3
J13 DCPSUS3

USB3

AH14 VCCHDA

HDA

J11
VCC1_05[3] H11
VCC1_05[4] H15
VCC1_05[5] AE8
VCC1_05[6] AF22
VCC1_05[7] AG19

CORE

@ 1U_0402_10V6K CC60 +1.05VS_DCPSUS2
AH13 DCPSUS2

VRM

DCPSUSBYP[1] AG20 +PCH_DCPSUSBYP CC61 1U_0402_10V6K
DCPSUSBYP[2] AE9

+1.05VS

+3VALW_PCH
CC62 1U_0402_10V6K

VCCSUS_3_3[1:5] 65mA

VCCASW[3] AG8
VCCASW[4] AF9
VCCASW[5] AD10 +1.05VS_DCPSUS1 CC66 1U_0402_10V6K

CC67 22U_0805_6.3V6M

VCCDSW 114mA
VCCDSW3_3
AC9 VCCSUS3_3[1]
AA9 VCCSUS3_3[2]
AH10 VCCDSW3_3

GPIO/LPC

DCPSUS1[1] AD8
DCPSUS1[2]

+3VSO
CC70 1U_0402_10V6K

+3VS
VCC3_3[1:4] 41mA
V8 VCC3_3[1]
W9 VCC3_3[2]

THERMAL SENSOR
VCCTS1_5 K14 +1.5VS 1U_0402_10V6K
VCCTS1_5 3mA
VCC3_3[3] K15
VCC3_3[4] K16

CC71 22U_0805_6.3V6M

+1.05VS_PLPTVCC1P05

+1.05VS_PLPTCLKPLL

+1.05VS
J18 VCCCLK[1]
K19 VCCCLK[2]
A20 VCCACLKPLL
J17 VCCCLK[3]
T21 VCCCLK[4]
R21 VCCCLK[5]

LPT LP POWER

SERIAL IO
U8 VCCSDIO[1]
T9 VCCSDIO[2]
VCCSDIO 17mA

+3VS

CC74 1U_0402_10V7K

CC66 TC66
CC67 TC67

K18 RSVD31
M20 RSVD32
V21 RSVD33
AE20 RSVD34
AE21 VCCSUS_3_3[3] +3VALW_PCH
VCCSUS_3_3[4]

SUS OSCILLATOR
AB8 DCPSUS4 +1.05VS_DCPSUS4 CC73 1U_0402_10V6K

USB2
AC20 RSVD34
AG16 VCC1_05[8]
AG17 VCC1_05[9]

+1.05VS

CC77 1U_0402_10V6K

13 OF 19
HASWELL-ULT-DDR3L_BGA1168

+3VL
RC149 2 @ 1
0_0402_5%
VCCDSW3_3
+3VALW
RC150 2 @ 1
0_0402_5%

+3VALW_PCH
RC151 2 @ 1
0_0402_5%
VCCHDA
+3VS
RC152
0_0402_5%

+3VS
RC153 2 @ 1
0_0402_5%
VCCSPI
+3V_SPI
RC154
0_0402_5%

Need short

+1.05VS
JC2 1 2
JUMP_43X79

+1.05VS_VCCHSIO
LC2 1 2
2.2UH_CIG10W2R2MNC_20%

+1.05VS_PUSB3PLL 41mA

+1.05VS_PUSB3PLL

+1.05VS
LC3 1 2
2.2UH_CIG10W2R2MNC_20%

+1.05VS_PLPTVCC1P05 185mA

+1.05VS_PLPTVCC1P05

CC78 22U_0805_6.3V6M
CC79 22U_0805_6.3V6M
CC80 1U_0402_10V6K

CC81 22U_0805_6.3V6M
CC100 22U_0805_6.3V6M
CC82 22U_0805_6.3V6M
CC83 22U_0805_6.3V6M
CC84 1U_0402_10V6K

LC4 1 2
2.2UH_CIG10W2R2MNC_20%

+1.05VS_PSATA3PLL 42mA

+1.05VS_PSATA3PLL

LC5 1 2
2.2UH_CIG10W2R2MNC_20%

+1.05VS_PLPTCLKPLL 31mA

+1.05VS_PLPTCLKPLL

CC85 22U_0805_6.3V6M
CC86 22U_0805_6.3V6M
CC87 1U_0402_10V6K

CC88 22U_0805_6.3V6M
CC95 22U_0805_6.3V6M
CC98 22U_0805_6.3V6M
CC99 22U_0805_6.3V6M
CC89 1U_0402_10V6K

VCCDSW3_3 CC90 1 2 0.47U_0402_25V6K +PCH_DCPSUSBYP

For Intel recommend, place one 0.47uF
capacitor to address temporary inrush
current.(DOC.489999)

LC6 1 @ 2
0_0603_5%

+1.05VS_POPIPLL 57mA

+1.05VS_POPIPLL

CC91 33P_0402_50V8J

CC92 47U_0805_4V6-M
CC93 47U_0805_4V6-M
CC94 1U_0402_10V6K

For RF

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	MCP (Power2)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: ACLUA
Rev 1.0
Date: Thursday, December 26, 2013
Sheet 11 of 59

LCFC

UC1N HSW_ULT_DDR3L

14 OF 19
HASWELL-ULT-DDR3L_BGA1168

UC1O HSW_ULT_DDR3L

15 OF 19
HASWELL-ULT-DDR3L_BGA1168

UC1P HSW_ULT_DDR3L

16 OF 19
HASWELL-ULT-DDR3L_BGA1168

RC158 1 @ 2 0_0402_5%

CPU_VSS_SENSE   59

RC159
100_0402_1%

VSS_SENSE
Length Match: No More Than 25Mil
Space: More Than 25Mil
GND Reference

Security Classification		LC Future Center Secret Data			Title
Issued Date		2013/08/08	Deciphered Date	2013/08/05	*MCP (VSS)*

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom

Document Number

ACLUA

Rev 1.0

Date: Thursday, December 26, 2013   Sheet   12   of   59

LCFC

UC1Q — HSW_ULT_DDR3L

Left pins		Right pins	
DC_TEST_AY2_AW2	AY2	A3	DC_TEST_A3_B3
DC_TEST_AY3_AW3	AY3	A4	TP_DC_TEST_A4
TP_DC_TEST_AY60	AY60	A60	TP_DC_TEST_A60
DC_TEST_AY61_AW61	AY61	A61	DC_TEST_A61_B61
DC_TEST_AY62_AW62	AY62	A62	TP_DC_TEST_A62
TP_DC_TEST_B2	B2	AV1	TP_DC_TEST_AV1
DC_TEST_A3_B3	B3	AW1	TP_DC_TEST_AW1
DC_TEST_A61_B61	B61	AW2	DC_TEST_AY2_AW2
DC_TEST_B62_B63	B62	AW3	DC_TEST_AY3_AW3
	B63	AW61	DC_TEST_AY61_AW61
DC_TEST_C1_C2	C1	AW62	DC_TEST_AY62_AW62
	C2	AW63	TP_DC_TEST_AW63

TC70, TC73

DAISY_CHAIN_NCTF_AY2, DAISY_CHAIN_NCTF_AY3, DAISY_CHAIN_NCTF_AY60, DAISY_CHAIN_NCTF_AY61, DAISY_CHAIN_NCTF_AY62, DAISY_CHAIN_NCTF_B2, DAISY_CHAIN_NCTF_B3, DAISY_CHAIN_NCTF_B61, DAISY_CHAIN_NCTF_B62, DAISY_CHAIN_NCTF_B63, DAISY_CHAIN_NCTF_C1, DAISY_CHAIN_NCTF_C2

DAISY_CHAIN_NCTF_A3, DAISY_CHAIN_NCTF_A4, DAISY_CHAIN_NCTF_A60, DAISY_CHAIN_NCTF_A61, DAISY_CHAIN_NCTF_A62, DAISY_CHAIN_NCTF_AV1, DAISY_CHAIN_NCTF_AW1, DAISY_CHAIN_NCTF_AW2, DAISY_CHAIN_NCTF_AW3, DAISY_CHAIN_NCTF_AW61, DAISY_CHAIN_NCTF_AW62, DAISY_CHAIN_NCTF_AW63

TC71, TC72, TC74, TC75, TC76, TC77

17 OF 19
HASWELL-ULT-DDR3L_BGA1168

UC1R — HSW_ULT_DDR3L

TC78, TC82, TC84, TC88

AT2	RSVD35
AU44	RSVD36
AV44	RSVD37
D15	RSVD38
F22	RSVD39
H22	RSVD40
J2	RSVD41

N23	RSVD42
R23	RSVD43
T23	RSVD44
U10	RSVD45
AL1	RSVD46
AM11	RSVD47
AP7	RSVD48
AU10	RSVD49
AU15	RSVD50
AW14	RSVD51
AY14	RSVD52

TC83, TC86, TC93

18 OF 19
HASWELL-ULT-DDR3L_BGA1168

UC1S — HSW_ULT_DDR3L

Pin name	Pin	Pin	Pin name
CFG0	AC60	AV63	RSVD_TP5
CFG1	AC62	AU63	RSVD_TP6
CFG2	AC63	C63	RSVD_TP7
CFG3	AA63	C62	RSVD_TP8
CFG4	AA60	B43	RSVD58
CFG5	Y62	A51	RSVD_TP9
CFG6	Y61	B51	RSVD_TP10
CFG7	Y60	L60	RSVD_TP11
CFG8	V62	N60	RSVD59
CFG9	V61	W23	RSVD60
CFG10	V60	Y22	RSVD61
CFG11	U60	AY15	PROC_OPI_RCOMP
CFG12	T63	AV62	RSVD62
CFG13	T62	D58	RSVD63
CFG14	T61	P22	VSS342
CFG15	T60	N21	VSS343
CFG16	AA62	P20	RSVD64
CFG18	U63	R20	RSVD65
CFG17	AA61		
CFG19	U62		
CFG_RCOMP	V63		
RSVD53	A5		
RSVD54	E1		
RSVD55	D5		
RSVD56	J20		
RSVD57	H18		
TD_IREF	B12		

RESERVED

TC96, TC98, TC99, TC100, TC102, TC104, TC106, TC108, TC109, TC111, TC113, TC114, TC116, TC117, TC119, TC120, TC123, TC124, TC125, TC127, TC129, TC135

TC97, TC101, TC103, TC105, TC107, TC110, TC112, TC115, TC118, TC126

RC163 2 — 1 49.9_0402_1% CFG_RCOMP
RC166 2 — 1 8.2K_0402_1% TD_IREF

RC162 2 — 1 49.9_0402_1% PROC_OPI_COMP → PROC_OPI_RCOMP

CFG_RCOMP&TD_IREF
Width 20Mil
Space 15Mil
Length 500Mil

PROC_OPI_RCOMP
Width 20Mil
Space 15Mil
Length 500Mil

19 OF 19
HASWELL-ULT-DDR3L_BGA1168

CFG3 RC160 2 — 1 1K_0402_1%
CFG3
*1: Disable
 0: Enable, Set DFX Enabled BIT
    In Debug Interface MSR

CFG4 RC161 2 — 1 1K_0402_1%
CFG4
*L: eDP enable
 H: eDP disable

CFG0 RC164 2 — 1 1K_0402_1%
CFG1 RC165 2 — 1 1K_0402_1%
CFG8 RC167 2 — 1 1K_0402_1%
CFG9 RC168 2 — 1 1K_0402_1%
CFG10 RC169 2 — 1 1K_0402_1%

DDR3 SO-DIMM A

DDR_SA_VREFDQ   6

+1.35V

+1.35V   +1.35V

3A@1.5V

For RF

DDRA_DQ[0..63]   6
DDRA_DQS[0..7]   6
DDRA_DQS#[0..7]   6
DDRA_MA[0..15]   6

RD5 1.82K_0402_1%

RD6

+VREF_DQ_DIMMA

RD7 1.82K_0402_1%
CD@

CD4 2.2U_0603_6.3V6K
CD2 .1U_0402_10V6-K

CD3 0.022U_0402_16V7-K

RD8 24.9_0402_1%

JDDR1

OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y0J)
(10uF_0603_6.3V)*8
(1U_0402_6.3V)*4
(.1U_0402_10V6-K)*4

Layout Note:
Place near DIMM

+1.35V

CD8 CD9 CD10 CD11 CD12 CD13 CD14 CD15 10U_0603_6.3V8M
CD16 CD17 CD18 CD19 .1U_0402_10V6-K
CD56 CD57 CD58 CD59 1U_0402_6.3V6K

CD20 220U_6.3V_M

CPU_DRAMRST#   5,15

DDRA_CKE0   6
DDRA_BS2#   6
DDRA_MA12
DDRA_MA9
DDRA_MA8
DDRA_MA5
DDRA_MA3
DDRA_MA1
DDRA_CLK0   6
DDRA_CLK0#   6
DDRA_MA10   6
DDRA_BS0#   6
DDRA_WE#   6
DDRA_CAS#   6
DDRA_MA13
DDRA_CS1#   6

DDRA_CKE1   6
DDRA_CLK1   6
DDRA_CLK1#   6
DDRA_BS1#   6
DDRA_RAS#
DDRA_CS0#   6
DDRA_ODT0   5
DDRA_ODT1   5

+1.35V

Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM scoket

Trace width:20 mils
Space:20mils

RD9 1.82K_0402_1%

+VREF_CA   RD10   0_0402_5%
CD21 0.022U_0402_16V7-K
DDR_SM_VREFCA   6

+VREF_CA   15   +VREF_CA

RD11 1.82K_0402_1%

RD12 24.9_0402_1%

CD22 .1U_0402_10V6-K
CD23 2.2U_0603_6.3V6K
CD@

Layout Note:
Place near DIMM

(10U_0603_6.3V)*2
(.1U_0402_10V)*4

+0.675VS

CD24 CD25 CD26 CD27 .1U_0402_10V6-K
CD64 CD65 10U_0603_6.3V8M

+3VS   RD13   0_0402_5%

CD28 2.2U_0603_6.3V6K
CD29 .1U_0402_10V6-K
RD14   0_0402_5%

SMB_DATA_S3   7,15,40
SMB_CLK_S3   7,15,40
+0.675VS

0.654@0.75V

CD68 33P_0402_50V8J

For RF

LCN_DAN06-K4406-0103 ME@

Title: DDRIII SO-DIMM A

LCFC

Size: Custom   Document Number: ACLUA   Rev: 1.0

Date: Thursday, December 26, 2013   Sheet 14 of 59

DDR3 SO-DIMM B

Swap Table

Pin Number	Pin Name	Net Name
5	DQ0	DDRB_DQ17
7	DQ1	DDRB_DQ23
15	DQ2	DDRB_DQ18
17	DQ3	DDRB_DQ21
4	DQ4	DDRB_DQ16
6	DQ5	DDRB_DQ22
16	DQ6	DDRB_DQ19
18	DQ7	DDRB_DQ20
10	DQS#0	DDRB_DQS#2
12	DQS0	DDRB_DQS2
21	DQ8	DDRB_DQ3
23	DQ9	DDRB_DQ5
33	DQ10	DDRB_DQ6
35	DQ11	DDRB_DQ1
22	DQ12	DDRB_DQ2
24	DQ13	DDRB_DQ4
34	DQ14	DDRB_DQ0
36	DQ15	DDRB_DQ7
27	DQS#1	DDRB_DQS#0
29	DQS1	DDRB_DQS0
39	DQ16	DDRB_DQ8
41	DQ17	DDRB_DQ10
51	DQ18	DDRB_DQ14
53	DQ19	DDRB_DQ15
40	DQ20	DDRB_DQ13
42	DQ21	DDRB_DQ12
50	DQ22	DDRB_DQ9
52	DQ23	DDRB_DQ11
45	DQS#2	DDRB_DQS#1
47	DQS2	DDRB_DQS1
57	DQ24	DDRB_DQ27
59	DQ25	DDRB_DQ26
67	DQ26	DDRB_DQ28
69	DQ27	DDRB_DQ24
56	DQ28	DDRB_DQ31
58	DQ29	DDRB_DQ30
68	DQ30	DDRB_DQ29
70	DQ31	DDRB_DQ25
62	DQS#3	DDRB_DQS#3
64	DQS3	DDRB_DQS3
129	DQ32	DDRB_DQ33
131	DQ33	DDRB_DQ36
141	DQ34	DDRB_DQ39
143	DQ35	DDRB_DQ38
130	DQ36	DDRB_DQ37
132	DQ37	DDRB_DQ32
140	DQ38	DDRB_DQ35
142	DQ39	DDRB_DQ34
135	DQS#4	DDRB_DQS#4
137	DQS4	DDRB_DQS4
147	DQ40	DDRB_DQ40
149	DQ41	DDRB_DQ43
157	DQ42	DDRB_DQ42
159	DQ43	DDRB_DQ44
146	DQ44	DDRB_DQ45
148	DQ45	DDRB_DQ41
158	DQ46	DDRB_DQ46
160	DQ47	DDRB_DQ47
152	DQS#5	DDRB_DQS#5
154	DQS5	DDRB_DQS5
163	DQ48	DDRB_DQ52
165	DQ49	DDRB_DQ51
175	DQ50	DDRB_DQ50
177	DQ51	DDRB_DQ48
164	DQ52	DDRB_DQ49
166	DQ53	DDRB_DQ53
174	DQ54	DDRB_DQ54
176	DQ55	DDRB_DQ55
169	DQS#6	DDRB_DQS#6
171	DQS6	DDRB_DQS6
181	DQ56	DDRB_DQ62
183	DQ57	DDRB_DQ57
191	DQ58	DDRB_DQ59
193	DQ59	DDRB_DQ63
180	DQ60	DDRB_DQ56
182	DQ61	DDRB_DQ61
192	DQ62	DDRB_DQ58
194	DQ63	DDRB_DQ60
186	DQS#7	DDRB_DQS#7
188	DQS7	DDRB_DQS7

3A@1.5V

For RF

DDRB_DQ[0..63] 6
DDRB_DQS[0..7] 6
DDRB_DQS#[0..7] 6
DDRB_MA[0..15] 6

Layout Note: Place near DIMM
(10uF_0603_6.3V)*8
(1U_0402_6.3V)*8
(.1U_0402_10V6-K)*4

Layout Note: Place near DIMM
(10U_0603_6.3V)*2
(.1U_0402_10V)*4

CPU_DRAMRST# 5,14
+VREF_CA 14
SMB_DATA_S3 7,14,40
SMB_CLK_S3 7,14,40
+0.675VS
0.65*0.75V

LCN_DAN06-K4406-0102

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	DDRIII SO-DIMM B

Size: Custom Document Number: ACLUA Rev: 1.0
Date: Thursday, December 26, 2013 Sheet 15 of 59

LGFC

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	**Blank**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: *ACLUA*
Rev: 1.0

Date: Thursday, December 26, 2013 Sheet 16 of 59

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	**Blank**	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: ACLUA
Rev: 1.0

Date: Thursday, December 26, 2013 | Sheet 17 of 59

N15x GPIO

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	FB Enable for GC6 2.0
GPIO1	OUT	N/A	
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing---3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT	N/A	
GPIO11	OUT	-	GPU Core VDD PWM control signal
GPIO12	IN	-	AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

Performance Mode P0 TDP at Tj = 102 C* (DDR3)

Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V)	NVVDD (A)	NVVDD (W)	FBVDD (1.35V) (A)	FBVDD (1.35V) (W)	FBVDDQ (GPU+Mem) (1.35V) (A)	FBVDDQ (GPU+Mem) (1.35V) (W)	PCI Express (1.05V) (6) (mA)	PCI Express (1.05V) (6) (W)	I/O and PLLVDD (1.05V) (mA)	I/O and PLLVDD (1.05V) (W)	Other (3.3V) (mA)	Other (3.3V) (W)
N14X 128bit 2GB DDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD			TBD	TBD	TBD	TBD

N15x Multi-level Straps

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS				
STRAP2	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP3	+3VGS				
STRAP4	+3VGS				

SMBUS_ALT_ADDR

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

N15V-GM Power Sequence

1. all power rail ramp up time should be larger than 40us

1.all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

N15S-GT Power Sequence

1. all power rail ramp up time should be larger than 40us

N15x Binary Straps

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED

4 GPIO52 RV1 1 GC6@ 2 0_0402_5% FB_GC6_EN_R
4 GPIO53 RV2 1 GC6@ 2 0_0402_5% GPU_EVENT#

9 PCIE_CRX_GTX_N[0..3]
9 PCIE_CRX_GTX_P[0..3]
9 PCIE_CTX_C_GRX_N[0..3]
9 PCIE_CTX_C_GRX_P[0..3]

Part 1 of 6

UV1A

PCI EXPRESS

GPIO
DACs
I2C
CLK

FB_GC6_EN FB_GC6_EN 23
3VGS_PWR_EN 3VGS_PWR_EN 21,58
GPU_EVENT#_R
SYS_PEX_RST_MON#
VGA_ALERT#
NVVDD_PWM_VID
VGA_AC_DET_R VGA_AC_DET 44
PSI_VGA_R PSI_VGA 58

A6 Symbol update to OVER

OVERT#
WRST# 44

I2C,if not use, can be soft grounded and delete pull up resistor ---colin

Internal Thermal Sensor

Differential signal

change to BAT54A for cost down

Connect to CPU GPIO

Under GPU(below 150mils) 180ohms (ESR=0.2) Bead
PBY160808T-181Y-N_2P
Under GPU Near GPU 30ohms (ESR=0.05) Bead
PBY160808T-300Y-N_2P

8,37,40,44 PLT_RST# PLT_RST#
4 PXS_RST# PXS_RST#
74LVC1G08GW_SOT353-1-5
SYS_PEX_RST_MON#

8 CLK_PCIE_GPU
CLK_PCIE_GPU#
CLK_REQ_GPU#

8 GPU_CLKREQ#

Connect to CPU GPIO

FB_GC6_EN_R FB_GC6_EN

UV1C
Part 3 of 6

LVDS/TMDS

NC

AC3	NC105
AC4	NC106
Y4	NC107
AA3	NC108
AA2	NC109
AB1	NC110
AA1	NC111
AB2	NC112
AA4	NC113
AA5	NC114

AB5	NC115
AB4	NC116
AB3	NC117
AB2	NC118
AD3	NC119
AD2	NC120
AE1	NC121
AD1	NC122
AD4	NC123
AD5	NC124

T2	NC125
T3	NC126
T1	NC127
R1	NC128
R2	NC129
R3	NC130
N2	NC131
N3	NC132

V3	NC133
V4	NC134
U3	NC135
U4	NC136
T5	NC137
T4	NC138
R4	NC139
R5	NC140

N1	NC34
M1	NC35
M2	NC36
M3	NC37
K2	NC38
K3	NC39
K1	NC40
J1	NC41

M4	NC42
M5	NC43
L3	NC44
L4	NC45
K4	NC46

K5	NC47
J4	NC48

J5	NC49
N4	NC141
N5	NC142

P3	NC143
P4	NC144

J2	NC145
J3	NC146

H3	NC147
H4	NC148

NC (right side)

NC50	F11
NC51	AD10
NC52	AD7
FERMI_RSVD1	V5
FERMI_RSVD2	V6
NC56	G1
NC57	G2
NC58	G3
NC59	G4
NC60	G5
NC61	G6
NC62	G7
NC63	V1
NC64	V2
NC65	W1
NC66	W2
NC67	W3
NC68	W4

GENERAL

BUFRST_N — D11 — 2 RV50 1 — 10K_0402_5%
PGOOD — D10
NC71 — E10
NC72 — F10

STRAP0 — D1 — STRAP0 — STRAP0 28
STRAP1 — D2 — STRAP1 — STRAP1 28
STRAP2 — E4 — STRAP2 — STRAP2 28
STRAP3 — E3 — STRAP3 — STRAP3 28
STRAP4 — D3 — STRAP4 — STRAP4 28
NC73 — C1

MULTI_STRAP_REF0_GND — F6 — 1 RV51 2 — 40.2K_0402_1%
MULTI_STRAP_REF1_GNDMLS_REF1 — F4 — N15SGT@
MULTI_STRAP_REF_2_GND — F5

THERMDP — F12
THERMDN — E12

VDD_SENSE — F2 — VCCSENSE_VGA — VCCSENSE_VGA 58

trace width: 16mils
differential voltage sensing.
differential signal routing.

GND_SENSE — F1 — VSSSENSE_VGA — VSSSENSE_VGA 58

TEST

TESTMODE — AD9 — TESTMODE — 1 OPT@ 2 RV52 — 10K_0402_5%
JTAG_TCK — AE5 — @ — TV1
JTAG_TDI — AE6 — @ — TV2
JTAG_TDO — AF6 — @ — TV3
JTAG_TMS — AD6 — @ — TV4
JTAG_TRST_N — AG4 — 1 OPT@ 2 RV53 — 10K_0402_5%

SERIAL

ROM_CS_N — D12 — TV5
ROM_SI — B12 — ROM_SI — ROM_SI 28
ROM_SO — A12 — ROM_SO — ROM_SO 28
ROM_SCLK — C12 — ROM_SCLK — ROM_SCLK 28

N15S-GT-S-A2_FCBGA595
N15SGT@

B19 Symbol update to FBA_CMD32

Symbol update to GPIO8

N15X_Power Schematic

Near GPU +1.35VGS
Under GPU(below 150mils)

3.5A
2000mA
Near GPU
+1.05VGS
For RF

Symbol update to FBVDDQ_AON
H24/H26/J21/K21

Symbol update to 3V3_AON

PEX_IOVVDD/Q Decouling

MLCC	N15V-GM	N15S-GT
1.0uF	4	1
4.7uF	2	1
10uF	4	1
22uF	4	1

CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	42.2Ohm
FB_CAL_xTERM_GND	51.1Ohm

Change RV9 to 0ohm jump

Place near balls(Under GPU)   Place near GPU

Place near balls

UV1D Part 4 of 6

POWER

N15S-GT-S-A2_FCBGA595
N15SGT@

Pin labels:
B26 FBVDDQ_01 ... FBVDDQ_27
PEX_IOVDDQ_1 ... PEX_IOVDDQ_14
PEX_IOVDD_1 ... PEX_IOVDD_6
H24/H26/J21/K21 FBVDDQ_AON_1..4
3V3_AON_1/3V3_AON_2
3V3_MAIN_1/3V3_MAIN_2 +VDD33
FB_CAL_VDDQ
FB_CAL_GND
FB_CAL_TERM
NC149...NC161, NC76...NC80
PEX_PLL_HVDD_1/2
PEX_SVDD_3V3
PEX_PLLVDD_1/2 +PEX_PLLVDD

120mA
120ohm (ESR=0.18) Bead
HCB1608KF-121T30_0603

Reserve for GPU +1.05V
+1.05VS   +1.05VGS
AON6414AL_DFN8-5
QV8, QV9, QV10 2N7002KW_SOT323-3
RV58 100K_0402_5%
RV59 470_0603_5%
RV60 47K_0402_5%
RV61 120K_0402_5%
CV220 0.1U_0402
CV54 0.1U_0402_16V4Z
1.05VGS_EN#
1.05VGS_EN
+5VALW +20VSB
57 1.05VGS_EN

+3.3VS TO +3VG_AON
+5VALW +3VS +3VG_AON
QV11 LP2301ALT1G_SOT23-3
QV12, QV13 2N7002KW_SOT323-3
RV63 47K_0402_5%
RV64 470_0603_5%
RV65 10K_0402_5%
RV66 100K_0402_5%
CV62 0.01U_0402_25V7K
CV63 .10U_0603_6.3V6M
CV64 .1U_0402_10V6-K
PXS_PWREN#
4,58 PXS_PWREN

+3.3VS TO +3VGS
+5VALW +3VG_AON +3VGS
QV16 LP2301ALT1G_SOT23-3
QV19, QV20 2N7002KW_SOT323-3
RV171 0_0603_5% N15VGM@
RV71 47K_0402_5%
RV72 470_0603_5%
RV73 47K_0402_5%
RV74 100K_0402_5%
CV72 .1U_0402_10V6-K
CV73 0.01U_0402_25V7K
CV74 10U_0603_6.3V6M
CV75 .1U_0402_10V6-K
DGPU_PWR_EN#
19,58 3VGS_PWR_EN
N15SGT@

+1.35V TO +1.35VGS
+1.35V +1.35VGS
AON6414AL_DFN8-5 QV14
QV15, QV17, QV18 2N7002KW_SOT323-3
RV67 470_0603_5%
RV68 100K_0402_5%
RV69 47K_0402_5%
RV70 120K_0402_5%
CV65 10U_0603_6.3V6M
CV66 10U_0603_6.3V6M
CV67 220U_B2_2.5VM_R18M
CV68, CV69 10U_0603_6.3V6M
CV70 1U_0402_16V7K
CV71 0.01U_0402_25V7K
FBVDDQ_PWR_EN#
+5VALW +20VSB
23 FBVDDQ_PWR_EN

CV25 22U_0805_6.3V6M
CV26 10U_0603_6.3V6M
CV27 4.7U_0603_6.3V6K
CV28 4.7U_0603_6.3V6M
CV29 1U_0603_25V6M
CV30 1U_0603_25V6M
CV31 0.1U_0402_10V7K
CV32 0.1U_0402_10V7K
CV215 33P_0402_50V/8J

RV54 0_0402_5%
RV55 40.2_0402_1%
RV56 42.2_0402_1%
RV57 51.1_0402_1%
RV62 0_0603_5%

Title: N15X_Power
Document Number: ACLUA
Size: C
Rev: 1.0
Date: Thursday, December 26, 2013
Sheet 21 of 59
LCFC

N15X_ +VGA CORE, GND

This page is a schematic diagram titled **N15X_MEM Interface**.

CMD mapping mod Mode E

Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
FBx_CMD0	ODT_L		ODT_L	
FBx_CMD1			CS1#_L	
FBx_CMD2	CS0#_L			
FBx_CMD3	CKE_L		CKE_L	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS#	RAS#	RAS#	RAS#
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS#	CAS#	CAS#	CAS#
FBx_CMD16		ODT_H		ODT_H
FBx_CMD17				CS1#_H
FBx_CMD18		CS0#_H		
FBx_CMD19		CKE_H		CKE_H
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE#	WE#
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE#	WE#	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2

MEMORY INTERFACE A — UV1B — Part 2 of 6
N15S-GT-S-A2_FCBGA595
N15SGT@

30ohms (ESR=0.01) Bead
200mA
HCB1608KF-300T60_2P
Place close to BGA

Symbol update to FBA_CMD34/35

CMD mapping mod Mode E

Address	Rank0		Rank1	
	0..31	32..63	0..31	32..63
FBx_CMD0	ODT_L		ODT_L	
FBx_CMD1			CS1#_L	
FBx_CMD2	CS0#_L			
FBx_CMD3	CKE_L		CKE_L	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS#	RAS#	RAS#	RAS#
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS#	CAS#	CAS#	CAS#
FBx_CMD16		ODT_H		ODT_H
FBx_CMD17				CS1#_H
FBx_CMD18		CS0#_H		
FBx_CMD19		CKE_H		CKE_H
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE#	WE#
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE#	WE#	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2

at least 16 mils width(optimal)
20 mils spacing to other signals /planes

CMD mapping mod Mode E

	Rank0		Rank1	
Address	0..31	32..63	0..31	32..63
FBx_CMD0	ODT_L		ODT_L	
FBx_CMD1			CS1#_L	
FBx_CMD2	CS0#_L			
FBx_CMD3	CKE_L		CKE_L	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS#	RAS#	RAS#	RAS#
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS#	CAS#	CAS#	CAS#
FBx_CMD16		ODT_H		ODT_H
FBx_CMD17				CS1#_H
FBx_CMD18		CS0#_H		
FBx_CMD19		CKE_H		CKE_H
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE#	WE#
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE#	WE#	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2

UV8 SIDE For RF

UV7 SIDE For RF

96-BALL SDRAM DDR3
K4W4G1646B-HC11_FBGA96

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08		DDR3 VRAM Rank0_H
	Deciphered Date	2013/08/05	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Document Number: ACLUA
Date: Thursday, December 26, 2013 Sheet 25 of 59
Size C Rev 1.0

at least 16 mils width(optimal)
20 mils spacing to other signals /planes

Group0
Group1
Group2
Group3

UV9 96-BALL SDRAM DDR3 K4W4G1646B-HC11_FBGA96
UV10 96-BALL SDRAM DDR3 K4W4G1646B-HC11_FBGA96

UV4 SIDE   For RF
UV3 SIDE   For RF

CMD mapping mod Mode E

Address	Rank0 0..31	Rank0 32..63	Rank1 0..31	Rank1 32..63
FBx_CMD0	ODT_L		ODT_L	
FBx_CMD1			CS1#_L	
FBx_CMD2	CS0#_L			
FBx_CMD3	CKE_L		CKE_L	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS#	RAS#	RAS#	RAS#
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS#	CAS#	CAS#	CAS#
FBx_CMD16		ODT_H		ODT_H
FBx_CMD17				CS1#_H
FBx_CMD18		CS0#_H		
FBx_CMD19		CKE_H		CKE_H
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE#	WE#
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE#	WE#	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2

CMD mapping mod Mode E

Address#	Rank0		Rank1	
	0..31	32..63	0..31	32..63
FBx_CMD0	ODT_L		ODT_L	
FBx_CMD1			CS1#_L	
FBx_CMD2	CS0#_L			
FBx_CMD3	CKE_L		CKE_L	
FBx_CMD4	A9	A9	A11	A11
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS#	RAS#	RAS#	RAS#
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS#	CAS#	CAS#	CAS#
FBx_CMD16		ODT_H		ODT_H
FBx_CMD17				CS1#_H
FBx_CMD18		CS0#_H		
FBx_CMD19		CKE_H		CKE_H
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE#	WE#
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE#	WE#	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2

at least 16 mils width(optimal)
20 mils spacing to other signals /planes

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date 2013/08/05	DDR3 VRAM Rank1_H

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

ACLUA

Size C | Document Number | Rev 1.0
Date: Thursday, December 26, 2013 | Sheet 27 of 59

+3VG_AON

RV146 49.9K_0402_1% N15SGT@
RV147 4.99K_0402_1% @
RV148 24.9K_0402_1% @
RV149 4.99K_0402_1% @
RV150 45.3K_0402_1% @

20 STRAP0
20 STRAP1
20 STRAP2
20 STRAP3
20 STRAP4

RV151 45.3K_0402_1% @
RV152 4.99K_0402_1% @
RV153 15K_0402_1% @
RV154 4.99K_0402_1% @
RV155 45.3K_0402_1% @

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS				
STRAP2	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP3	+3VGS				
STRAP4	+3VGS				

Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

DEVID_SEL

0	(Default)
1	

PCIE_CFG

0	(Default)
1	

SMBUS_ALT_ADDR

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE

0	3D Device (Class Code 302h)
1	VGA Device (Default)

+3VGS

RV156 4.99K_0402_1% @
RV157 4.99K_0402_1% @
RV158 4.99K_0402_1% @

20 ROM_SI
20 ROM_SO
20 ROM_SCLK

X76

RV159 20K_0402_1% @
RV160 4.99K_0402_1% N15SGT@
RV161 4.99K_0402_1% N15SGT@

Physical Strapping pin	Power Rail	Strap Mapping
ROM_SCLK	+3VGS	SMB_ALT_ADDR
ROM_SI	+3VGS	SUB_VENDOR
ROM_SO	+3VGS	VGA_DEVICE
STRAP0	+3VGS	RAM_CFG[0]
STRAP1	+3VGS	RAM_CFG[1]
STRAP2	+3VGS	RAM_CFG[2]
STRAP3	+3VGS	RAM_CFG[3]
STRAP4	+3VGS	PCIE_MAX_SPEED

X76

GPU	FB Memory (DDR3)		ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N15S-GT	Hynix 900MHz	H5TC4G63AFR-11C 256M x 16	0x3 PD 20K	PD 4.99K	PD 4.99K	PU 49.9K	Un-stuff	Un-stuff	Un-stuff	Un-stuff
	Micron 900MHz	MT41J256M16HA-093G:E 256M x 16	0x4 PD 24.9K							
	Samsung 900MHz	K4W4G1646D-BC1A 256M x 16	0x5 PD 30.1K							

VRAM	X76	VRAM P/N
Samsung	X76409JVL01	SA00005SH10
	X76409JVL51 (1G 32Mx16)	
Micron	X76409JVL02	SA00005M100
	X76409JVL02 (2G 64Mx32)	
Hynix		

GPU	FB Memory (DDR3)		STRAP3	STRAP2	STRAP1	STRAP0	STRAP4	ROM_SI	ROM_SO	ROM_SCLK
N15V-GM	Hynix 900MHz	H5TC4G63AFR-11C 256M x 16 0x4	PD 10K	PU 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K
	Micron 900MHz	MT41J256M16HA-093G:E 256M x 16 0xD	PU 10K	PU 10K	PD 10K	PU 10K				

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	N15X_MISC

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THIS DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size C
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013
Sheet 28 of 59

LCFC

Title
Blank

Size: Custom
Document Number
ACLUA
Rev: 1.0

Date: Thursday, December 26, 2013
Sheet 29 of 59

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	*Blank*	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: *ACLUA*
Rev: 1.0

Date: Thursday, December 26, 2013   Sheet 30 of 59

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	*Blank*

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: ACLUA
Rev: 1.0

Date: Thursday, December 26, 2013 | Sheet 31 of 59

Security Classification	LC Future Center Secret Data			Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	**Blank**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: ACLUA
Rev: 1.0

Date: Thursday, December 26, 2013 Sheet 32 of 59

LCD POWER CIRCUIT

CMOS Camera

Touch Screen

For EMI

For EMI

EMI request

EMI request

For RF

Reserve for power consumption test

EMI Request

For EMI
Close to R5

Need short

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	eDP/ CMOS/Touch screen	

Size Custom

Document Number

ACLUA

Rev 1.0

Date: Thursday, December 26, 2013 Sheet 33 of 59

LCFC

For EMC

HDMI_CLK-_C — L2 — HDMI_CLK-_CON — C26 — 3.3P_0402_50V8-C
HDMI_CLK+_C — HDMI_CLK+_CON — C27 — 3.3P_0402_50V8-C
HDMI2012F2SF-900T04_4P

HDMI_TX0-_C — L3 — HDMI_TX0-_CON — C28 — 3.3P_0402_50V8-C
HDMI_TX0+_C — HDMI_TX0+_CON — C29 — 3.3P_0402_50V8-C
HDMI2012F2SF-900T04_4P

HDMI_TX1-_C — L4 — HDMI_TX1-_CON — C30 — 3.3P_0402_50V8-C
HDMI_TX1+_C — HDMI_TX1+_CON — C31 — 3.3P_0402_50V8-C
HDMI2012F2SF-900T04_4P

HDMI_TX2-_C — L5 — HDMI_TX2-_CON — C32 — 3.3P_0402_50V8-C
HDMI_TX2+_C — HDMI_TX2+_CON — C33 — 3.3P_0402_50V8-C
HDMI2012F2SF-900T04_4P

For EMC

+3VS
Q1B — 2N7002KDWH_SOT363-6
4 DDPB_CLK — HDMICLK_R
Q1A — 2N7002KDWH_SOT363-6
4 DDPB_DATA — HDMIDAT_R

D3
HDMI_DET — HDMI_DET
HDMIDAT_R — HDMIDAT_R
HDMICLK_R — HDMICLK_R
+5VS_HDMI — +5VS_HDMI
AZ1045-04F_DFN2510P10E-10-9
For EMC

HDMI_CLK-_C — R29 — 470_0402_5%
HDMI_CLK+_C — R30 — 470_0402_5%
HDMI_TX0-_C — R31 — 470_0402_5%
HDMI_TX0+_C — R32 — 470_0402_5%
HDMI_TX1-_C — R33 — 470_0402_5%
HDMI_TX1+_C — R34 — 470_0402_5%
HDMI_TX2-_C — R37 — 470_0402_5%
HDMI_TX2+_C — R38 — 470_0402_5%

Q13 — 2N7002KW_SOT323-3
+3VS
R42 — 100K_0402_5%

+3VS
R35 — 1M_0402_5%
Q12 — 2N7002KW_SOT323-3
4 HDMI_HPD
R41 — 20K_0402_5%

+5VS
D4 — BAT54S-7-F_SOT23-3

+5VS
D5 — RB491D_SOT23-3
LP2301ALT1G_SOT23-3 — Q22
+5VS_HDMI_F
F1 — 0.5A_8V_KMC3S050RY
+5VS_HDMI

46 SUSP

R39 — 2.2K_0402_5%
R40 — 2.2K_0402_5%
C34 — 1U_0402_10V6-K

HDMI_DET

JHDMI1
19 HP_DET
18 +5V
17 DDC/CEC_GND
16 SDA
HDMIDAT_R 15 SCL
HDMICLK_R 14 Reserved
13 CEC
12 CK-
11 CK_shield
10 CK+
9 D0-
8 D0_shield
7 D0+
6 D1-
5 D1_shield
4 D1+
3 D2-
2 D2_shield
1 D2+
GND1 20
GND2 21
GND3 22
GND4 23
FOX_QJ111A1-RC0AH1-8H
ME@

4 HDMI_CLK- — C35 — 1.1U_0402_10V6-K — HDMI_CLK-_C — R43 — 0_0402_5% — HDMI_CLK-_CON
4 HDMI_CLK+ — C36 — 1.1U_0402_10V6-K — HDMI_CLK+_C — R44 — 0_0402_5% — HDMI_CLK+_CON
4 HDMI_TX0- — C37 — 1.1U_0402_10V6-K — HDMI_TX0-_C — R45 — 0_0402_5% — HDMI_TX0-_CON
4 HDMI_TX0+ — C38 — 1.1U_0402_10V6-K — HDMI_TX0+_C — R46 — 0_0402_5% — HDMI_TX0+_CON
4 HDMI_TX1- — C39 — 1.1U_0402_10V6-K — HDMI_TX1-_C — R47 — 0_0402_5% — HDMI_TX1-_CON
4 HDMI_TX1+ — C40 — 1.1U_0402_10V6-K — HDMI_TX1+_C — R48 — 0_0402_5% — HDMI_TX1+_CON
4 HDMI_TX2- — C41 — 1.1U_0402_10V6-K — HDMI_TX2-_C — R49 — 0_0402_5% — HDMI_TX2-_CON
4 HDMI_TX2+ — C42 — 1.1U_0402_10V6-K — HDMI_TX2+_C — R50 — 0_0402_5% — HDMI_TX2+_CON

Close to JHDMI1

D6
HDMI_CLK+_CON — HDMI_CLK+_CON
HDMI_CLK-_CON — HDMI_CLK-_CON
HDMI_TX0+_CON — HDMI_TX0+_CON
HDMI_TX0-_CON — HDMI_TX0-_CON
AZ1045-04F_DFN2510P10E-10-9

D7
HDMI_TX1-_CON — HDMI_TX1-_CON
HDMI_TX1+_CON — HDMI_TX1+_CON
HDMI_TX2-_CON — HDMI_TX2-_CON
HDMI_TX2+_CON — HDMI_TX2+_CON
AZ1045-04F_DFN2510P10E-10-9
For EMC

Size Custom — Document Number — ACLUA — Rev 1.0
Date: Thursday, December 26, 2013 — Sheet 34 of 59

LGFC

VFB=0.8V
Vo=VFB*(1+RVG3/RVG5)
OCP:Min 4A

Need open

Initial code loading selection, internal pull down ~80k Ω:
L: Loading initial code from internal MTP ROM
H: No initial code loading, external I2C control is expected

I2C address, 3-state inputs:
L: 0x50h ~ 0x6Fh
M: 0x90h ~ 0xAFh
H: 0x30h ~ 0x4Fh

UVG1 APL5930KAI-TRG_SO8
UVG2 PS8613TQFN40GTR2-A1_TQFN40_5X5
YVG1 27MHZ_10PF_7V27000050
QVG1 AP4800BGM-HF_SO-8

CRT Connector

+5VS
+CRT_VCC
+CRT_VCC_CON
+5VS_HDMI

DVG1
PMEG2010ET_SOT23-3
FVG1
0.5A_8V_KMC3S050RY
W=40mils

RVG39 2 0_0603_5%

CVG34
.1U_0402_10V6-K
CD@

DVG2
AZ5425-01F_DFN1006P2E2

For EMC

35 CRT_R
35 CRT_G
35 CRT_B

LVG6 BLM18BA100SN1D
LVG7 BLM18BA100SN1D
LVG8 BLM18BA100SN1D

@ PAD TVG3

CRT_DET#
CRT_R_CON
35 CRT_DDC_DAT
CRT_G_CON
HSYNC_CON
CRT_B_CON
VSYNC_CON
35 CRT_DDC_CLK
CRT_DDC_CLK

JCRT1
SUYIN_070546HR015M25KZR
ME@

RVG25 75_0402_1%
RVG26 75_0402_1%
RVG27 75_0402_1%

CVG35 5P_0402_50V8-C
CVG36 5P_0402_50V8-C
CVG37 5P_0402_50V8-C
CVG38 3.3P_0402_50V8-C
CVG39 3.3P_0402_50V8-C
CVG40 3.3P_0402_50V8-C

CVG41 100P_0402_50V8J

CLOSE TO UVG1

+3VS_DVGA
RVG28 4.7K_0402_5%

35 GPIO1
RVG29 0_0402_5%
RVG42 0_0402_5%

+5VS
RVG40 0_0402_5%
CVG49 .1U_0402_10V6-K
RVG37 1K_0402_5%
RVG41 0_0402_5%

35 VGA_HS   VGA_HS
RVG43 0_0402_5%
UVG3 74AHCT1G125GW_SOT353-5
CRT_HSYNC RVG44 0_0402_5%
RVG32 33_0402_5%
CRT_HSYNC_R LVG9 BLM18BA100SN1D
HSYNC_CON

CVG42 15P_0402_50V8J

+5VS
RVG30 2.2K_0402_5%
RVG31 2.2K_0402_5%
CRT_DDC_CLK
CRT_DDC_DAT

CVG43 100P_0402_50V8J
CVG44 68P_0402_50V8J

+5VS
RVG47 0_0402_5%
CVG50 .1U_0402_10V6-K
RVG38 1K_0402_5%
RVG46 0_0402_5%

35 VGA_VS   VGA_VS
RVG45 0_0402_5%
UVG4 74AHCT1G125GW_SOT353-5
CRT_VSYNC RVG48 0_0402_5%
RVG33 33_0402_5%
CRT_VSYNC_R LVG10 BLM18BA100SN1D
VSYNC_CON

CVG45 15P_0402_50V8J

DVG3
CRT_B_CON   1   10 CRT_B_CON
CRT_G_CON   2   9 CRT_G_CON
CRT_R_CON   4   8 CRT_R_CON
CRT_DET#   5   7 CRT_R_CON
             3   6 CRT_DET#
AZ1045-04F_DFN2510P10E-10-9

DVG4
VSYNC_CON   1   10 VSYNC_CON
HSYNC_CON   2   9 HSYNC_CON
CRT_DDC_CLK 4   8 HSYNC_CON
CRT_DDC_DAT 5   7 CRT_DDC_CLK
             3   6 CRT_DDC_DAT
AZ1045-04F_DFN2510P10E-10-9

For EMC

+3VALW TO +3VALW_LAN

Need short

+3VALW_LAN rising time (10%~90%):
0.5ms＜spec＜100ms

width : 40 mils

+3VALW   +3VALW_LAN

JL1   1   2
JUMP_43X79

LP2301ALT1G_SOT323-3
Q14   3

+3VALW

RL2
100K_0402_5%

CL8
.1U_0402_10V6-K

CL9
.01U_0402_16V7-K

44   LAN_PWR_ON#

RL3   1   2
47K_0402_5%

CL4   4.7U_0603_6.3V6K
CL5   4.7U_0603_6.3V6K
CL6   .1U_0402_10V6-K
CL7   .1U_0402_10V6-K

Close to Pin11   Close to Pin32   Close to Pin11   Close to Pin32

+3VALW_LAN

RL5
10K_0402_5%

8,9,40,44   PCIE_WAKE#
40,44   LAN_WAKE#

RL7   1   2   0_0402_5%
RL6   1   2   0_0402_5%

PCIE_WAKE#_R

+3VS

RL9
1K_0402_1%

ISOLATE#   RL10   1   2   LAN_PWR_ON#
0_0402_5%

RL11
15K_0402_5%

LAN_PWR_ON#   RL12   1   2
0_0402_5%

RL8   1   2
2.49K_0402_1%

TL3   1
TL4   1

UL1

33	GND
32	AVDD33_2	+3VALW_LAN
31	RSET	RSET
30	AVDD10	+LAN_VDD10
29	CKXTAL2	LAN_XTALO
28	CKXTAL1	LAN_XTALI
27	LED0	
26	LED1/GPIO	LAN_DISABLE#
25	LED2	
24	REGOUT	+LAN_REGOUT
23	VDDREG	+LAN_VDDREG
22	DVDD10	+LAN_VDD10
21	LANWAKEB	PCIE_WAKE#_R
20	ISOLATEB	ISOLATE#
19	PERSTB	PLT_RST#
18	HSON	PCIE_PRX_C_DTX_N3
17	HSOP	PCIE_PRX_C_DTX_P3

16	REFCLK_N	CLK_PCIE_LAN#
15	REFCLK_P	CLK_PCIE_LAN
14	HSIN	PCIE_PTX_C_DRX_N3
13	HSIP	PCIE_PTX_C_DRX_P3
12	CLKREQB	LAN_CLKREQ#_R
11	AVDD33_1	+3VALW_LAN
10	MDIN3	LAN_MDI3-
9	MDIP3	LAN_MDI3+
8	AVDD10_2	+LAN_VDD10
7	MDIN2	LAN_MDI2-
6	MDIP2	LAN_MDI2+
5	MDIN1	LAN_MDI1-
4	MDIP1	LAN_MDI1+
3	AVDD10_1	+LAN_VDD10
2	MDIN0	LAN_MDI0-
1	MDIP0	LAN_MDI0+

RTL8111GUL-CG_QFN32_4X4
GIGA@

8,19,40,44   PLT_RST#
9   PCIE_PRX_DTX_N3
9   PCIE_PRX_DTX_P3

CL10   1   2   .1U_0402_10V6-K
CL11   1   2   .1U_0402_10V6-K

CL10 close to Pin18
CL11 close to Pin17

CLK_PCIE_LAN#   8
CLK_PCIE_LAN   8
PCIE_PTX_C_DRX_N3   9
PCIE_PTX_C_DRX_P3   9

LAN_MDI3-   38
LAN_MDI3+   38
LAN_MDI2-   38
LAN_MDI2+   38
LAN_MDI1-   38
LAN_MDI1+   38
LAN_MDI0-   38
LAN_MDI0+   38

+3VALW_LAN   +LAN_VDDREG

RL1   1   2
0_0603_5%

CL1
4.7U_0603_6.3V6K

CL2
.1U_0402_10V6-K
CD@

+3VALW_LAN   +3VS

RL4
10K_0402_5%

QL1

LAN_CLKREQ#_R   1   3
2N7002KW_SOT323-3

LAN_CLKREQ#   8

0_0402_5%   2   1   RL18

YL1

LAN_XTALI
LAN_XTALO

| 1 | OSC1 | GND2 | 4 |
| 2 | GND1 | OSC2 | 3 |

25MHZ_10PF_7V25000014

CL12
10P_0402_50V8J

CL13
10P_0402_50V8J

For RTL8111GUL/ RTL8106EUL (SWR mode)

+LAN_VDD10

+LAN_REGOUT   LL1   1   2
2.2UH_NLC252018T-2R2J-N_5%

CL15
4.7U_0603_6.3V6K

CL16
.1U_0402_10V6-K
CD@

CL17   .1U_0402_10V6-K
CL18   .1U_0402_10V6-K
CL19   .1U_0402_10V6-K
CL20   .1U_0402_10V6-K

Close to Pin3, 8, 22, 30

CL21   1U_0402_6.3V6K
CL22   .1U_0402_10V6-K

Close to Pin22(Reserved)

Layout Note: LL1 must be
within 200mil to Pin36,
CL15,CL16 must be within
200mil to LL1
+LAN_REGOUT: Width =60mil

Security Classification	LC Future Center Secret Data			Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	LAN_RTL8111GUL/RTL8106E

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom   Document Number   ACLUA   Rev 1.0

Date: Thursday, December 26, 2013   Sheet   37   of   59

DL1/DL2
1'S PN:SC300003M00

LAN_MDI2+ 9 I/O4   @   I/O2 3 LAN_MDI3+
DL1
2 NC1   NC5 10
4 NC2   GND 11
+3VALW_LAN 5 VDD
6 NC3   NC4 8
LAN_MDI2- 7 I/O3   I/O1 1 LAN_MDI3-
AZ3033-04F_DFN2525P10E10

Place Close to TL1

LAN_MDI1+ 9 I/O4   @   I/O2 3 LAN_MDI0+
DL2
2 NC1   NC5 10
4 NC2   GND 11
+3VALW_LAN 5 VDD
6 NC3   NC4 8
LAN_MDI1- 7 I/O3   I/O1 1 LAN_MDI0-
AZ3033-04F_DFN2525P10E10

Place Close to TL2

RL14 1 @ 2 0_0603_5%
RL15 1 @ 2 0_0603_5%
RL16 1 @ 2 0_0603_5%
CHASSIS1_GND
Reserve for EMI go rural solution

TL1   GIGA@
24 MCT1   TCT1 1 MCT
37 LAN_MDI0- LAN_MDI0- 23 MX1+   TD1+ 2 LAN_MDO0-
37 LAN_MDI0+ LAN_MDI0+ 22 MX1-   TD1- 3 LAN_MDO0+
21 MCT2   TCT2 4 MCT
37 LAN_MDI1- LAN_MDI1- 20 MX2+   TD2+ 5 LAN_MDO1-
37 LAN_MDI1+ LAN_MDI1+ 19 MX2-   TD2- 6 LAN_MDO1+
18 MCT3   TCT3 7 MCT
37 LAN_MDI2+ LAN_MDI2+ 17 MX3+   TD3+ 8 LAN_MDO2+
37 LAN_MDI2- LAN_MDI2- 16 MX3-   TD3- 9 LAN_MDO2-
15 MCT4   TCT4 10 MCT
37 LAN_MDI3+ LAN_MDI3+ 14 MX4+   TD4+ 11 LAN_MDO3+
37 LAN_MDI3- LAN_MDI3- 13 MX4-   TD4- 12 LAN_MDO3-
GST5009 LF

68P_0402_50V8J
CL24

RL17
20_0603_5%

DL3
BS4200N-C-LV_SMB-F2

CL32
0.022U_0603_50V7K

CL25
1000P_1206_2KV7-K
@

CHASSIS1_GND

JRJ1   ME@
12 GND_4
11 GND_3
10 GND_2
9 GND_1
LAN_MDO0+ 1 PR1+
LAN_MDO0- 2 PR1-
LAN_MDO1+ 3 PR2+
LAN_MDO2+ 4 PR3+
LAN_MDO2- 5 PR3-
LAN_MDO1- 6 PR2-
LAN_MDO3+ 7 PR4+
LAN_MDO3- 8 PR4-
SANTA_130460-3

CHASSIS1_GND

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date 2013/08/05	LAN_Transformer

Size 3
Document Number ACLUA
Rev 1.0
Date: Friday, December 27, 2013   Sheet 38 of 59

LCFC

Close to U1

REMOTE+_R

C44
2200P_0402_50V7K

1

2

REMOTE-_R

SMSC thermal sensor placed near DIMM

+3VS

C47
.1U_0402_10V6-K
CD@

1

2

REMOTE+_R

REMOTE-_R

+3VS R51   2   @   1
10K_0402_5%

U1

1 VDD   SCL 8   EC_SMB_CK2 ◇ EC_SMB_CK2   7,19,44

2 D+   SDA 7   EC_SMB_DA2 ◇ EC_SMB_DA2   7,19,44

3 D-   ALERT# 6 ✗

4 T_CRIT#   GND 5

NCT7718W_MSOP8

Address 1001_100xb

Near GPU&VRAM

REMOTE1+
C45
100P_0402_50V8J
@

1

2

2 C

B Q15
MMBT3904WH_SOT323-3
OPT@

REMOTE1-

Near CPU core

REMOTE2+
C46
100P_0402_50V8J
@

1

2

2 C

B Q16
MMBT3904WH_SOT323-3
UMA@

REMOTE2-

REMOTE1+ R175 1   @   2 0_0402_5%

REMOTE2+ R176 1 UMA@ 2 0_0402_5%   REMOTE+_R

REMOTE2- R177 1 UMA@ 2 0_0402_5%   REMOTE-_R

REMOTE1- R178 1   @   2 0_0402_5%

REMOTE+/-_R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

FAN Conn

+5VS

R52 1   @   2 0_0603_5%   +5VS_FAN

JFAN1

1
2
3
4
5 GND1
6 GND2

44 EC_FAN_SPEED
44 EC_FAN_PWM

1

2

C49
10U_0805_10V6K

1

2

C50
.1U_0402_10V6-K
@

ACES_85205-04001
ME@

Mini-Express Card(WLAN/WiMAX)

If support AOAC, NC R61;
if not support AOAC, stuff R61.

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	NGFF WLAN

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013 Sheet 40 of 59

LEFT SIDE USB3.0 PORT X2

+USB_VCCA

C55 1 + (2
220U_6.3V_M
C56 1 2
1U_0603_25V6M
C57 1 2
470P_0402_50V7K
@

U2

1	GND	VOUT3	8
2	VIN1	VOUT2	7
3	VIN2	VOUT1	6
4	EN/EN	FLAG	5

+5VALW

2.2U_0603_10V6-K
C58 1 2

44,45 USB_ON# USB_ON#

+USB_VCCA

USB_OC1# USB_OC1# 9

C61
1000P_0402_50V7K
@

AP2820CMMTR-G1_MSOP8

Low Active 2A

9 USB20_N2 USB20_N2 R65 1 @ 2 0_0402_5% USB20_N2_R
9 USB20_P2 USB20_P2 R64 1 @ 2 0_0402_5% USB20_P2_R

JUSB1 ME@

1	VBUS
2	D-
3	D+
4	GND
	GND1	5
	GND2	6
	GND3	7
	GND4	8

C-K_20267-5K11-02

For EMC

USB20_P2 L8 USB20_P2_R
USB20_N2 USB20_N2_R
CMM21T-900M-N_4P

USB30_RX_N1 L9 USB30_RX_R_N1
USB30_RX_P1 USB30_RX_R_P1
DLW21SN900HQ2L_4P

USB30_TX_C_N1 L10 USB30_TX_R_N1
USB30_TX_C_P1 USB30_TX_R_P1
DLW21SN900HQ2L_4P

USB20_N1 L11 USB20_N1_R
USB20_P1 USB20_P1_R
CMM21T-900M-N_4P

For EMC

USB20_P2_R
USB20_N2_R

D9 AZ5425-01F_DFN1006P2E2
D10 AZ5425-01F_DFN1006P2E2
D11 AZ5425-01F_DFN1006P2E2

D12 @

USB30_RX_R_N1 9	0	1	USB30_RX_R_N1
USB30_RX_R_P1 8	9	2	USB30_RX_R_P1
USB30_TX_R_N1 7	4	4	USB30_TX_R_N1
USB30_TX_R_P1 6	6	5	USB30_TX_R_P1

AZ1045-04F_DFN2510P10E-10-9

USB20_P1_R
USB20_N1_R

D13 AZ5425-01F_DFN1006P2E2
D14 AZ5425-01F_DFN1006P2E2

For EMC

+USB_VCCA

C62 1 2
1U_0603_25V6M
C63 1 2
470P_0402_50V7K
@

9 USB30_TX_P1 C64 1 2 .1U_0402_10V6-K USB30_TX_C_P1 R68 1 @ 2 0_0402_5% USB30_TX_R_P1
9 USB30_TX_N1 C65 1 2 .1U_0402_10V6-K USB30_TX_C_N1 R69 1 @ 2 0_0402_5% USB30_TX_R_N1
9 USB20_P1 R70 1 @ 2 0_0402_5% USB20_P1_R
9 USB20_N1 R71 1 @ 2 0_0402_5% USB20_N1_R
9 USB30_RX_P1 R72 1 @ 2 0_0402_5% USB30_RX_R_P1
9 USB30_RX_N1 R73 1 @ 2 0_0402_5% USB30_RX_R_N1

JUSB2 ME@

9	StdA_SSTX+
1	VBUS
8	StdA_SSTX-
3	D+
7	GND_DRAIN
2	D-
6	StdA_SSRX+
4	GND_5
5	StdA_SSRX-
	GND_1	10
	GND_2	11
	GND_3	12
	GND_4	13

SUYIN_020053GR009M2736L

Title **USB2.0/USB3.0 PORT (LEFT)**

LCFC

Size	Document Number		Rev
Custom		**ACLUA**	1.0
Date:	Thursday, December 26, 2013	Sheet 41 of 59	

SATA HDD Conn.

FOR 14"
SATA ODD Conn.

FOR 15"
SATA ODD FFC Conn

Need short

Need open

Security Classification		LC Future Center Secret Data			Title	
Issued Date		2013/08/08	Deciphered Date	2013/08/05	HDD/ODD CONN	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom | Document Number | ACLUA | Rev 1.0

Date: Thursday, December 26, 2013 | Sheet 42 of 59

UA1
CX20751-11Z
CX20752-21Z_QFN40_5X5

RESET# 9   3 FILT_1.8V
BIT_CLK 5   7 VDD_IO
SYNC 8   2 VDDO_3.3
SDATA_IN 6   18 DVDD_3.3
SDATA_OUT 4   27 AVDD_3.3
PC_BEEP 10   29 VREF_1.65V
SPKR_MUTE# 39   28 AVDD_5V
JSENSE 38   12 LEFT+
GPIO1/PORTC_R_MIC 37   14 LEFT-
MUSIC_REQ/GPIO0/PORTC_L_MIC 36   17 RIGHT+
DMIC_CLK/MUSIC_REQ/GPIO0 40   15 RIGHT-
DMIC_DAT/GPIO1 1   33 MICBIASC
CLASS-D_REF 11   34 MICBIASB
LPWR_5.0 13   33 PORTB_R_LINE
RPWR_5.0 16   32 PORTB_L_LINE
FLY_P 19   30 PORTD_A_MIC
FLY_N 20   31 PORTD_B_MIC
AVEE 21   25 HGNDA
GND 41   26 HGNDB
  24 AVDD_HP
  23 PORTA_R
  22 PORTA_L

FILT_1.8V
DVDD_IO
+3.3VD
AVDD_3.3
VREF_1.65V
+5VA
SPK_L+
SPK_L-
SPK_R+
SPK_R-
MICBIASC
MICBIASB
LINE_B_R
LINE_B_L
PORTD_A_MIC
PORTD_B_MIC
RING2_CONN
RING3_CONN
AVDD_HP
HPOUT_R
HPOUT_L

BEEP# 44
PCH_BEEP 9
DA1 BAT54CW_SOT323-3
PC_BEEP1
CA2 .1U_0402_10V6-K
PC_BEEP
RA14 10K_0402_5%

HDA_RST_AUDIO# 7
HDA_BITCLK_AUDIO 7
HDA_SYNC_AUDIO 7
HDA_SDIN0 7
HDA_SDOUT_AUDIO

RA16 33_0402_5%
SDATA_IN
SDATA_OUT

RA15 5.11K_0402_1%
RA17 39.2K_0402_1%
RA36 20K_0402_1%
PLUG_IN 45
JSENSE

DMIC_CLK 33
DMIC_DATA 33
RA18 RA19 0_0402_5%
DMIC_CLK_R
DMIC_DATA_R
33_0402_5%

+5VD CA13 .1U_0402_10V6-K
CA14 1U_0402_6.3V6K
CA17 2.2U_0603_6.3V6K

RA24 0_0402_5%
RB751V-40_SOD323-2 DA3
RB751V-40_SOD323-2 DA4
RA28 47K_0402_5%
RA35 0_0402_5%
HDA_RST_AUDIO#
SPKR_MUTE#
EC_MUTE# 44
+3.3VD

GND   GNDA
RA1 0_0402_5%
RA4 0_0402_5%
RA6 0_0402_5%
RA9 0_0402_5%
RA12 0_0402_5%
RA13 0_0402_5%
Use 250mils wide trace bridging
AGND and DGND at codec

+3VS RA2 0_0603_5% +3.3VD
+5VS RA7 0_0603_5% +5VA
RA10 0_0603_5% +5VD

+1.5VS RA8 0_0402_5%
+3VS RA11 0_0402_5% DVDD_IO
CA1 .1U_0402_10V6-K
Close to Pin7

+3VS RA3 0_0603_5%
+3VALW RA5 0_0603_5% AVDD_HP
+3VL RA43 0_0603_5%

Close to Pin3
.1U_0402_10V6-K CA3
4.7U_0603_10V6-K CA4
CA16 close to Pin18
CA17 close to Pin2
CA7 CD@
.1U_0402_10V6-K
6.3V6K CA8

+5VA CA11 1U_0402_10V6-K Close to Pin28
AVDD_HP CA12 1U_0402_10V6-K Close to Pin24

Close to Pin27
CA5 1U_0402_10V6-K
CA6 2.2U_0603_6.3V6K
CA9 1U_0402_10V6-K
CA10 2.2U_0402_6.3V6K
Close to Pin29

MICBIASB
DA2 BAT54AWT1G_SOT323-3
RA42 0_0402_5%
RA41 0_0402_5%
RA37 3K_0402_5%
RA38 3K_0402_5%
RA39 100_0402_5%
RA40 100_0402_5%
LINE_B_R
LINE_B_L
CA35 4.7U_0603_10V6-K
CA36 4.7U_0603_10V6-K

RA20 82.5_0402_1% HP_OUTR 45
RA21 82.5_0402_1% HP_OUTL 45

RA22 100_0402_5% CA20 2.2U_0603_6.3V6K RING3_CONN 45
RA23 100_0402_5% CA21 2.2U_0603_6.3V6K RING2_CONN 45
PORTD_A_MIC
PORTD_B_MIC

Reserve DA2 to prevent cross-talk between HPOUT_R/L, if stuff DA2, RA37/RA38 need change to 3K.

+5VD
CA15 4.7U_0603_10V6-K
CA16 4.7U_0603_10V6-K
CA18 .1U_0402_10V6-K
CA19 .1U_0402_10V6-K
Close to Pin11,13,16

HDA_RST_AUDIO#
HDA_SYNC_AUDIO
HDA_SDOUT_AUDIO
HDA_BITCLK_AUDIO
HDA_SDIN0
RA27 27_0402_5%
CA22 22P_0402_50V8-J
CA23 22P_0402_50V8-J
CA24 22P_0402_50V8-J
CA25 33P_0402_50V8J
CA26 33P_0402_50V8J
CA27 220P_0402_50V7K
CA28 220P_0402_50V7K
CA29 220P_0402_50V7K
CA30 220P_0402_50V7K
68P_0402_50V8J
For EMI

DMIC_CLK
DMIC_DATA
CA37 100P_0402_50V8J
CA38 100P_0402_50V8J
For EMI

RA25 15_0402_5% RA26 BLM18PG221SN1D_2P SPK_R+_CONN
RA29 15_0402_5% RA31 BLM18PG221SN1D_2P SPK_R-_CONN
RA32 15_0402_5% RA30 BLM18PG221SN1D_2P SPK_L+_CONN
RA33 15_0402_5% RA34 BLM18PG221SN1D_2P SPK_L-_CONN
SPK_R+ SPK_R- SPK_L+ SPK_L-
CA31 470P_0402_50V7K
CA32 470P_0402_50V7K
CA33 470P_0402_50V7K
CA34 470P_0402_50V7K
JSPK1
GND1 GND2
ACES_88231-04001 ME@

Codec_CX20752
Size: Custom
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013   Sheet 43 of 59

For ESD
For EMI
Close EC

PLT_RST#
CLK_PCI_EC
CE1 220P_0402_50V7K
CE2 10P_0402_50V8J
CE3 .1U_0402_10V6-K VCOREVCC

RE1 0_0603_5% +3VL
RE31 0_0603_5% +3VALW

All capacitors close to EC
+3VALW_R
minimum trace width 12 mil

CE6 CD@ CE7 CE8 CE9 CE10 CE11
CE4 1U_0402_10V6-K
CE5 1000P_0402_50V7K
LE1 HCB1608KF-181T20
LE2 HCB1608KF-181T20 EC_AGND
RE5 10K_0402_5%

VCCRTC RE41 0_0402_5%
RE6 0_0402_5%
Change RE6 to 0ohm jump

LAN_WAKE# 37,40

WRST# 19
RB751V-40_SOD323-2
DE1
RE8 100K_0402_5%
CE12 1U_0402_6.3V6K

IT8586E/AX
LQFP-128L
UE1

LPC
PWM
ADC
DAC
PS2
EXTERNAL SERIAL FLASH
SPI Flash ROM
UART
SM Bus
GPIO
WAKE UP
Clock
Int. K/B Matrix

KBRST#/GPB6
SERIRQ/GPM6
LFRAME#/GPM5
LAD3/GPM3
LAD2/GPM2
LAD1/GPM1
LAD0/GPM0
LPCCLK/GPM4
WRST#
ECSMI#/GPD4
PWUREQ#/BBO/SMCLK2ALT/GPC7
LPCPD#/GPE6
LPCRST#/GPD2
ECSCI#/GPD3
GA20/GPB5

KSI0/STB#
KSI1/AFD#
KSI2/INIT#
KSI3/SLIN#
KSI4
KSI5
KSI6
KSI7
KSO0/PD0
KSO1/PD1
KSO2/PD2
KSO3/PD3
KSO4/PD4
KSO5/PD5
KSO6/PD6
KSO7/PD7
KSO8/ACK#
KSO9/BUSY
KSO10/PE
KSO11/ERR#
KSO12/SLCT
KSO13
KSO14
KSO15
KSO16/SMOSI/GPC3
KSO17/SMISO/GPC5

PWRSW#
XLP_OUT
SMCLK1/GPC1
SMDAT1/GPC2
SMCLK2/PECI/GPF6
SMDAT2/PECIRQT#/GPF7
CRX1/SIN1/SMCLK3/GPH1/ID1
CTX1/SOUT1/GPH2/SMDAT3/ID2

VSTBY0
GPE4

GINT/CTS0#/GPD5
RTS1#/GPE5
CLKRUN#/GPH0/ID0

CK32KE/GPJ7
CK32K/GPJ6

IT8586E-AX_LQFP128_14X14

PWR_LED#
BATT_CHG_LED#
BATT_LOW_LED#
BATT_LEN#
SYS_PWROK
EC_FAN_PWM
BEEP#
SUS_VCCP
SUSP#

NTC_V
TURBO_V
BATT_TEMP
VR_IMVP_IMON
VR_CPU_PWROK
ADP_I
ADAPTER_ID

SUSWARN#
MAINPWON
SUSACK#
VGA_PWRGD
PBTN_OUT#
PM_SLP_SUS#
TP_CLK
TP_DATA

CAPS_LED#
PCH_PWR_EN
ACOFF
PCH_PWROK

EC_SPI_CS0#
EC_SPI_SI
EC_SPI_SO
EC_SPI_CLK

ACIN#
LID_SW#

VGA_GATE#
VDDD_HGOOD
ADAPTER_ID_ON#
EC_MUTE#
GPI2
EC_ADAPTER_R
SYSON
BKOFF#

PM_SLP_S3#
PM_SLP_S4#
NOVO#
EC_TS_ON#
EC_FAN_SPEED
NUM_LED#

Reserve for VGA_AC_DET

Change RE14 to 0ohm jump PROCHOT# 52
Change RE30 to 0ohm jump
VR_HOT#
H_PROCHOT#_EC
QE1 2N7002KW_SOT323-3
CE14 47P_0402_50V8J
H_PROCHOT# 5,51,52

for EC version update to EX, manual modify PN to FX

EC_FAN_SPEED RE10 10K_0402_5%
EC_FAN_PWM RE11 10K_0402_5%
LPC_FRAME# RE7 10K_0402_5%
ENBKL RE9 100K_0402_5%

RE52 0_0402_5% RE51 0_0402_5%
TP_CLK RE12 4.7K_0402_5%
TP_DATA RE13 4.7K_0402_5%

USB_ON# RE15 100K_0402_5%
SUSP# RE18 100K_0402_5%
SUSP# RE19 100K_0402_5%
SYSON RE21 100K_0402_5%
SUS_VCCP RE23 100K_0402_5%
EC_ADAPTER_R RE28 100K_0402_5%

EC_ADAPTER 51
PM_SLP_S5# ME_FLASH
AOAC_ON# 40
PCIE_WAKE# 8,9,37,40
VGA_AC_DET 19
ODD_DA_EC# 42

SYSON
EMC Request
CE13 .1U_0402_10V6-K

J80P1
EC_TX
EC_RX
GND1
GND2
ACES_85205-04001

RE35 10K_0402_5% ON/OFF
RE36 10K_0402_5% BKOFF#
RE38 10K_0402_5% LID_SW#
RE40 10K_0402_5% BKOFF#

when mirror, GPG2 pull high
when no mirror, GPG2 pull low

GPG2 RE43 10K_0402_5%
GPG2 RE44 10K_0402_5%
GPG2 RE46 10K_0402_5%

EC_SPI_CS0# RE45 0_0402_5% SPI_CS0#
EC_SPI_SI RE47 0_0402_5% SPI_SI
EC_SPI_SO RE48 0_0402_5% SPI_SO
EC_SPI_CLK RE49 0_0402_5% SPI_CLK

PECI_EC CE15 47P_0402_50V8J
BATT_TEMP CE16 100P_0402_50V8J
ACIN# CE17 100P_0402_50V8J
ON/OFF CE18 1U_0402_6.3V6K

CE19 1U_0402_10V6-K
RE42 10K_0402_5%
QE2 2N7002KW_SOT323-3 ACIN 53

ON/OFF switch

+3VL +3VALW
R82 100K_0402_5% R83 100K_0402_5%
NOVO# NOVO# NOVO_BTN#
D15 BAT54CW_SOT323-3
ON/OFF R85 ON/OFF NOVO_BTN#

+3VALW +3VL
R111 100K_0402_5% R114 100K_0402_5%
ON/OFFBTN# R119 ON/OFF ON/OFF 44
J5 SHORT PADS
J6 SHORT PADS

TP/B Connector

K/B Connector

KSI[0..7] KSI[0..7] 44
KSO[0..17] KSO[0..17]
PWR_CAPS_LED C133 100P_0402_50V8J
PWR_NUM_LED C134 100P_0402_50V8J
CAPS_LED# C117 100P_0402_50V8J KSO16 C91 100P_0402_50V8J
NUM_LED# C118 100P_0402_50V8J KSO17 C88 100P_0402_50V8J
KSO15 C89 100P_0402_50V8J KSO1 C90 100P_0402_50V8J
KSO6 C92 100P_0402_50V8J KSO7 C93 100P_0402_50V8J
KSO8 C94 100P_0402_50V8J KSI2 C95 100P_0402_50V8J
KSO13 C96 100P_0402_50V8J KSO5 C97 100P_0402_50V8J
KSO12 C98 100P_0402_50V8J KSI3 C99 100P_0402_50V8J
KSO14 C100 100P_0402_50V8J KSI14 C101 100P_0402_50V8J
KSO11 C102 100P_0402_50V8J KSI7 C103 100P_0402_50V8J
KSO10 C104 100P_0402_50V8J KSI6 C105 100P_0402_50V8J
KSO3 C106 100P_0402_50V8J KSI5 C107 100P_0402_50V8J
KSO4 C108 100P_0402_50V8J KSI4 C109 100P_0402_50V8J
KSI0 C110 100P_0402_50V8J KSO9 C111 100P_0402_50V8J
KSO0 C112 100P_0402_50V8J KSI1 C113 100P_0402_50V8J

For EMC

14" 15"

+3VS R84 300_0402_5% R90 300_0402_5%

CAPS_LED# NUM_LED#

ACES_88514-02601-071 ME@
ACES_50504-3041-001 ME@

	14"	15"
KB_1	KSI1_14	KSO0_15
KB_2	KSI7_14	KSI2_15
KB_3	KSI6_14	KSI3_15
KB_4	KSO9_14	KSO5_15
KB_5	KSI4_14	KSO1_15
KB_6	KSI5_14	KSI0_15
KB_7	KSO0_14	KSO2_15
KB_8	KSI2_14	KSO4_15
KB_9	KSI3_14	KSI7_15
KB_10	KSO5_14	KSO8_15
KB_11	KSO1_14	KSO6_15
KB_12	KSI0_14	KSO3_15
KB_13	KSO12_14	KSI2_15
KB_14	KSO2_14	KSO13_15
KB_15	KSO7_14	KSO14_15
KB_16	KSO8_14	KSI1_14
KB_17	KSO6_14	KSO10_15
KB_18	KSO4_14	KSI5_15
KB_19	KSO12_14	KSO16_15
KB_20	KSO13_14	KSO17_15
KB_21	KSO14_14	KB_LED_PWR_15
KB_22	KSO11_14	CAPS_LED#_15
KB_23	KSO10_14	VDD_15
KB_24	KSO15_14	NUM_LED#_15

TP/B Connector

+5VS TP_PWR
R160 R141
TP_CLK TP_DATA
TP_CLK TP_DATA
ACES_50503-0060N-001 ME@
For EMC
AZC199-02S.R7G_SOT23-3

For 14"
1	VDD
2	CLK
3	DAT
4	GND
5	TP-L
6	TP-R

For 15"
1	VDD
2	CLK
3	DAT
4	GND
5	TP-L
6	TP-R

TP_LEFT Button SW1 DT2
TP_RIGHT Button SW3 DT4
For 14"

TP_LEFT Button SW2 DT3
TP_RIGHT Button SW4 DT5
For 15"

PWR/B Connector

+3VL
NOVO_BTN#
ON/OFFBTN#
LID_SW#
D17 AZC5xx GND1 GND2
ACES_50503-0060N-001 ME@
LID_SW# 44
For EMC

USB I/O Connector

Right Side USB2.0 Port X 1 (USB/B)

+5VALW +USB_VCCB
U3 2.2U_0603_10V6-K
C119 VIN1 VOUT3 VIN2 VOUT2 VIN3 VOUT1 EN FLAG
USB_ON# USB_ON#
AP2820CMMTR-G1_MSOP8
Low Active 2A USB_OC2# USB_OC2#
C120 1000P_0402_50V7K

+USB_VCCB +3VS
USB20_P0 R67 USB20_P0_CONN
USB20_N0 R66 USB20_N0_CONN
USB20_P3 USB20_N3
HP_OUTR HP_OUTL
RING2_CONN RING3_CONN PLUG_IN
JUSB3
ACES_50505-0184N-P01 ME@

USB20_P0 USB20_P0_CONN
USB20_N0 USB20_N0_CONN
CMM21Y-900M-N_4P

LED

PWR_LED# PWR_LED# LED1 LED4 R142 1.5K_0402_5% +5VALW
D16 AZ525-01F_DFN1006P2E2 LTW-C193TS5

BATT_LOW_LED# BATT_LOW_LED# LED2 LED5 R143 470_0402_5% +3VALW
D18 AZ525-01F_DFN1006P2E2 LTST-C193KFKT-LC

BATT_CHG_LED# BATT_CHG_LED# LED3 LED6 R144 1.5K_0402_5% +5VALW
D19 AZ525-01F_DFN1006P2E2 LTW-C193TS5

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date 2013/08/05	KBD/PWR/IO/LED/TP Conn.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom Document Number ACLLA Rev 1.0
Date: Thursday, December 26, 2013 Sheet 45 of 59

+5VALW to +5VS

+3VALW to +3VS

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VGS=+-25V

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VGS=+-25V

Need short

Id=3.2A

Security Classification	LC Future Center Secret Data			Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	DC V TO VS INTERFACE

Size Custom   Document Number   ACLUA   Rev 1.0

Date: Thursday, December 26, 2013   Sheet   46   of   59

LCFC

AC MODE — VIN — A1

BATT MODE — BATT — B1

PU301 — B+ — A2

PU904
B2 A2 +3VLP
A4 B5
+3VALW

EC_ON — A3 B4

ON/OFF NOVO — B3

PCH_PWR_EN# — 2 — Q25,+3V_PCH
3 — +3V_PCH

EC

DPWROK_EC — 1
PCH_RSMRST# — 4
PBTN_OUT# — 5
PM_SLP_S3#
PM_SLP_S4#
PM_SLP_S5#
PM_SLP_SUS# — 6
PCH_PWROK — 12
SYS_PWROK — 13

PCH

PM_DRAM_PWRGD — 14
H_CPUPWRGD — 15
CPU_PLTRST# — 16

CPU

VR_REDY — 11

PU901 +CPU_CORE — VR_ON — 10

SYSON — 7 — +1.35V PU501

SUSP#,SUSP — 9
Q31 +5VS
Q32 +3VS
PU602 +1.5VS
PU502 +0.675V

SUS_VCCP — 8 — PU701 +1.05VS

NVDD_PWR_EN — Vb (DIS)
+VGA_CORE PU801

DGPU_PWROK
DGPU_PWR_EN — Va (DIS)
+1.5VS_VGA PU601
+1.05VSP_VGA PU702
+3VS_VGA Q27

VGA

Title
Power sequence Block

Size Custom
Document Number
ACLUA
Rev 1.0

Date: Thursday, December 26, 2013 Sheet 47 of 59

LCFC

LAN chip

UL1   100M@

RTL8106EUL-CG
SA000060Q00

Transformer

TL1   100M@

TST1284A LF
SP050008C00

X76 BOM

ZZZ2 H4GX8T@	ZZZ3 M4GX8T@	ZZZ4 H2GX4T@	ZZZ5 H2GX4M@	ZZZ6 M2GX4M@	ZZZ7 M2GX4T@	ZZZ8 S4GX8T@	ZZZ9 S2GX4T@
Hynix	Micron	Hynix	Hynix	Micron	Micron	Samsung	Samsung
X7603212001	X7603212002	X7603212003	X7603212051	X7603212052	X7603212004	X7603212054	X7603212053

ZZZ10   14@   ZZZ11   15@

PCB PN   PCB PN
DAZ0TY00100   DAZ0TZ00100

PCB_MB

UV1   N15VGM@   RV155   N15VGM@   RV159   N15VGM@   RV160   N15VGM@   RV161   N15VGM@

NV N15V-GM GPU   10K_0402_1%   10K_0402_1%   10K_0402_1%   10K_0402_1%
SA000064R00   SD03410028J   SD03410028J   SD03410028J   SD03410028J

Hynix 4G---256X16 *8 pcs   X7603212001

UV5 H4T@	UV6 H4T@	UV7 H4T@	UV8 H4T@	RC100 H4T@
H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	10K_0402_5%
SA00005YL00	SA00005YL00	SA00005YL00	SA00005YL00	SD02810028J
UV9 H4T@	UV10 H4T@	UV11 H4T@	UV12 H4T@	RV159 H4T@
H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	20K_0402_1%
SA00005YL00	SA00005YL00	SA00005YL00	SA00005YL00	SD03420028J

Hynix 2G---256X16 *4 pcs   X7603212051

UV5 H2M@	UV6 H2M@	UV7 H2M@	UV8 H2M@	RC107 H2M@
H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	10K_0402_5%
SA00005YL00	SA00005YL00	SA00005YL00	SA00005YL00	SD02810028J
RV148 H2M@	RV151 H2M@	RV152 H2M@	RV154 H2M@	
10K_0402_1%	10K_0402_1%	10K_0402_1%	10K_0402_1%	
SD03410028J	SD03410028J	SD03410028J	SD03410028J	

Micron 4G---256X16 *8 pcs   X7603212002

UV5 M4T@	UV6 M4T@	UV7 M4T@	UV8 M4T@	RC100 M4T@
MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	10K_0402_5%
SA000060I10	SA000060I10	SA000060I10	SA000060I10	SD02810028J
UV9 M4T@	UV10 M4T@	UV11 M4T@	UV12 M4T@	RV159 M4T@
MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	24.9K_0402_1%
SA000060I10	SA000060I10	SA000060I10	SA000060I10	SD03424928J

Micron 2G---256X16 *4 pcs   X7603212052

UV5 M2M@	UV6 M2M@	UV7 M2M@	UV8 M2M@	RC107 M2M@
MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	10K_0402_5%
SA000060I10	SA000060I10	SA000060I10	SA000060I10	SD02810028J
RV146 M2M@	RV148 M2M@	RV149 M2M@	RV152 M2M@	
10K_0402_1%	10K_0402_1%	10K_0402_1%	10K_0402_1%	
SD03410028J	SD03410028J	SD03410028J	SD03410028J	

Hynix 2G---256X16 *4 pcs   X7603212003

UV5 H2T@	UV6 H2T@	UV7 H2T@	UV8 H2T@	RC107 H2T@
H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	H5TC4G63AFR-11C	10K_0402_5%
SA00005YL00	SA00005YL00	SA00005YL00	SA00005YL00	SD02810028J
				RV159 H2T@
				20K_0402_1%
				SD03420028J

Micron 2G---256X16 *4 pcs   X7603212004

UV5 M2T@	UV6 M2T@	UV7 M2T@	UV8 M2T@	RC107 M2T@
MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	MT41J256M16HA-093G:E	10K_0402_5%
SA000060I10	SA000060I10	SA000060I10	SA000060I10	SD02810028J
				RV159 M2T@
				24.9K_0402_1%
				SD03424928J

Samsung 4G---256X16 *8 pcs X7603212054

UV5 S4T@	UV6 S4T@	UV7 S4T@	UV8 S4T@	RC100 S4T@
K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	10K_0402_5%
SA000063F10	SA000063F10	SA000063F10	SA000063F10	SD02810028J
UV9 S4T@	UV10 S4T@	UV11 S4T@	UV12 S4T@	RV159 S4T@
K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	30.1K_0402_1%
SA000063F10	SA000063F10	SA000063F10	SA000063F10	SD03430128J

Samsung 2G---256X16 *4 pcs X7603212053

UV5 S2T@	UV6 S2T@	UV7 S2T@	UV8 S2T@	RC107 S2T@
K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	K4W4G1646D-BC1A	10K_0402_5%
SA000063F10	SA000063F10	SA000063F10	SA000063F10	SD02810028J
				RV159 S2T@
				30.1K_0402_1%
				SD03430128J

PR9440	PR9434	PR9436
27K_0402_1%	7.5K_0402_1%	0_0402_5%
N15VGM@	N15VGM@	N15VGM@
PR9437	PR9431	PC1277
6.2K_0402_1%	1.74K_0402_1%	5600P_0402_25V7-K
N15VGM@	N15VGM@	N15VGM@

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	*Virtual symbol*	

Size C   Document Number   ACLUA   Rev 1.0

Date: Tuesday, December 31, 2013   Sheet 48 of 59

LCFC

PCB Fedical Mark PAD

NH1 HOLEA — pad_c2p3d2p3n
NH2 HOLEA — pad_c2p3d2p3n
NH3 HOLEA — pad_o2p3x2p8d2p3x2p8n
NH4 HOLEA — pad_o2p3x2p8d2p3x2p8n

FD1 FD2 FD3 FD4 FD5 FD6

H1 HOLEA — pad_SHT7P0X7P05BR10P65X10P3D2P8
H2 HOLEA — PAD_SHAPET5P0X6P0B7P0D2P3
H3 HOLEA — Pad_ct8p0b9p0d2p8
H4 HOLEA — Pad_ct8p0b9p0d2p8
H5 HOLEA — pad_shapet8p8x8p0cb9p0d2p8
H6 HOLEA — pad_shapet8p8x8p0cb9p0d2p8
H7 HOLEA — PAD_CT6P5B5P0D4P0
H8 HOLEA — PAD_CT6P5B5P0D4P0
H9 HOLEA — PAD_CT6P5B5P0D4P0
H10 HOLEA — PAD_CT6P5B5P0D4P0
H11 HOLEA — pad_ct6p0d4p3
H12 HOLEA — Pad_ct6p0b8p0d4p6

H13 HOLEA — pad_cb8p0d7p0
H14 HOLEA — pad_ct6p0shapeb8p0x6p75d2p3
H15 HOLEA — PAD_CT6P0shapeb10p04x10p0d2p8
H16 HOLEA — pad_ct6p0b7p0d2p3
H17 HOLEA — pad_shapet6p8x8p0cb8p0d2p5
H18 HOLEA — PAD_ShapeT5P0X6P0-D
H19 HOLEA — PAD_shapeT5P0X6P0-U
H20 HOLEA — pad_ct5p5b6p0d3p3
H22 HOLEA — pad_ct3p8b6p0d3p3
H23 HOLEA — pad_ct5p5b6p0d3p3
H21 HOLEA — CHASSIS1_GND — pad_ct5p5b8p0d2p5

GP1 PAD_RT2P65X2P2
GP2 PAD_RT2P65X2P2
GP3 PAD_RT2P65X2P2
GP4 PAD_RT2P65X2P2
GP5 PAD_RT2P65X2P2
GP6 PAD_RT2P65X2P2
GP7 PAD_RT2P65X2P2
GP8 PAD_RT2P65X2P2
GP9 PAD_RT2P21X2P99
GP10 PAD_RT2P21X2P99
GP11 PAD_RT2P45X2P5
GP12 PAD_RT2P45X2P5

FFC CONN GROUND PAD

+VGA_CORE   +3VS   +5VALW   +3VALW

C137   1   2   .1U_0402_10V6-K

C135 .1U_0402_10V6-K
C136 .1U_0402_10V6-K

For EMC

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	*Hole*	

Size B | Document Number | ACLUA | Rev 1.0
Date: | Thursday, December 26, 2013 | Sheet 49 of 59

LCFC

Adaptor

TI
BQ24737RGRR
Battery Charger
Switch Mode
PAGE 46

SMBus

Battery
Li-ion
4S1P/41WH

B+

Silergy
SY8208CQNC
Converter
FOR SYSTEM
PAGE 39
EC_ON — EN   PGOOD — ALW_PWRGD
+5VLP/ 100mA
+5VALW/5A

Silergy
SY8206BQNC
Converter
FOR SYSTEM
PAGE 39
EC_ON — EN   PGOOD — ALW_PWRGD
+3VLP/ 100mA
+3VALW/4A

TI
TPS51716RUKR
WQFN20_3X3
Switch Mode
FOR DDR
SYSON — S5
SUSP# — S3
PGOOD
+1.35V/12A
+0.675VS/2A

Onsemi
NCP81101MNTXG
QFN28_4X4
Switch Mode
FOR CPU Core
VR_ON — EN   PGOOD — VGATE
PGOOD_NB
CPU Core/14A/32A

Onsemi
NCP81172MNTWG
QFN24_4X4
Switch Mode
FOR GPU VDDC
VIDs
NVDD_PWR_EN — EN   PGOOD — VGA_PWRGD
+VGA_CORE/31A

Silergy
SY8868QMC
QFN10_2X2
Switch Mode
FOR VDDR
SUSP# — EN   PGOOD
+1.05VS/5A

ANPEC
APL5930KAI-TRG_SO8
LDO
FOR VDDR
SUSP# — EN   PGOOD
+1.5VSP/1A

Silergy
SY8032ABC
SOT23-6
Switch Mode
FOR VDDR
EN   PGOOD
+1.05VSP_VGA/2A

VIN

JDCIN1
APDIN
PF101
APDIN1
7A_24VDC_429007.WRML
PL707
HCB2012KF-121T50_0805
PL708
HCB2012KF-121T50_0805
For EMI request

ACES_50299-00501-003
ME@
ADAPTER_ID
44,53

PC101
1000P_0402_50V7K
@
PC102
470P_0402_50V7K
PC103
470P_0402_50V7K
PC104
1000P_0402_50V7K
@

+3VL
VCCRTC
PD703
RB751V-40_SOD323-2

RTC_VCC

JRTC1
FDK_ML1220-TT28
@

PR9400
1K_0603_5%
change to 1K SD01310018J

BAT_D
PD704
RB751V-40_SOD323-2

53   737_ACP   737_ACN   53

PC1257
0.1U_0402_25V6
PC1256
0.1U_0402_25V6

+1.05VS
PR9405
10K_0402_5%

+1.05VS
PR9406
10K_0402_5%

PR368
0_0402_5%
H_PROCHOT#

+5VALW
PR367
0_0402_5%

PC1258
0.1U_0402_25V6
@

PU1208
CSN PROCHOT# 10
CSP RESET 9
VCC OVSET 8
ILIM UVSET 7
EN TMER 6
GND 5
RT9553AGQW_WDFN10_3X3
@

PR369
0_0402_5%

5,44,52 H_PROCHOT#

PR9409
10K_0402_1%
@

+3VALW
set OVP

PC1259
0.1U_0402_25V6
@

+3VALW
PR9403
35.7K_0402_1%
@

PC1260
0.1U_0402_25V6

PR9410
15K_0402_1%

+3VALW

UVP 12V

PR9417
30K_0402_1%

PR9404
10K_0402_1%

PR9412
10K_0402_5%

PR9411
10K_0402_1%

PR9413
10K_0402_1%
@

+3VALW
PR9407
124K_0402_1%

375K for 15uS
124K for 5uS

44 EC_ADAPTER

PQ204
2N7002KW_SOT323-3

45W current limit 2.8A
65W current limit 3.6A

New solution need verify in SDV
This solution will reverse in next phase

Size
Custom
Document Number
ACLUA
Rev
1.0
Date: Thursday, December 26, 2013 Sheet 51 of 59

LCFC

PH201 under CPU botten side :
CPU thermal protection at 92+-3 degree C
Recovery at 56 +-3 degree C

For KB930 --> Keep PU1 circuit
(Vth = 0.825V)
For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206
PH201, PR205,PR211,PQ201,PR208,PR212

+5VLP
+3VL
+3VS

PU201
VCC TMSNS1
GND RHYST1
OT1 TMSNS2
OT2 RHYST2
G718TM1U_SOT23-8

ADP_I
OTP_N_002
Turbo_V_1
ADP_OCP_2

5,44,51 H_PROCHOT#
44 MAINPWON
44 PROCHOT#

PR205 4.42K_0402_1%
PR206 13.7K_0402_1%
PR207 21.5K_0402_1%
PR208 100K_0402_1%
PR209 10K_0402_1%
PR210 57.6K_0402_1%
PR212 10K_0402_1%
PR213 0_0402_5%
PR214 0_0402_5%
PR215 0_0402_5%
PH201 100K_0402_1%_TSM0B104F4251RZ

PQ201 2N7002KW_SOT23-3
PC203 0.1U_0603_25V7-M
NTC_V_1

JBATT1
EC_SMCA
EC_SMDA
GND1
GND2
SUYIN_200082GR007G232ZR
ME@

VMB2
PF201 8A_24V_F1206HI8000V024T
VMB
PL201 C8BBPH403025-1TAPING_2P
BATT+
PC201 1000P_0402_50V7K
PC202 0.01U_0402_25V7K
PR201 100_0402_1%
PR202 100_0402_1%
PR203 100K_0402_1% +3VALW
PR204 10K_0402_5% BATT_TEMP 44,A/D
BATT_TEMP_IN
EC_SMB_CK1 44,53
EC_SMB_DA1 44,53

JBATT2
EC_SMCA
EC_SMDA
BATT_TEMP_IN
GND1
GND2
SUYIN_200082GR007G232ZR
ME@
VMB2
PD305 AZC199-02S.R7G_SOT23-3
Reverse PD305 For EMI request
PD306 AZ5215-01F_DFN1006P2E2

+3VALW +5VALW +3VALW +5VALW
PR105 10K_0402_1%
PR106 1.78M_0402_1%
PR108 221K_0402_1%
PR110 430K_0402_1%
PR103 499K_0402_1%
PR109 0_0402_5% H_PROCHOT#
PR113 20K_0402_1%
PR114 180K_0402_1%
PR116 430K_0402_1%
PC107 0.1U_0402_25V6
PC126B 220P_0402_50V7K
12.5V
VMB2
PU202B AS393MTR-G1_SO8
PQ101A 2N7002KDWH_SOT363-6
PQ101B 2N7002KDWH_SOT363-6
PQ205 2N7002KW_SOT323-3
VIN
PR353 1M_0402_5%
PR352 1M_0402_5%

VMB2
PR226 280K_0402_1%
PR222 10K_0402_1%
PR224 49.9K_0402_1%
PR225 100K_0402_1%
PR230 100K_0402_1%
PR228 10M_0402_5%
PR221 100K_0402_1%
PR223 100K_0402_1%
PR227 100K_0402_1%
PR229 10K_0402_1%
PC207 0.01U_0402_25V7K
PC108 0.1U_0402_25V6
PU202A AS393MTR-G1_SO8
PQ996B 2N7002KDWH_SOT363-6
PQ996A 2N7002KDWH_SOT363-6
BATT_OUT 53
BATT_LEN# 44
+3VL

PR366 0_0603_5%
PQ202 TP0610K-T1-E3_SOT23-3
PJ201 JUMP_43X39
+VSBP
+20VSB
B+
PR216 100K_0402_1%
PR217 22K_0402_1%
PC204 0.22U_0603_25V7K
PC205 0.1U_0603_25V7-M
PQ203 2N7002KW_SOT323-3
PR219 0_0402_5%
PR220 1K_0402_1%
PC206 1U_0402_6.3V6K
ALW_PWRGD 54
PCH_PWR_EN 44,46
VSBP_1

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date 2013/08/05	BATTERY CONN/OTP

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF
DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013
Sheet 52 of 59
LCFC

Charge Option() bit[8]=1

B+

VIN

BATT+

BATT+

VIN

Confidential

+3VALW   VIN

Security Classification		LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	CHARGER

Document Number   ACLUA   Rev 1.0

Date: Thursday, December 26, 2013   Sheet 53 of 59

change 470P to 10nf for soft start time 2ms

6800pf soft start 2ms
47nf soft start 7ms

Security Classification	LC Future Center Secret Data		Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	PWR_3VALW/5VALW

Size C
Document Number
ACLUA
Rev 1.0
Date: Thursday, December 26, 2013
Sheet 54 of 59

+3VALW

1k for 500K
12k for 670K

PR9350 0_0402_5%   SUSP#   35,44,46,56,57

PC1102 @
0.1U_0402_10V7K

1.35V_GND   1.35V_GND

PR377 0_0402_5%   CPU_DRAMPG_CNTL   5   2A

PR376 0_0402_5%   SYSON   44

1.35V B+   PJ309
JUMP_43X79   @   B+

PR375
10K_0402_1%

PR9414
1K_0402_1%

PR9415
63.4K_0402_1%

S3_1.35V

S5_1.35V

PC1101 0.1U_0402_10V7K

PC1064 PC857   PC856
0.1U_0402_25V6 10U_0805_25V6K 10U_0805_25V6K

44   VDDQ_PGOOD

PU1207
20
19 MODE
18 TRIP
17 S3
16 S5
21 PAD
1   VTTSNS   PGOOD
VLDOIN
2
VTT
3
VTTGND
4
VTTREF
5
TPS51716RUKR_WQFN20_3X3

15 VBST   BST_1.35V   PR380 0_0603_5%   PC1081 0.1U_0603_25V7-M

14 DRVH   PR381 0_0402_5%   UG_1.35V

13 SW   LX_1.35V

12 V5IN   +5VALW

11 DRVL

PQ997
AON6414AL_DFN8-5

PL307
0.47UH_PCMC063T-R47MN_17.5A_20%

PJ317
JUMP_43X118   14A

PJ316
JUMP_43X118   +1.35V

+2A   +1.35V   2A

+0.675VSP   2A

PC1099   PC1100
22U_0805_6.3V6M 22U_0805_6.3V6M

+VTT_REFP   PC1264
1U_0402_6.3V6K

VREF 6
GND 7
REFIN 8
VDDQSNS 9
PGND 10

1.35V_GND   DDR_VREF

PC1265
0.1U_0402_25V6

1.35V_GND

1.35V_GND

PJ315
JUMP_43X79   @
+0.675VSP 2   1 +0.675VS

PR374
30K_0402_1%

PC1263
0.01U_0402_25V7K

PR379
93.1K_0402_1%

1.35V_GND   1.35V_GND

PQ43
AON6954_DFN

PR378
4.7_1206_5%

1.35V_SN

PC1103
1000P_0402_50V9-J

PC1104
1U_0603_25V6M

LG_1.35V

PC1053
22U_0805_6.3V6M

PC1105
330U_2.5V_M

+1.35VP
Vout=1.367V
Iocp min=27A

PJ4
JUMPER
1 2

1.35V_GND

1.35V_GND

+3VALW

500mA

PJ604
2   1
JUMP_43X39
@

PC616
4.7U_0603_6.3V6K

35,44,46,55,57

SUSP#

PR614
0_0402_5%
2   EN_1_5VSP

PC618
.1U_0402_10V6-K
@

PR616
100K_0402_5%
@

+3VS

VFB=0.8V

+5VALW

PC615
1U_0603_25V6M

PU602
6   VCNTL
5   VIN1   VOUT1   3
9   VIN2   VOUT2   4
8   EN
7   POK   FB   2
GND
APL5930KAI-TRG_SO8

PR613
21.5K_0402_1%

PC728
220P_0402_50V7K
@

PR615
24K_0402_1%

+1.5VSP   +1.5VS

500mA

PJ603
2   1
JUMP_43X39

PC617 @
10U_0603_6.3V6M

Security Classification	LC Future Center Secret Data			Title
Issued Date	2013/08/08	Deciphered Date	2013/08/05	+1.35VS_VGA/+1.5VS

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size Custom   Document Number   ACLUA   Rev 1.0

Date: Thursday, December 26, 2013   Sheet   56   of   59

LCFC

VFB=0.6V
Vo=VFB*(1+PR706/PR705)

$V_{FB}=0.6V$

$V_O = V_{FB} \times (1 + PR706/PR705)$

5A

2.5A

SUSP#   35,44,46,55,56

44   SUS_VCCP

22   1.05VGS_PWRGD

23,58   DGPU_PWROK

22,58   EN_VGA

1.05VGS_EN   21

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	+1.05VS/+1.05VS_VGA		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size C	Document Number ACLUA	Rev 1.0
				Date: Thursday, December 26, 2013	Sheet 57 of 59	

CORE_GND CORE_GND

VR_IMVP_IMON 44
+5VALWo
+5VALWo
EC_VR_ON 44
CPU_VR_ON 10

+1.05VSR

VR_HOT# 44
CPU_SVID_DAT 10
CPU_SVID_ALERT# 10
CPU_SVID_CLK 10

+1.05VS +1.05VSR

CPU_VSS_SENSE 12
CPU_VCC_SENSE 10

CORE_GND

B+
PJ708 JUMP_43X79
3A
CPU_B+
32A
CPU_CORE

CPU_PH
CPU_HG_R 2CPU_HG 4
PQ40 AON6414AL_DFN8-5
PQ39 AON6590N_DFN
CPU_LG 4
PL9
0.22UH_SPS-06CZ-R22M-V1_23A_20%

PR617 4.7_1206_5%
PC621 680P_0402_50V7K
For EMI request

VR_CPU_PWROK 10,44

PU908 NCP81101MNTXG_QFN28_4X4

TSENSE

LCFC