# ACLU1&ACLU2

(G40-70 & G50-70)


NM-A271 Rev 1.0 Schematic

Intel Haswell/Broadwell U-Processor with DDRIIIL + AMD Jet-LE/Topaz-XT GPU

2013-12-17

**REV:1.0** 

		LCTU	ture Center Secre	et Data	Title			
	Issued Date	2013/08/08	Deciphered Date	2013/08/05		Cover Page	LCFC	
AND DEF	TRADE SECRET INFOR PARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PROF RMATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY LC FUTURE CENTER NEI'I LOSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUS HER THIS SHEET NOR	STODY OF THE COMPETENT DIVISION OF RE THE INFORMATION IT CONTAINS IT OF LC FUTURE CENTER.	Custo	ACLU.	1&ACLU2	Rev 1.0
					Date:	Thursday, December 19, 2013	ineet 1 of	59



#### Voltage Rails (O --> Means ON , X --> Means OFF)

Voltage Kalls (0-		,,,,			
Power Plane State	B+	+3VALW +5VALW	+3VALW_PCH	+1.35V	+5VS +3VS +1.5VS +1.35VS +1.05VS +0.675VS CPU_CORE +VGA_CORE +3VGS +1.35VGS +0.95VGS
so	0	0	0	0	0
<i>S3</i>	0	0	0	0	x
S3 Battery only	0	0	0	0	x
S5 S4/AC Only	0	0	0	х	х
S5 S4 Battery only	0	х	х	x	x
S5 S4 AC & Battery don't exist	x	x	х	x	x

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+vs	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

#### **USB Port Table**

	USB 2.0 EHCI1	USB 3.0 XHCI			
0	USB Port (Right Side)	400			
1	USB Port1 (Left Side)	1	USB Port1 (Left Side)		
2	USB Port2 (Left Side)	2			
3	Cardreader	3			
4	TOUCH PANEL	4	<i>P</i>		
5	Camera				
6	NGFF(WLAN)				
7					

BOM Structure Table

BOM Structure	BTO Item
0	Not stuff
100M@	100M LAN Part
140	For 14" part
15@	For 15" part
AOAC@	AOAC support part
GIGA@	GIGA LAN Part
JET@	For AMD Jet GPU part
ME@	ME part(connector, hole)
PX@	Discrete GPU SKU part
RANKA@	For VRAM RankA part
RANKB@	For VRAM RankB part
TOPAZ@	For AMD Topaz GPU part
TS@	For support touch panel sku part
UMA@	UMA SKU part
H2@	Hynix 128Mx16 VRAM part
<b>H4</b> @	Hynix 256Mx16 VRAM part
M2@	Micron 128Mx16 VRAM part
M4@	Micron 256Mx16 VRAM part
<b>S2</b> @	Samsung 128Mx16 VRAM part
S40	Samsung 256Mx16 VRAM part
H2GX8@	Hynix 128Mx16 VRAM x8pcs sku
H4GX4@	Hynix 256Mx16 VRAM x4pcs sku
M4GX4@	Micron 256Mx16 VRAM x4pcs sku
CD@	Cost down part

## **SMBUS Control Table**

	SOURCE	VGA	BATT	IT8586E	SODIMM	WLAN WiMAX	Thermal Sensor	РСН	TP Module	charger
EC_SMB_CK1 EC_SMB_DA1	IT8586E +3VALW	X	v	<b>V</b> +3VALW	X	X	X	X	X	v
EC_SMB_CK2 EC_SMB_DA2	IT8586E +3VS	<b>V</b> +3VGS	X	<b>V</b> +3VS	X	X	<b>V</b> +3vs	<b>V</b> +3VALW_PCH	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	x	<b>V</b> +3VS	<b>V</b> +3VS	x	<b>V</b> +3VALW_PCH	X	X

### **PCIE PORT LIST**

Port	Device
1	
2	
3	LAN
4	WLAN
5	Discrete GPU
6	

### EC SM Bus1 address

#### EC SM Bus2 address

# PCH SM Bus address Device Address

vice		De
art Battery	0X16	Thermal Sens
arger	0001 0010 b	\

 Device
 Address

 mal Sensor NCT7718W
 1001\_100xb

 VGA
 0x41(default)

 PCH
 need to update


DDR DIMMA DDR DIMMB Wlan 1010 000Xb 1010 010Xb Rsvd


Security Classification	LC F	uture Center Secre	t Data
Issued Date	2013/08/08	Deciphered Date	2013/08/05


le		
	Notes List	LCFC
е	Document Number	Rev

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONTIDENTIA AND TRADE SCRIET INFORMATION. THIS SHEET MAY NOT BE TRANSFERDED FROM THE CUSTORY OF THE COMMETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION TO CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

ACLU1 &ACLU2
Thursday, December 19, 2013 | Sheet 3








Security Classification LC Future Center Secret Data


Title


Issued Date


2013/08/08 December Date


This electric or Evidence from DRAWNo is the Proportion Property or LC Future Centers. And Contrains Contrained Contrain





























#### Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:


All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/µs.

It is recommended that the 3.3-V rail ramp up first.

The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 µs before VDDC, VDDCI, and VMEMIO start to ramp up.

The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as  $\leq$  50 mV/ $\mu$ s).

For power down, reversing the ramp-up sequence is recommended.



#### CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE


MLPS Bit	Strap Name	Description	RECOMMENDED SETTINGS
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	Define the ROM type when STRAP_BIOS_ROM_EN = 1, Define the primary memory-aperture size when STRAP_BIOS_ROM_EN = 0.  100 = 256MB	×
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	AUD_PORT_CONN_ PINSTRAP[0]	The LSB (least significant bit) of the strap option that indicates the number of audio-capable display outputs.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	1 = PCle GEN3 is supported. 0 = PCle GEN3 is not supported. 0= Not support	х
PS_1[2]	STRAP_BIF_CLK_PM_EN	0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_ FULL_SWING	0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled. 1= Enable	х
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device. 0= Disable	х
PS_2[4]	STRAP_BIF_VGA_DIS	0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	1
PS_2[5]	N/A	Reserved	1
PS_3[1] PS_3[2] PS_3[3]	BOARD_CONFIG[0] BOARD_CONFIG[1] BOARD_CONFIG[2]	Board configuration related strapping, such as for memory ID 000 = Hynix 256M*16 001 = Hynix 126M*16 100 = Samsung 256M*16 011 = Samsung 128M*16 010 = Micron 256M*16 111 = Micron 128M*16	х
PS_3[4] PS_3[5]	AUD PORT CONN_ PINSTRAP[1] AUD PORT CONN_ PINSTRAP[2]	Determines the maximum number of digital display audio endpoints that will be presented to the OS and user.(Combine with PS_0[5]) 111 = No usable endpoints. 110 = One usable endpoints. 110 = Two usable endpoints. 111 = No usable endpoint	11


#### VRAM ID config


M	Memory Type		PU resistor RV33	PD resistor RV36
	Hynix H5TC2G63FFR-11C	100	4.53K	4.99K
128Mx16	Micron MT41J128M16JT-093G	111	4.75K	NC
	Samsung K4W2G1646Q-BC1A	110	3.4K	10K
	Hynix H5TC4G63AFR-11C	000	NC	4.75K
256Mx16	Micron MT41J256M16HA-093G	010	4.53K	2K
	Samsung K4W4G1646D-BC1A	001	8.45K	2K
	Micron MT41K256M16HA-107G	011	6.98K	4.99K


Security Classification	LC Future Center Secret Data			Title				_		
Issued Date	2013/08/08	Deciphered Date	2013/08/05	VGA Notes List				LCFC		
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COSTODY OF THE COMPRETENT DIVISION OF RED DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custor Date:			U1 &A	CLU2	of 59	Rev 1.0




























































## SMSC thermal sensor placed near DIMM





## Address 1001\_100xb




REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"


## FAN Conn











Security Classification	LC Future Center Secret Data			Secret Data Title			
Issued Date	2013/08/08	Deciphered Date	2013/08/05	The	mal sensor/FAN CONN	LCFC	
ISSUED DATE 2013/09/09 DECIPIEDED THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NETHER THIS SHEET MOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC TUTURE CENTER.				Size Custo Date:	Document Number  ***********************************	ACLU2	Rev 1.0





















Security Classification	ation LC Future Center Secret Data			Title			The state of the s	-
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Po	ower sequence Block	LCF	C	
AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY NOT	BE TRANSFERED FROM THE CUS NTER NEITHER THIS SHEET NOR	CENTER. AND CONTAINS CONFIDENTIAL STODY OF THE COMPETENT DIVISION OF THE INFORMATION IT CONTAINS IT OF LC FUTURE CENTER.	Custom	ACLU.	1 &ACLU2	R	ev 1.0
				Date:	Thursday, December 19, 2013 S	Sheet 47 o	f 59	

















## Board ID


Board I	D				
BOARD_IDO	BOARD_ID1	BOARD_ID2	BOARD_ID3	Description	Stuff Resistor
0	0	0	0	14" + Jet-LE sku	RC107,RC108,RC109,RC12
0	1	0	0	15" + Jet-LE sku	RC107,RC101,RC109,RC12
1	0	0	0	14" + Topaz-XT sku	RC100,RC108,RC109,RC12
1	1	0	0	15" + Topaz-XT sku	RC100,RC101,RC109,RC12

Hynix	Micron	Samsug
H4GX4@	M4GX4@	S4GX4@
X7602912002	X7602912051	X7602912004
	X76 BOM	


Security Classification	LC Future Center Secret Data						
Issued Date	2013/08/08	Deciphered Date	2013/08/05	1			
AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY LC FUTURE CENTER N LOSED TO ANY THIRD PARTY WITHOUT	INSFERED FROM THE CUS IEITHER THIS SHEET NOR		a seiz			


	Title	
		Virtual symbol
R	_⊜ize	Document Number Rev
	Cust	ACLU1&ACLU2
	Date:	Thursday, December 19, 2013 Sheet 48 of 59
		1








Security Classification	LCF	uture Center Secre	t Data	Title					
Issued Date	2013/08/08	Deciphered Date	2013/08/05	P	Power Diagram		LCFC		
AND TRADE SECRET INFORDEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAN AUTHORIZED BY LC FUTURE CENTER NE LOSED TO ANY THIRD PARTY WITHOUT P	ISFERED FROM THE CUSTO ITHER THIS SHEET NOR TH	DDY OF THE COMPETENT DIVISI- IE INFORMATION IT CONTAINS		om ACLU1 &ACLU2	Sheet 5	50 of	59	Rev 1.0












Security Classification	n LC Future Center Secret Data			enter Secret Data Title					
Issued Date	2013/08/08	Deciphered Date	2013/08/05	1.	.35VS/+0.675VS	E LC	LCFC		
AND TRADE SECRET INFORDEPARTMENT EXCEPT AS	NG DRAWING IS THE PROPRIETARY PRO MATION. THIS SHEET MAY NOT BE TRAN AUTHORIZED BY LC FUTURE CENTER NE OSED TO ANY THIRD PARTY WITHOUT P	ISFERED FROM THE CUSTO ITHER THIS SHEET NOR TH	DDY OF THE COMPETENT DIVISION OF R&D IE INFORMATION IT CONTAINS	Size Custom	Document Number  ACLU1 & ACLU1	ACLU2	4 50	Rev 1.0	



Security Classification	LCI	-uture Center Secre	et Data	Title				3	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	+1.	5VS/+1.8VGS			LC	Œ
AND TRADE SECRET INFO	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAN- AUTHORIZED BY LC FUTURE CENTER NEI COSED TO ANY THIRD PARTY WITHOUT PI	SFERED FROM THE CUSTO THER THIS SHEET NOR THI	DY OF THE COMPETENT DIVISION OF R. E INFORMATION IT CONTAINS	&D Size Custom	Document Number Thursday, Decemb	<b>ACL</b> 0 er 19, 2013	<b>71 &amp;A</b> (	CLU. 56	<b>2</b>

LCFC

