

Compal Confidential

ZIWB2/ZIWB3/ZIWE1 DIS M/B Schematics Document


Intel Boardwell U Processor with DDR3L AMD Topaz XT / Jet LE

2014-02-10

LA-B091P

REV: 1.0

Security Classification	Com	pal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	Cover Page		
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS JUTHORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD NC. NEITHER THIS SHEET N	OR THE INFORMATION IT CONTAINS	Size C Date:	Document Number LA-B091P Wednesday, February 12, 2014 Sheet 1	of 55	Rev 1.0



Voltage Rails

voitage Hails				
power plane	+ B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFKCORE_AXG +1.8VS +0.75VS +1.05VS
so	0	0	0	0
s3	0	0	0	X
S5 S4/AC	0	0	х	X
S5 S4/ Battery only	0	x	X	X
S5 S4/AC & Battery don't exist	x	X	x	X

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x	Thermal Sensor	0100 1100

PCH SM Bus address

AMD-GPU SM Bus address

Device	Address	Device	Address	
DDR_JDIMM1	1010 000x A0h	Internal thermal sensor	0100 0001	41h
DDR .IDIMM2	1010 010v A4h			

SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	Х	+3VALW	Х	Х	Х	Х	Х
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VS	+3VGS	Х	Х	Х	Χ	+3VS	+3VALW
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	Х	Х	Х	+3 V S	+3VS	X	X
PCH_SML0CLK PCH_SML0DATA	PCH +3VALW	Х	Х	Х	Х	Х	Х	X
SML1CLK SML1DATA	PCH +3VALW	+3VGS	Х	+3VS	Х	X	+3VS	Х

STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

	USB 2.0	Port	3 External USB Port	
	UHCIO	0	USB Port (Left Side)USB3.0	
	oncro	1	USB Port (Left Side)USB3.0	
	UHCI1	2	Touch Screen	
EHCI1	oner	3	Camera	
2.1.0.1.1	UHCI2	4		
		5		
		6		
	oners	7		
	UHCI4	8		
	oncra	9	USB Port (Right Side USB-B	3D)
EHCI2	UHCI5	10	Mini Card(WLAN)	
EHCIZ	oners	11	Card Reader	
	UHCI6	12		
	Uncio	13		

BOM Structure Table

Item	BOM Structure	
ZIWB2 (14")	B14@	П
ZIWB3 (15")	B15@	
ZIWE1 (14")	E14@	
CPU_SA00006SM20	i5_4200U@	П
CPU_SA00007AM00	QFSY@	1
CPU_SA00006SU30	i3_4100U@	
CPU_SA000072Q10	i3 4005U@	
CPU SA00006SX20	i3 4010U@	
LAN 10/100 Transforme	1000	H
LAN GIGA Transformer	GIGA@	
LAN Switch mode	SWITCH@	H
LAN RTL8106E-CG	8106ELDO@	H
LAN RTL8111GS-CG	8111GLDO@	
LAN RTL8106EUS-CG	8106ESW@	
LAN RTL8111GUS-CG	8111GSW@	!
Audio_233	233@	
Audio_233VB	233VB@	Ц
For B15	Docking@	
For B14, E14	NoDocking@	
For Deep Sleep	DS3@	
For No Deep Sleep	NoDS3@	
WLAN Support ISCT	ISCT@	П
WLAN No Support ISCT	NoISCT@	
For Intel ZERO ODD	ZODD@	П
For No Intel ZERO ODD	NoZODD@	
For Green CLK	GCLK@	Ħ
For No Green CLK	NoGCLK@	
For No Green CLK	NoGCLKDIS@	Only in DIS Schematic
Green CLK IC For DIS	GCLKDIS@	H,
Green CLK IC For UMA	GCLKUMA@	
010011 0211 10 101 0121	COLITOILIE	₽
GPU support Dual Rank	DR@	Only in DIS Schematic
GPU Jet LE	JET@	h, 212 20
GPU Topaz XT	TOPAZ@	1
For DIS	PX@	H
For UMA	UMA@	
		₽
Camera	COMS@	1
ADG (G ====:::)	660	
APS (G-sensor)	GS@	
Touch Screen	TS@	
HDMI	HDMI@	
USB 2.0	USB2@	l
USB 3.0	USB3@	
Full HD Panel (2 Lane	FHD@	
ENE EC 9012	9012@	
HDMI Royalty	45@	
Connector	ME@	
VRAM indentify	X76@	No USE
Un-pop component for EMI	@EMI@	NO USE
Un-pop component for ESD	@ESD@	11
DA600140000	PCB_14_DIS@	Γ
DA600141000	PCB_14_UMA@	1
DA600140100	PCB_15_DIS@	1
DA600141100	PCB_15_UMA@	1
		ı

Security Classification	Corr	pal Secret Data	Co	mpal Electronic	cs. Inc.	
Issued Date	2011/06/24	Deciphered Date	Notes Li	et	•	
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP IMATION. THIS SHEET MAY NOT BE TRANS IUTHORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOUT PR	e Document Number	LA-B091P		Rev 1.0	

Topaz XT_VRAM_STRAP

X76@ X76@

		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
2GBytes	ZZZ01 TH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	0	0	0	0	NC	4.75K
1GBytes	ZZZ02 TS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	1	0	0	1	8.45K	2K
1GBytes	ZZZ03 TM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	2	0	1	0	4.53K	2K
1GBytes	ZZZO4 TH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	3	0	1	1	6.98K	4.99K
2GBytes	ZZZ05 TM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	4	1	0	0	4.53K	4.99K
2GBytes	ZZZ06 TS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	5	1	0	1	3.24K	5.62K
1GBytes	ZZZ07 TM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	6	1	1	0	3.4K	10K
2GBytes	ZZZ08 TM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	7	1	1	1	4.75K	NC









Jet LE_VRAM_STRAP

X76@ X76@

		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
1GBytes	ZZZO9 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K
1GBytes	ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K
1GBytes	ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K
2GBytes	ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K
2GBytes	ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K
2GBytes	ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K
2GBytes	ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K
1GBytes	ZZZ16 JM1G2@	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC










Power-Up/Down Sequence

"Mars" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

- All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/µs.
- The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- · VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).


 • For power down, reversing the ramp-up sequence is recommended.



R_pu (Ω)	R_pd (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111
Note: 0402	1% resistors	are required.


Security Classification Compal Secret Data				Compal Electronic	s, Inc.		
Issued Date 2011/06/24 Deciphered Date 2012/07/12				Title	VGA Notes List		
THIS SHEET OF ENGINEEDI	NO DRAWING IS THE BRODRIETARY BROD	EDTY OF COMPAN ELECTRO	ONICS. INC. AND CONTAINS CONFIDENTIAL		VGA NOTES LIST		
	MATION, THIS SHEET MAY NOT BE TRANS			Size	Document Number		Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS					LA-B091P		1.0
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Waterday Calanas 10 0014 Chart		





Interleaved Memory BDW_ULT_DDR3L(Interleaved) <16> DDR A D[0..15] AP58 SB DO0 AK56 SB DO1 AK56 S AH89 SA DOO 1 AH80 SA DOO 1 AH90 SA DOO 1 AH SA_CLK#0 AU37 SA_CLK0 SA_CLK#1 SA_CLK1 AY36 <17> DDR B D[0..15] > M_CLK_DDR#2 <17> > M_CLK_DDR2 <17> > M_CLK_DDR#3 <17> > M_CLK_DDR3 <17> SB CK1 DDR_CKE2_DIMMB <17> DDR_CKE3_DIMMB <17> SA_ODT SB_ODT0 <16> DDR_A_D[16..31] DDR_A_RAS# <16> DDR_A_WE# <16> DDR_A_CAS# <16> SB RAS SB WE SB CAS > DDR_B_RAS# <17> > DDR_B_WE# <17> > DDR_B_CAS# <17> <17> DDR_B_D[16..31] AU35 DDR A B AV35 DDR A B AY41 DDR A B DDR_A_BS0 <16> DDR_A_BS1 <16> DDR_A_BS2 <16> DDR_A_MA[0..15] <16> > DDR_B_BS0 <17> > DDR_B_BS1 <17> > DDR_B_BS2 <17> DDR_B_MA[0..15] <16> DDR A D[32..47] <17> DDR_B_D[32..47] > DDR B DQS#[0..1] <17> ■ DDR A DQS#[2..3] <16> DDR_B_DQS#[2..3] <17> > DDR A DQS#f4..5l <16> DDR_B_DQS#[4..5] <17> DDR A DOS#16 71 <16> DDR B DQS#[6 7] <17> <16> DDR A D[48..63] DDR A DQS[0..1] <16> <17> DDR B D[48..63] > DDR_B_DQS[0..1] <17> SB_DQSP0 SB_DQSP1 SB_DQSP2 SB_DQSP3 SB_DQSP4 SB_DQSP4 SB_DQSP5 SB_DQSP6 SB_DQSP7 > DDR A DQS[2..3] <16> DDR_B_DQS[2..3] <17> DDR_A_DQS[4..5] <16> DDR_B_DQS[4..5] <17> DDR_A_DQS[6..7] <16> DDR_B_DQS[6..7] <17> +SM_VREF_CA <16> +SM_VREF_DQ0 <16> +SM_VREF_DQ1 <17> Security Classification Compal Electronics, Inc. Compal Secret Data HSW MCP(2/11) DDRIII Issued Date Deciphered Date LA-B091P





RTC Battery

W=20mils R19 1 2 0 0402 5%


Safty suggestion remove EE side ,Keep PWR side


≠RTCRATT

+RTCVCC

C5 1U_0402_6.3V6K

Security Classification					Compal Electronics, 1	nc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title HSW MCP(3/11) RTC,SATA,XI			XDP
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY COMPAL ELECTRONICS, II OSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD NC. NEITHER THIS SHEET N	OR THE INFORMATION IT CONTAINS	Size C	Document Number LA-B091P Wedgesday, Eshaper 12, 2014 UShoot	7 at	Rev 1.0





Security Classification Compal Secret Data

Title Secret Data

Title Secret Data

Security Classification Compal Secret Data


Title Secret Data

Security Classification Compal Secret Data


Title Secret Data

Security Classification Compal Sec












Security Classification					Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	HSW MCP(7/11) PCIE,USB	
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROF MATION. THIS SHEET MAY NOT BE TRANS UTHORIZED BY COMPAL ELECTRONICS, I DSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD NC. NEITHER THIS SHEET N	Y OF THE COMPETENT DIVISION OF R&D IOR THE INFORMATION IT CONTAINS	Size C	LA-B091P	Re

















Security Classificati	curity Classification Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	HSW MCP(8/11) Power		
AND TRADE SECRET IN DEPARTMENT EXCEPT	ERING DRAWING IS THE PROPRIETARY PROI FORMATION. THIS SHEET MAY NOT BE TRANS AS AUTHORIZED BY COMPAL ELECTRONICS, SCLOSED TO ANY THIRD PARTY WITHOUT PR	SFERED FROM THE CUSTOD INC. NEITHER THIS SHEET N	OY OF THE COMPETENT DIVISION OF R&D NOR THE INFORMATION IT CONTAINS	Size C	Document Number LA - B091P Wednesday, February 12, 2014 Sheet 12	of 55	Rev 1.0



CHINAFIX







Security Classification				Compal Electronics, Inc.			
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title HSW MCP(10/11) GND			
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A		FERED FROM THE CUSTOD NC. NEITHER THIS SHEET N		Size C	Document Number LA-B091P Wednesday, February 12, 2014 Sheet 14	Rev 1.0	











CFG Straps for Processor





Physical D	Pebug Enable (DFX Privacy)
CFG3	1: DISABLED 0: ENABLED; SET DEX ENABLED BIT IN DEBUG INTERFACE MSR




Display Port Presence Strap					
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port				
	0 : Enabled; An external Display Port device is connected to the Embedded Display Port				

Securi	Security Classification Compal Secret Data				Compal Electronics, Inc.		
_	Issued Date 2011/06/24 Deciphered Date 2012/07/12			Title	HSW MCP(11/11) RSVD		
AND TE	AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE THANSFERIED FROM THE CUSTOOT OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.				Size C Date:	Document Number LA-B091P Wednesday, February 12, 2014 Sheet 15 of	Rev 1.0











Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title CLINI DOLE (DD	
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD' NC. NEITHER THIS SHEET N	OR THE INFORMATION IT CONTAINS	SUN PCIE/DP Size Documen(TROmber Custom LA-B091P	lev 1.0







+VGA_CORE		10uF	2.2uF	1uF	0.1uF
VDDC	TBD	,	16	4	,
VDDCI	3.5A	,	10	4	•

+0.95VGS		10uF	1uF	0.1uF
PCIE_VDDC	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

+1.35VGS		10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	5	0

+1.8VGS		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR		1	1	0
+DP_VDDC		0	1	1

10uF

25mA


1uF

0.1uF

0


+3VGS

VDDR3





Security Classification	cation Compal Secret Data			Compal Electronics, Inc.
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title CLIAL D.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. RETHER THIS SHEET NOT REIN EXPONATION IT CONTAINS			SUN_Power Size Document Number Flev 1.0	





Security Classification Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title OLINI BATTA
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANSI JUTHORIZED BY COMPAL ELECTRONICS, II OSED TO ANY THIRD PARTY WITHOUT PRI	SUN MEM Size Document Nomber LA-B091P Date: Wednesday, February 12, 2014 Sheet 22 of 55		









Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title
AND THADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE COSTODY OF THE COMPETENT DIVISION OF HISD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY RETUSED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL FLECTRONICS. INC.				Sun VRAM A Lower Size DocumenTNDmber LA-B091P





Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2013/01/11	Deciphered Date	2013/12/31	Title
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FHOM THE COUSTOUY OF THE COMPETENT DIVISION OF RED DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE LISED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.				Sun VRAM A Upper Size Document Romber LA-B091P




















[Security Classification					Compal Electronics, Inc.	
	Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	Mini-Card/NEW Card/SIM	٦
	AND THADE SECRET INFORMATION. THIS SHEET MAY NOT BE THANSFERRED FHOM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number Rev	í.o































Security Classification	Con		Compal Electronics, Inc.				
Issued Date	Issued Date 2011/06/24 Deciphered Date 2012/07/12				P24-CardRead/RTS5229		
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROF MATION. THIS SHEET MAY NOT BE TRANS IUTHORIZED BY COMPAL ELECTRONICS, I OSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD NC. NEITHER THIS SHEET N	OR THE INFORMATION IT CONTAINS	Size C Date:	Document Number LA-B091P Wednesday, February 12, 2014 Sheet 40	of 55	Rev 1.0


А






Security Classification Compal Secret Data Security Classification Compal Secret Data 2012/07/12 Designered Data 2012/07/12					Compal Ele	ectron	ics.	In	c.	
Issued Date	2011/06/24	Title	GCLK			П				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTRANS CONFIDENTIAL AND TRADES SCREET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE ISSEN BY OR DISCUSSED TO AMY THEIR DRATTY WITHOUT PRICING PRICITED (CONSENSE OF COMPAL ELECTRONICS INC.) LA-B091P									Rev 1.0	
				Date:	Wednesday, February 12, 2014	Sheet	41	of	55	

Desc. Yestesses







ADP_ID


AC Adapter 90W 65W
R(K ohm) open 10
ADP_ID(V) 3.3 1.65
Detection voltage >2.64 1.32~1.98



Security Classification	(Compal Electronics, Inc.				
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	DWD DOIN / DTO Dottom		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETA	IDENTIAL	PWR DCIN / RTC Battery Document Number		Rev		
AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONTIDEN BALL NOT THE CONTROL OF THE COMPACT INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECEING DOCUMENT NUMBER AND THE WINDOW OF THE COMPETENT DIVISION OF RECEING THE CONTROL OF THE COMPETENT DIVISION OF THE CONTROL OF THE COMPETENT DIVISION OF THE CONTROL OF THE CONTROL OF THE COMPETENT DIVISION OF THE CONTROL OF TH						
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITH	HOUT PRIOR WRITTEN CONSEN	TOF COMPAL ELECTRONICS, INC.	Date:	Wednesday, February 12, 2014 Sheet 43	of	55








Module model information RT8207M_V1.mdd For Single layer RT8207M_V2.mdd For Dual layer Pin19 need pull separate from +1.5VP. 0.75Volt +/- 5% If you have +1.5V and +0.75V sequence question, EMI@ PL501 HCB2012KF-121T50 0805 you can change from +1.5VP to +1.5VS. TDC 0.7A Peak Current 1A 2.2_0603_5% +1.35VP +0.675VSP DH 1.35V PC50 0.1U_0603_25V7K РАГ PQ501 AON7408L DFN8-5 VITGNI Change CS R to your estimation value PL502 1UH +-20% 11A 7X7X3 MOLDING +1.35VP RT8207MZQW_WQFN20_3X3 1U_0603_10V6K VDDP VTTREF @EMI@ PR503 4.7 1206 5% 5.1 0603 5% VDDQ +1.35VP PQ502 ESR=15m ohm PC509 0.033U_0402_16V7K @EMI@ PC513 680P_0402_50V7K 83 PC512 1 1U_0603_10V6K +5VALW 8.2K 0402 1% +1.35VP PR507 887K_0402_1% Change FB Rtop to 8.2K for 1.35V MOSFET: 3x3 DFN Co-Lay H/S Rds(on): 27mohm(Typ), 34mohm(Max) Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C PR508 10K_0402_1% @ PR509 <35,42> SYSON L/S Rds(on): 9.9mohm(Typ), 13mohm(Max) Idsm: 13.5A@Ta=25C, 11A@Ta=70C Mode Level +0.75VSP VTTREF 1.5V 0_0402_5% S5 off off @ PC514 0.1U_0402_10V7K S3 off on Choke: 7x7x3 S0 on Rdc=8.3mohm(Typ), 10mohm(Max) Note: S3 - sleep; S5 - power off @PR510 Switching Frequency: 285kHz @PJ501 <35,42,49,50> SUSP# 0_0402_5% Ipeak=10A +1.35VP +1.35V Iocp~13A PR505 OVP: 110%~120% @PJ502 <16> DDR_VTT_PG_CTRL 0_0402_5% MOSFET footprint: SIS412DN 0.1U_0402_10V7K +0.675VSP +0.675VS Compal Electronics, Inc. Security Classification Compal Secret Data 2012/07/12 Issued Date 2011/06/24 Deciphered Date RT8207M THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT HINFORMATION IT CONTAINS 1.0 BE BDW MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Wednesday, February 12, 2014





Issued Date

2012/07/12

+1.8VGS-+0.95VVGS

BE_BDW February 12, 2014

Size Document Number Custom

Deciphered Date


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R8D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



-0+1.5VS

JUMP_43X79

Module model information SY8003_V1.mdd



Note: When design Vin=5V, please stuff snubber to prevent Vin damage


Vout=0.6V* (1+Rup/Rdown)


Issued Date 2011/06/24 Deciphered Date 2012/07/12 Title THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIA AND TRADE SECRET INFORMATION. THIS SHEET HAWN NOT BE ITRANSFERED FROM THE CUSTODOTY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE OFFICE MORNATION IT CONTAINS BE_BDW	ſ	Security Classification	Con	npal Secret Data			Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL Size DOCUMENT Number AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS BE BDW					- 1- 1]	.1 EVC		
WAY BE USED BY ON DISCLOSED TO ANY THIRD PARTY WITHOUT PAID WAITTEN CONSENT OF COMPALE ELECTRONICS, INC. Date: Wednesday, February 12, 2014 Sheet 49 of 55		THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL Size DOCUMENT NUMBER OF CONTROL STATES OF CONTROL SIZE DOCUMENT NUMBER OF							




Module model information SY8208D V1.mdd

EN pin don't floating If have pull down resistor at HW side, pls delete PR2








+CPU_CORE

24 X 22u/0603



Security Classification	,				Compal Electronics, Inc.
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	DWD DDOOFGOOD DEGOUDING
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PROF RMATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY COMPAL ELECTRONICS, OSED TO ANY THIRD PARTY WITHOLIT PR	SFERED FROM THE CUSTOD INC. NEITHER THIS SHEET I	NOR THE INFORMATION IT CONTAINS	Size Custor	PWR-PROCESSOR DECOUPLING Document Number BE_BDW Rev 1.0

Version change list (P.I.R. List)

Page 1 of 1 for PWR

			101 1 111		
Item	Reason for change	PG#	Modify List	Date	Phase
1					
2					
3					
4					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification Compal Secret Data Compal Electronics, Inc.

Issued Date 2011/06/24 Deciphered Date 2012/07/12 Title PID PRICE OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL SIZE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. SIZE DOCUMENT NUMBER OF CUSTOM BE BE BDW

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL SIZE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALE LECTRONICS, INC.

BE BDW

THE Wednesday, February 12, 2014 Sheet 54 of 55

ZIWB2/ZIWB3/ZIWE1 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE FVT 1	TO DVT
1	P. 36	Modify DP_SEL schematic	Because the first design is wrong.	10 211
2	P. 34	Delete D28	It already reserve in sub BD	
3	P. 36	Modify HPD schematic	Because the first design is wrong.	
4	P. 36	Modify DP AUX schematic	Cap already reserve in sub BD	
5	P. 20	Reserve +1.05VS to +0.95VGS	AMD's suggestion	
6	P. 33	Add D26 for ESD		
7	P. 42	Add RV198, RV199	AMD's suggestion	
8	P. 22~24	Add GPU Termination Resistance	AMD's suggestion	
1	P. 35	change U11.111 power rail to +3VLP	It only use +3VLP	TO PVT
2	P. 33	un-pop R294, pop R295.	B series's LED need to follow E series	
3	P. 10	Add R247, R248	For BIOS Stap Pin	
4	P. 20	Add RV60, delete RV36	for GPU Sequence	
5	P. 20	Add RV61, delete RV240	for GPU Sequence	
6	P. 37	Change DP Switch IC solution	For HDMI audio issue	
7	P. 35	Add C197 for ESD		
8	P. 33	Add C198 for ESD		
9	P. 30	Add C199 for ESD		
1 2	P. 33 P. 38	Reserve R298, R299 for DC-in LED control Change DL1 and DL2 footprint for ESD	To avoid LED shimmer	TO PRE-MP

Security Classification	Com	npal Secret Data			Compal Electronics. In	<i>c</i>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	IIII DIDI		
THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY P IRMATION. THIS SHEET MAY NOT BE TR IS AUTHORIZED BY COMPAL ELECTRONI BLOSED TO ANY THIRD PARTY WITHOUT	ROPERTY OF COMPAL ELE ANSFERED FROM THE CU CS, INC. NEITHER THIS SH	ECTRONICS, INC. AND CONTAINS CONFIDI ISTODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS WIT OF COMPAL FILECTRONICS, INC.	PELAL FISSIZE Custor			Rev 1.0
MAT BE OSED BY ON DISC	COSED TO ANT THIND FAITH WITHOUT	THION WHITTEN CONSE	41 OF COME AL LELCTHONICS, INC.	Date:	Wednesday, February 12, 2014 Sheet 55 of	55	