Vinafix

Enrico Caruso 14 Muxless Schematics Document Ivy Bridge & Sandy Bridge

Intel PCH

2012-01-03

REV: X02

DY: None Installed

PSL: 10mW internal schematic


UMA: UMA ONLY installed

OPS: Optimus solution installed.


Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.

LPC: Reserve for LPC debug card

POP: Reserve for solve "POP" sound iuuse



http://www.vinafix.vn



Chief River Schematic Checklist Revision 1.5 Schematics Notes The signal has a weak internal pull-down.
Note: the internal pull-down is disabled after PLTRST# deasserts. SPKR If the signal is sampled high, this indicates that the system is strapped to the 'No Reboot " mode (Panther Point will disable the TCO Timer system reboot feature). This signal has a weak internal pull-up TNTT3 3V# Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled low. Leave as "No Conne Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high NOTE: This signal should be pulled down to GAD through 330 kOhms resistor GNT3#/GPIO55 GNT[3:0]# functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are should be tied to the Vcc3 3 power rail. GNT2#/GDT053 This signal is a strap for selecting DMT and FDT termination voltage.

For Ivy Bridge processor only implementation:
DF_TVS needs to be pulled up to VccDFTERM power rail through 2.2 kOhms \$5% resistor.

DOU VOODETERM PCI SATAIGD/ SPT

SATA 2GP / GPT036

GPIO37 HDA DOCK EN

DF TVS

/GPIO33

HDA SYNC

CDTO15

I. DDC DATA

DVO_CTRLDATA

DDPC CTRIDATA ODPD_CTRLDATA

CDTO28

GPI029/

151011 1.5	
	Γ
used, they	

For future processor compatibility: It needs to be connected to PROC_SELECT through a 1.0 kOhms § 5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms § 5% pull-up resistor Bitll Bit 10 Boot BIOS Destination

NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Panther Point require SPI flash connected directly to the Panther Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS

Destination Select to LPC/PCT by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GDE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile.

This signal has a weak internal pull-down.
NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled.

This signal has a weak internal pull-down NOTE: The internal pull-down is disabled after PLTRST# deasserts.
NOTE: This signal should not be pulled high when strap is sampled. High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking

insolation logic. This is a mattive-low-signal. When deasserted the external docking witch is ni isolate mode. When asserted the external docking switch electrically connects the IntelR ED Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPI033. Signal has a weak internal pull-down

strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default). If sampled high, the Flash Descriptor Security will be overridden This strap should only be asserted high via external pull-up in manufacturing/debug environments Note: The weak internal pull-down is disabled after PLTRST# deasserts.

Asserting the HDA_SDO high on the rising edge of PWROK will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode and must not be asserted after manufacturing/ debug. This signal has a 20k internal pull down

resistor.
This signal has a weak internal pull-down.
On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled Noeds to be pulled High for Chief River platform.

Note: HDA_SYNC signal also serves as a strap for selecting VRM voltage to the PCH. The strap is

sampled on the rising edge of RSMRST# signal. Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vimmin at PCH input.Therefore, platform may need to isolate this signal from the codec during the strap phase. Refer to the example circuits provided in the latest Chief River platform design guide. TLS Confidentiality Low (0) Intel ME Crypto Transport Layer Security (TLS) cipher suite with no High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality

This signal has a weak internal pull-down.
NOTE: The weak internal pull-down is disabled after RSMRST# deasserts.
NOTE: A strong pull-up may be needed for GPIO functionality. LVDS Detected.

When 'l'- LVDS is detected; When '0'- LVDS is not detected. This signal has a weak internal pull-down NOTE: The internal pull-down is disabled after PLTRST# deasserts.

Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected This signal has a weak internal pull-down.
NOTE: The internal pull-down is disabled after PLTRST# deasserts.

Port C Detected When '1'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down.

NOTE: The internal pull-down is disabled after PLTRST# deasserts.

Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts.

The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.If not used, 8.2-k to 10-k pull-up to +V3.3A power-rail. GPIO28 signal also needs to be pulled up to 3.3V_SUS with 4.7K resistor to ensure proper strap setting when use as the chipset test interface.Refer to the latest platform debug design guide and platform design guide for more details.

WOTE:This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# descepte

GPIO29 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GPIO.29 can be used as a normal GPIO. A soft strap determines the functionality of GPIO.29, either as SLP_LAN# or GPIO. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap GPIO functionality, then SLP_LAN# functionality is no longer available, and be used as a normal GPIO (default to GPI).

Processor Strapping

Chief River Schematic Checklist Revision 1.5

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[0]		Connect a series 1 kOhma resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND.	
CFG[2]	PCIe Static x16 Lane Numbering Reversal.	1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed	1
CFG[4]	Display Port Presence strap	1:Disabled - No Physical Display Port attached to Embedded DisplayPort No connect for disable 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull-down to GND through a 1K § 5% resistor to enable port	1
CFG[6:5]	PCIE Port Bifurcation Straps	00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express	1
CFG[17:7]	Reserved configuration lands. A test point may be placed on the board for these lands.		

Power Plane

D

D

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
5V_S0 333V_S0 116V_S0 116V_S0 115V_S0 115V_S0 105V_STTT 085V_S0 0075V_S0 0075V_S0 VCC_CORE VCC_GFKCORE 1D6V_VGA_S0 333V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	80	CFF Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALM in Sx

Sandy Bridge + Ivy Bridge Compatibility Requirements

Chief River Schematic Checklist Revision 1.5

Pin Name	Configuration	Schematic Notes
DDR3 VREF	Sandy Bridge + Ivy Bridge	DDR3 VREF M1 and M3 Guidelines are required. Note: The M3 traces are routed to the Sandy Bridge Processor reserved pins.
	Ivy Bridge	No change.
PROC_SELECT#	Sandy Bridge + Ivy Bridge	Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a lK \$5\$ series resistor. PROC_SELECT# also needs a 2.2K \$5\$ pull up resistor to PCH VccDFTERM rail
DF_TVS	Ivy Bridge	No change.
VCCIO VR Implementation	Sandy Bridge + Ivy Bridge	The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a requirement for a separate VCCIO VR for Sandy Bridge + Ivy Bridge compatibility.
	Ivy Bridge	No change.
VCCSA_SEL connection to	Sandy Bridge + Ivy Bridge	VCCSA_SELECT[0:1] which should be connected to VID[1:0] of the System Agent (SA) VR controller.
VCCSA_VID[1:0] lines	Ivy Bridge	No change.
Layout Requirement	Sandy Bridge + Ivy Bridge	The total motherboard length for a pair of consecutive PCI Express Tx lanes be length matched within 100 mils (2.54 mm)
Gen3	Ivy Bridge	No change.
GT Core VR Implementation	Sandy Bridge + Ivy Bridge	Depending on the PDDG specifications, some IVB GT2 SKUs may require a new VR controller and 2 phase VCC GT core VR.
	Ivy Bridge	No change.
Processor PCI Express	Sandy Bridge + Ivy Bridge (PCIe Gen3):	To support Gen 3 PCI Express Graphic, the value of the AC coupling capacitor should be 180 - 265 nF.
Graphics Guidelines	Ivy Bridge	No change.

PCTE Routing

PCIE	Routing
LANE1	x
LANE2	х
LANE3	Mini Card1(WLAN)
LANE4	x
LANE5	x
LANE6	Onboard LAN
LANE7	x
LANE8	x

USB Table


Pair	Device
0	х
1	USB Ext. port 1
2	x
3	x
4	x
5	CARD READER
6	x
7	x
8	USB Ext. port 2
9	USB Ext. port 3
10	x
11	Mini Cardl (WLAN)
12	CAMERA
13	х

SATA Table


	SATA
Pair	Device
0	HDD1
1	x
2	x
3	x
4	ODD1
5	x

Wistron Corporation Table of Content °X02 Enrico Caruso 14 MLK DIS F

Α



5 4 3 2 1 1 SSID ≠ CPU



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (THERMAL/CLOCK/PM)


Size
Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

<Variant Name>

http://www.vinafix.vn

SSID = CPU




http://www.vinafix.vn

X02

CPU (DDR)

Enrico Caruso 14 MLK DIS

inafix ssid = CPU



http://www.vinafix.vn

CPU (RESERVED)


X02


Enrico Caruso 14 MLK DIS




Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE(DC)	0.3-1.35	53
VAXG(DC)	0-1.3	33
VCCIO	1	8.5
VDDQ	1.5	10
VCCSA	0.9	6
VCCPLL	1.8	1.5

Refer to PDDG rev 0.8











SSID DE CPU





http://www.vinafix.vn

Vistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size Document Number

A3 Document Number

A3 Document Number

CPU (VSS)

Size Princio Caruso 14 MLK DIS


X02


X02

Vinafix (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. XDP http://www.vinafix.vn X02 Enrico Caruso 14 MLK DIS

















http://www.vinafix.vn


Wistron Corporation
21F, 88, Sec.1, Hsin Tal Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.


PCH (LVDS/CRT/DDI)


Enrico Caruso 14 MLK DIS


X02














Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


X02

PCH (GPIO/CPU)

Enrico Caruso 14 MLK DIS

http://www.vinafix.vn






Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccI0	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	биA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04


-- 1: -- 1: (--:) -- (-:)

Refer to PCH EDS V1.5 (General DC Characteristicschipset)




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. PCH (POWER1) Size A3 X02


Enrico Caruso 14 MLK DIS







































http://www.vinafix.vn

Title

| DCIN Jack | Size | Document Number | Enrico Caruso 14 MLK DIS | Rev X01 |
| Date: Tuesday, January 03, 2012 | Sheet 38 of 104




Batt Connecter



For actual location, need to be swap all pin


Placement: Close to Batt Connector




http://www.vinafix.vn


Vistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


BATT CONN
Size A3 Document Number Enrico Caruso 14 MLK DIS X01
Date: Tuesday, January 03, 2012 Sheet 39 of 104








http://www.vinafix.vn













SSID PWR.Plane.Regulator_1p8v


APL5930 for 1D8V_S0

+1.8V_RUN
Design current = 1.086A









DCBATOUT LCD

C4906 SC1KP50V2KX-1GP

For EMI request


ME2N7002DKW-G-GP

Wistron Corporation


X02

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih Taipei Hsien 221, Taiwan, R.O.C.

LCDVDD



SSID - VIDEO HDMI Level Shifter & CONNECTOR HDMI CONN HDMI_DATA2_R_C_CON Q5103 HDMI CLK R C 1 R5101 2 HDMI CLK R C CON HDMI DATA1 R C 1 R5106 2 HDMI DATA1 R C CON R5123 2N7002BK-GP 0R2J-2-GP 0R0402-PAD 0R0402-PAD HDMI_DATA1_R_C#_CON HDMI CLK R C# 1 R5102 2 HDMI CLK R C# CON HDMI_DATA1_R_C#_1 R5105 2 HDMI_DATA1_R_C#_CON 84.07002.131 0R0402-PAD 0R0402-PAD HDMI DATAO R C# CON 2nd = 84.2N702.W31 changed R5101,R5102 to short pad, changed R5105,R5106 to short pad, removed TR5103 CMC footprint removed TR5101 CMC footprint HDMI CLK R C# CON 3rd = 84.2N702.J31 0 12 0 13 × 0 14 × 0 15 R5113 100KR2J-1-GP 5V CRT S0 R (G) 1 R5104 2HDMI_DATA0_R_C_CON 1 R5108 2HDMI_DATA2_R_C_CON HDMI_DATA0_R_C 0R0402-PAD 0R0402-PAD SKT-HDMI19P-63-GP-II 22.10296.171 HDMI_DATA0_R_C# 1 R5103 2 HDMI_DATA0_R_C#_CON HDMI_DATA2_R_C#1 R5107 2 HDMI_DATA2_R_C#_CON 0R0402-PAD 2nd = 22.10296.581 changed R5103,R5104 to short pad, removed TR5102 CMC footprint changed R5107,R5108 to short pad, removed TR5104 CMC footprint 3rd = 22.10296.4513D3V_S0 84.03904.L06 R5110 200KR2J-L1-GP R5112 10KR2J-3-GP RN5107 SRN680J-GP RN5106 SRN680J-GP



Routing Guidelines:

HDMI_PLL_GND

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm). The total delay on CTRLDATA should be longer than CTRLCLK.

<Variant Name: Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **HDMI Level Shifter/Connector** X02

Enrico Caruso 14 MLK DIS

ORO402-PAD >>> HDMI_PCH_DET 17








User.Interface


(Blanking)





SATA HDD Connector







2nd = 62.10065.H81

X02

Enrico Caruso 14 MLK DIS








(Blanking)




X**02**

ESATA

Enrico Caruso 14 MLK DIS



Speaker Connector







SSID = LOM


LAN TransFormer

Giga Main: 68.IH106.30C Giga 2ND: 68.05009.30A 10/100 Main: 68.HH085.301





0722 : change to gas tube



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


XFOM&RJ45


Size Document Number


Enrico Caruso 14 MLK DIS


Rev
X02















X02 1230 removed R6102,R6103 co-lay position





Wistron Corporation
21f, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Power SW

Size Document Number

Enrico Caruso 14 MLK DIS

Rev

X02









SSID = Wireless

Mini Card Connector(802.11a/b/g)





X02 1229 changed R6505,R6506 to short pad, removed TR6501 CMC footprint

Vistron Corporation
21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN


Size Document Number


A3 Enrico Caruso 14 MLK DIS

Date: Tugsday, January 03, 2012 Sheet 65 of 104











Place EC6806 near LED2







TP6902 XFTP6903 TP6904 TP6905 TP6906 TP6907 AFTP6908 AFTP6909

⟨ < ⟨ KROW[7..0] 27
</p>

>>>KCOL[16..0] 27

Variant Name>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Fitte


Key Board/Touch Pad

Size
Document Number
A3
Document Number
A3
Document Number
A3
Document Number
A3
Document Number
A4
Document Number
A5
Document Number
A6
Document Number
A7
Document Number
A8
Document Number
A9
D

Vinafix (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Hall Sensor http://www.vinafix.vn **X02** Enrico Caruso 14 MLK DIS


Vinafix
























SSID = User.Interface

(Blanking)

<Variant Name>




Free Fall Sensor

Enrico Caruso 14 MLK DIS











69.10084.101 2nd = 69.10166.001 IOBD1 is for USB board



SSID = Audio

IOBD2 is for Audio board




MIC IN L
SC10P50V2JN-4GP
MIC IN R
SC10P50V2JN-4GP
AUD HP1 JACK L2
SC10P50V2JN-4GP
AUD HP1 JACK R2
SC10P50V2JN-4GP

http://www.vinafix.vn


Vistron Corporation
21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector
Size Document Number Enrico Caruso 14 MLK DIS
Date: Tuesday, January 03, 2012 Sheet 82 of 104




Vinafix






Vinafix

LVDS







		GF117	GF119					
		GF117	DVI-DL	DVI-SL/HDMI	DP			
GF119	GF117	NC	I2CY_SDA	I2CY_SDA	IFPE AUX I2CY SDA#			
J7 IFPEF PLLVDD	NC	NC	I2CY_SCL	I2CY_SCL	IFPE_AUX_I2CY_SCL			
111111111111111111111111111111111111111		NC NC	TXC	TXC	IFPE L3#			
IFPEF PLLVDD	NC NC	NC	TXC	TXC	IFPE_L3			
IFPEF_PEEVOO		NC NC	TXD0	TXD0	IFPE_L2#			
K6 IFPEF RSET		1	TXD0	TXD0	IFPE_L2			
IFPEF_RSET	NC	NC NC	TXD1 TXD1	TXD1 TXD1	IFPE_L1# IFPE_L1			
		NC NC	TXD2	TXD2	IFPE_L0#			
			TXD2	TXD2	IFPE_L0			
IFP	IFPE							
1		NC	HPD_E	HPD_E	GPIO18			
GF119	GF117							
ud.	NC NC							
IFPE_IOVDD		GF117		GF119				
IFPF_IOVDD	NC	-	DVI-DL	DVI-SL/HDMI	DP			
		NC NC		I2CZ_SDA I2CZ_SCL	IFPF_AUX_I2CZ_SDA# IFPF_AUX_I2CZ_SCL			
		NC		TXC				
				TXC	IFPF_L3# IFPF_L3			
		NC	TXD3	TXD0	IFPF_L2#			
1		NC	TXD3	TXD0	IFPF_L2			
IFP	F	NC NC	TXD4 TXD4	TXD1 TXD1	IFPF_L1#			
- 1			TXD5	TXD2	IFPF LO#			
			TXD5	TXD2	IFPF_L0			
				HPD_F	GPIO19			

DVI/HDMI 12CW SDA	GF119
DVVHDMI	
	DP
DOW SDA	
	IFPC_AUX_I2CW_SDA
I2CW_SCL	IFPC_AUX_I2CW_SC
TXC	IFPC LS
TXC	IFPC_L
TXDO	IFPC_L2
TXD1 TXD1	IFPC_L1 IFPC_L
TXD2	
TXD2	IFPC_L
	GPIO1
	TXC TXD0 TXD0 TXD1

Wistron Corporation
21F, 88, Sec. 1, Nath Tay Win Rd., Helchih,
Taiper Helen 221, Talwan, R.O.C.

Size


GPU DP/LVDS/CRT(3/5)

Size
Porico Caruso 14 MLK DIS

Rev
X02


Date: Usedally, 36x487 VG, 2017


Shee: 8 or 0 104
















Vinafix (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. GPU-VRAM5,6 (3/4) http://www.vinafix.vn "X02 Enrico Caruso 14 MLK DIS , December 30, 2011 Sheet 90 of


(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. GPU-VRAM7,8 (4/4) http://www.vinafix.vn "X02 Enrico Caruso 14 MLK DIS , December 30, 2011 Sheet 91 of


Vinafix















(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. LVDS_Switch http://www.vinafix.vn **X02** Enrico Caruso 14 MLK DIS Finday, December 30, 2011 Sheet 94 of


Vinafix (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CRT_Switch http://www.vinafix.vn **X02** Enrico Caruso 14 MLK DIS
December 30, 2011 Sheet 95 of

SSID = SDIO


(Blanking)






















Thermal Block Diagram



Audio Block Diagram



http://www.vinafix.vn



Thermal/Audio Block Diagram
Document Number

Enrico Caruso 14 MLK DIS

O/S X02

VERSION	DATA	PAGE	Change Iteam	VERSION	DATA	PAGE	Change Iteam			
1111	11/03	92	change PU9201 pin24 from 5V_S0 to 5V_S5 to avoid 5V_S0 leakage issue		11/16	31	change C3102 C3103 to 15pF for vendor suggest			
	11/03	92	change PR9219 from 10K to 0ohm and DY PC9201 to adjust VGA_CORE sequence	V01	11/16	86	change C8610 C8611 to 10pF for vendor suggest			
	11/03	93	change PR9314 from 470 ohm to 220ohm to adjust 3D3V_VGA_S0 power down sequence	X01	11/23	88 89	change R8807 R8908 from 80.6 ohm to 162 ohm for NV FAE suggest			
	11/08	40	change PC4010 from 78.47422.2QL to 78.47422.2BL to correct wistron Part number		11/24	83	change L8302 to 0 ohm for NV FAE suggest			
	11/08	86	change VGA strap pin follow NV FAE suggest		12/16	20	reserve R2005 10K Pull High for PEG-CLKREQ#_L			
	11/08	42	change PR4120 from 10K to 9.76K to adjust 5V_S5 from 5.0V to 5.07V		12/16	29	change R2945 to 2.2K,accuracy 'J' follow vendor suggestion to solve internal mic too low issue			
	11/09	36	change R3605 from 10K to 0 ohm,R3607 and R3630 from 10K to 100K, C3610 from 0.01 uF to 0.047 uF to adjust 3D3V_S0, 5V_S0 and 1D5V_S0 power sequence		12/22	88	DY C8815 C8816,stuff C8809 to avoid HDD interfere.			
					12/23	22	DY R2202,stuff R2205 to pull low DGPU_HOLD_RST# to follow NV Design Guide			
	11/09	17	change RN1703 from 33 ohm to 22 ohm to solve CRT HSYNC and VSYNC rise and fail time issue		12/23	20 83	DY R2004,stuff R2005 to pull high PEG_CLKREQ# to 3D3V_S5,stuff R8302 to pull high VGA_PEG_CLKREQ#,stuff Q8301 follow NV suggestion			
	11/09	50	change L5001 L5002 L5003 to 68.00084.931 to solve CRT RGB rise and fall time fail issue							
	11/09	40 38 97	stuff EC4002,EC9709,EC9701,EC9705,EC9708,EC9702,EC9703,EC9704,EC9738,EC9710,EC4001, EC9707,EC9713,EC9715,EC9716,EC9720,EC97172,EC9712,EC9714,PC4120,EC9717,EC9719, EC9722,PC3801,EC9706.SPR1.SPR3.SPR4 for EMI request		12/27	28	exchange the name of AFTP2801 and AFTP2802 to stay same with UMA for AFTP request add 0.1uF caps EC4004(BT+ R to GND) and EC4003(PWR_DCBATOUT_CHG to GND) to			
	11/09		change R2724 from 10K to 20K for PCB version change		12/28	40	reduce EMI noise			
	11/09	27 86	change ROM_SLK_D4 to SMB_ALT_ADDR follow NV Design Guide		12/28	27	change R2724 from 20K to 33K for PCB version change			
	11/09	86	change ROM_SO_C4 to VGA_DEVICE follow NV Design Guide		12/29	88	remove C8815 to avoid HDD interfere follow NV suggestion			
•	11/09	86	change ROM_SI_D3 to SUB_VENDOR follow NV Design Guide		12/29	32 51 65	changed R3206,R3207 to short pad,removed TR3201 CMC footprint; changed R5101,R5102,R5103, R5104,R5105,R5106,R5107,R5108 to short pad,removed TR5101,TR5102,TR5103,TR5104,CMC			
X01	11/09	86	change STRAP0_STRAP3 to RAM_CFG[0]_RAM_CFG[3] follow NV Design Guide				footprint; changed R6505, R6506 to short pad, removed TR6501 CMC footprint follow EMI suggestion			
	11/09	86	change STRAP4 to PCIE_MAX_SPEED follow NV Design Gide			5 14 15 18 19 23	change R504 R1404 R1405 R1503 R1504 R1807 R1906 R1910 R1912 R1913 R1924 R1929 R2306 R2307 R2308 R2402 R2403 R2404 R2720 R2723 R2733 R2761 R2764 R2765 R2766 R2767 R2768			
	11/10	22 83	dummy R8319 R8307 R2205 stuff U8301 and add R2202 to pull high DGPU_HOLD_RST# to 3D3V_S0 follow NV FAE suggest		12/29	24 27 28 29 31 32 36 37 44 46 51 65	R2778 R2792 R2794 R2807 R2813 R2905 R2906 R3105 R3208 R3605 R3614 R3708 R3710 R5101 R5102 R5103 R5104 R5105 R5106 R5107 R5108 R5125 R6505 R6506 R6510 R6511 R6804 R6805 R6811 R6813 R8503 R8607 / L8302 L8601 R2304 R2412 R3104 R3115 R3117 R3206 R3207 R4908 / R2301 R2911 R2912 / RN2010 RN2012 RN2014 RN2016 RN5002 / PR4212 PR4116 PR4121			
	11/10	21	seperate RN2203 to R2205 and R2206 for bom control			68 83 86	PR4127 PR4252 PR4254 PR4251 PR4250 PR4261 PR4220 PR4232 PR4244 PR4304 PR4305 PR4403 PR4611 PR4607 from 0ohm to short pad			
	11/11	41	change PR4102 from 51K to 61.9K to set 5V OCP			70	TOTAL POTROL POTROL POTROL A 1000 P. A. P.V.			
	11/11	41	change PR4101 from 120K to 91K to set 3.3V OCP		12/29	58 29	change EC5801 EC5802 EC5803 EC5804 to 1000P cap for EMI request add 100K R2913 resistor in AUD_PC_BEEP let voltage can be discharged fast			
	11/11	42	change PR4236 from 1.78K to 2.05K for CPU Loadline adjustment							
	11/11	42	change PR4264 from 20K to 18.2K for CPU Loadline adjustment		12/30	61 82	remove R6102,R6103;R8201,R8202;R8203,R8204 co-lay position;use CMC solution			
	11/11	42	change PR4239 from 0 ohm to 191 ohm for GFX Loadline adjustment change PR4249 from 7.87K to 7.5K for GFX Loadline adjustment change PR4602 from 52.3K to 80.6K to Set 1.5V OCP		12/30	27	change R2735 from 10K to 20K to reduce inrush current of 3D3V_AUX_KBC			
	11/11	42			12/30	41	change PC4126,PC4127 to 4.7u from 10u follow power team's suggestion remove TP2713,add R2713 for pull high OVER_CURRENT_P8# to 3D3V_AUX_KBC;add R8608,Q8603;			
	11/11	46			12/30	27 86	change Q8603.2 to OVER_CURRENT_P8# from AC_PRESENT for OC trigger IPCC function			
	11/11	92	change PR9238 from 133K to 196K and PR9225 from 3.83K to 2.26K for Loadline adjustment follow Nvidia SPEC		12/30	58	stuff 1000pf EC5801 EC5802 EC580 EC5804 for EMI request			
	11/11	45	dummy PR4506 and PR4507, Pop PR4505 and 3D3V_S0 change 3D3V_S5 for power team request		01/03	49	remove R4903,R4904 co-lay position;use CMC solution			
	11/11	29	install R2909,R2910,D2902 as to audio chip will change to 4213D		01/03	45	change PR4510 to 82.5K from 69.8K to modify OCP follow power team's suggestion			
	11/14	92	change PC9213 PC9214 PC9216 to 78.10622.51L for power team request				<core design=""></core>			
	11/15	29	change R2909 R2910 to 0 ohm for vendor request				Wistron Corporat 21f, 88, 58c.1, Hsin Tai Wi Rd, Hsid. Taipei Hsien 221, Taiwan, R.O.G.			
	11/15	61 82	stuff TR8201 TR8202 TR6101,dummy R6102 R6203 R8201 R8202 R8203 R8204 for EMI request				Title			
	11/16	39	add test point AFTP3902				Size Document Number A3 Document Number Document Number A3 Document Number Document Number A3 Document Number			
,	http://www.vinafix.vn									
		5	4	3			2 1			

request ischarged fast n;use CMC solution _AUX_KBC to 3D3V_AUX_KBC;add R8608,Q8603 for OC trigger IPCC function r team's suggestion Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Change History Enrico Caruso 14 MLK DIS X02 Date: Wednesday, January 04, 2012 Sheet 103 of

