LCFC Confidential


AMD 2 Chip M/B Schematics Document

AMD Kaveri Processor with DDR3L + Bolton FCH
AMD GPU JET PRO/TOPAZ XT S3

2013-09-25

REV:0.1

Security Classification	LCT	Future Center Secre	et Data	Title)
Issued Date	2013/05/17	Deciphered Date	2012/12/21		Cover Page
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PROPRIETARY PROPRIETARY PROPRIETARY NOT BE TRANSPORTED BY LC FUTURE CENTER NEALOSED TO ANY THIRD PARTY WITHOUT F	NSFERED FROM THE CUST EITHER THIS SHEET NOR TI	TODY OF THE COMPETENT DIVISION OF R&I THE INFORMATION IT CONTAINS	Size Cust	Document Number A CL U7 Monday, December 16, 2013



Voltage Rails (O --> Means ON , X --> Means OFF)

· · · · · · · · · · · · · · · · · · ·				
power plane	B+	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCSA +1.5s_VCCP +CPU_CORE +VGA_CORE +GFX_CORE +1.8VS +1.05VS +0.75VS +3.3VS_VGA +1.5VS_VGA +1.05VS_VGA
s0	0	0	0	0
s3	0	0	0	x
S5 S4/AC Only	0	0	X	X
S5 S4/ Battery only	0	X	X	X
S5 S4/AC & Battery don't exist	х	X	х	X

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
SO (Full ON)	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB	3.0	Port	4 External USB Port
		1	0	Camera
EHCI1	l	2	1	USB Port (Right Side)
	xHCI	3	2	USB Port (Left Side)
		4	3	
	\setminus		4	
			5	USB Port (Right Side)
	\		6	
			7	
EHCI2	Λ		8	
	\		9	
	\		10	Mini Card (WLAN)
	\		11	
	\		12	
			13	Blue Tooth

SMBUS Control Table

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WiMAX	Termal Sensor	PCH	CP Module
EC_SMB_CK1 EC_SMB_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8580E +3VS	V +3VS	V +3VS	X	X	X	X	V +3VS	V +3V_PCH	X
APU_SCLK APU_SDATA	РСН +3V_РСН	X	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS

PCIE PORT LIST

Port	Device
1	LAN
2	WLAN
3	
4	
5	
6	
7	
8	

EC SM Bus1 address

EC SM Bus2 address

APU SM Bus address

Device Smart Battery Address 0001 011X b

Device Thermal Sensor EMC1403-2 Master VGA Slave VGA

Address 1001 101X b 0x9E 0x9C

Device DDR DIMM0 DDR DIMM1 Address 1001 000Xb 1001 010Xb

Security Classification LC Future Center Secret Data Issued Date 2012/12/05 Deciphered Date 2014/12/05

THIS SHEET OF EMBINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL SHEET AND TABLE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERSED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RED EPARATMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

LCFC	
401117	Rev
	ACLUZ

BOM Structure Table BOM Structure

100M@

GIGA@

JET@

ME@

TS@

A10@

A4@

EMC@

TPOAZ@

DIS@ UMA@

140

15@ AOAC@

BTO Item Not stuff

100M LAN part For 14" part

For 15" part

Giga LAN Part

UMA SKU part

EMC componets

AOAC support part

For AMD Jet GPU part

Touch Screen SKU part

For AMD Topaz GPU part

For AMD Kaveri A10 (19W)S IC KAVER For AMD Kaveri A4 (17W)S IC KAVERI

ME Part (connector, hole) Discrete GPU SKU part

per 16, 2013 Sheet

Power-Up/Down Sequence

"Topaz" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:


All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/µs.

It is recommended that the 3.3-V rail ramp up first.

The 3.3-V, 1.8-V, and 0.95-V rails must reach their ready state at least 10 µs before VDDC, VDDCI, and VMEMIO start to ramp up.

The power rails that are shared with other components on the system should be gated for the dGPU so that when the dGPU is powered down (for example AMD PowerXpress idle state), all the power rails are removed from the dGPU. The gate circuits must meet the slew rate requirement (such as \leq 50 mV/ μ s).

For power down, reversing the ramp-up sequence is recommended.



CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET


RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE

MLPS Bit	Strap Name	Description	RECOMMENDED SETTINGS
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	Define the ROM type when STRAP_BIOS_ROM_EN = 1, Define the primary memory-aperture size when STRAP_BIOS_ROM_EN = 0. 100 = 256MB	x
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	AUD_PORT_CONN_ PINSTRAP[0]	The LSB (least significant bit) of the strap option that indicates the number of audio-capable display outputs.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	1 = PCle GEN3 is supported. 0 = PCle GEN3 is not supported. 0= Not support	х
PS_1[2]	STRAP_BIF_CLK_PM_EN	0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_ FULL_SWING	0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled. 1= Enable	х
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device. 0= Disable	x
PS_2[4]	STRAP_BIF_VGA_DIS	0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	1
PS_2[5]	N/A	Reserved	1
PS_3[1] PS_3[2] PS_3[3]	BOARD_CONFIG[0] BOARD_CONFIG[1] BOARD_CONFIG[2]	Board configuration related strapping, such as for memory ID 000 = Hynix 256M*16 001 = Hynix 126M*16 100 = Samsung 256M*16 011 = Samsung 128M*16 010 = Micron 256M*16 111 = Micron 126M*16	х
PS_3[4] PS_3[5]	AUD_PORT_CONN_ PINSTRAP[1] AUD_PORT_CONN_ PINSTRAP[2]	Determines the maximum number of digital display audio endpoints that will be presented to the OS and user (Combine with PS_0[5]) 111 = No usable endpoints. 1110 = One usable endpoints. 1110 = One usable endpoints. 1111 = No usable endpoints. 111 = No usable endpo	11

VRAM ID config

N	demory Type	VRAM ID PS_3[3:1]	PU resistor RV33	PD resistor RV36
	Hynix H5TC2G63FFR-11C	100	4.53K	4.99K
128M×16	Micron MT41J128M16JT-093G	111	4.75K	NC
	Samsung K4W2G1646Q-BC1A	110	3.4K	10K
	Hynix H5TC4G63AFR-11C	000	NC	4.75K
256Mx16	Micron MT41J256M16HA-093G	010	4.53K	2K
	Samsung K4W4G1646D-BC1A	001	8.45K	2K

Security Classification	LC F	uture Center Secre	t Data	Title	ı	-			
Issued Date	2013/08/08	Deciphered Date	2013/08/05	VGA Notes List			LCFC		
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANSI AUTHORIZED BY LC FUTURE CENTER NEITI OSED TO ANY THIRD PARTY WITHOUT PRI	FERED FROM THE CUSTOD' HER THIS SHEET NOR THE	Y OF THE COMPETENT DIVISION OF R&D INFORMATION IT CONTAINS	Size Cust	ACLU	7	4 of	52	Rev 0.1







Security Classification LC Future Center Secret Data


Issued Date 2012/07/01 Deciphered Date 2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF I.C. FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSPERED FROM THE CLISTORY OF THE COMMET CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSPERED FROM THE CLISTORY OF THE COMMET CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DEPARTY WITHOUT FRIOR WRITTEN CONSENT OF I.C. FUTURE CENTER AND CONTAINS OF RAD LISTORY OF THE COMMET CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS DEPARTY WITHOUT FRIOR WRITTEN CONSENT OF I.C. FUTURE CENTER.








Security Classification	LCI	Future Center Secre	t Data	Title			
Issued Date	2012/07/01	Deciphered Date	2014/07/01		APU Power	CFC	
AND TRADE SECRET INFOI DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY LC FUTURE CENTER NEIT LOSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD HER THIS SHEET NOR THE	Y OF THE COMPETENT DIVISION OF R&D INFORMATION IT CONTAINS	Size Custom	Document Number ACLU7 Monday, December 16, 2013 She	of	Rev 1.A





Security Classification	LC F	uture Center Secre	t Data	Title		_	-
Issued Date	2012/07/01	Deciphered Date	2014/07/01	1	APU GND	LCF	C
AND TRADE SECRET INFOR	NG DRAWING IS THE PROPRIETARY PROP MATION. THIS SHEET MAY NOT BE TRANS! AUTHORIZED BY LC FUTURE CENTER NEIT OSED TO ANY THIRD PARTY WITHOUT PRI	FERED FROM THE CUSTOD HER THIS SHEET NOR THE	Y OF THE COMPETENT DIVISION OF R&D INFORMATION IT CONTAINS	Size Custom	Document Number ACLU7 Monday, December 16, 2013 Sheet	9 4	Rev 1.A














A3 vis. 1 Per 6 d s vis. 4 T25 A3 vis. 2 vis. 4 T25 B7 vis. 3 vis. 2 vis. 4 T25 B7 vis. 3 vis. 4 vis. 6 U6 B19 vis. 4 vis. 6 U6 B19 vis. 4 vis. 6 U6 B19 vis. 5 vis. 7 U2 B19 vis. 6 vis. 7 U2 B19 vis. 6 vis. 7 U2 B19 vis. 6 vis. 7 U2 B19 vis. 7 U2 B19


UH2E

N8 vssan_hww K25 vssxl H25 vsspl_sys

218084401A1BOLTONM3_FCBGA656

STRAP PINS

	PCI_CLK1	PCI_CLK3	PCI_CLK4	CLK_PCI_EC	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2	USE DEBUG STRAPS	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED	LPC ROM	S5 PLUS MODE DISABLED
	DEFAULT				DEFAULT		
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP	FUSION CLOCK MODE	EC DISABLED	CLKGEN DISABLE	SPI ROM	S5 PLUS MODE ENABLED
		DEFAULT	DEFAULT	DEFAULT		DEFAULT	DEFAULT




DEBUG STRAPS


FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


need confirm AD26





Security Classification	LC Future Center Secret Data			Title		_	
Issued Date	2012/07/01	Deciphered Date	2014/07/01		FCH GND	LCFC	-40
AND TRADE SECRET INFOR	MG DRAWING IS THE PROPRIETARY PROP IMATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY LC FUTURE CENTER NEIT OSED TO ANY THIRD PARTY WITHOUT PRI	FERED FROM THE CUSTOD HER THIS SHEET NOR THE	Y OF THE COMPETENT DIVISION OF R&D INFORMATION IT CONTAINS	Size Custom	Document Number ACLU Monday December 16 2013 IS	7	Rev 1.A












Jet

NC

NC

NC_UPHYAB_TMDPA_TX0N NC_UPHYAB_TMDPA_TX0P	AL15 AK14
NC_UPHYAB_TMDPA_TX1N NC_UPHYAB_TMDPA_TX1P	AH16 AJ15
NC_UPHYAB_TMDPA_TX2N NC_UPHYAB_TMDPA_TX2P	AL17 AK16
NC_UPHYAB_TMDPA_TX3N NC_UPHYAB_TMDPA_TX3P	AH18 2J17
NC_TXOUT_L3P NC_TXOUT_L3N	AL19 AK18
NC_TMDP	
NC_UPHYAB_TMDPB_TX0N NC_UPHYAB_TMDPB_TX0P	AH20
NC_UPHYAB_TMDPB_TX1N NC_UPHYAB_TMDPB_TX1P	AL21 AK20
NC_UPHYAB_TMDPB_TX2N NC_UPHYAB_TMDPB_TX2P	AH22 AJ21
NC_UPHYAB_TMDPB_TX3N NC_UPHYAB_TMDPB_TX3P	AL23 AK22
NC_TXOUT_U3P NC_TXOUT_U3N	AK24 AJ23

58020-A0_FCBGA631		
		Г
ASIC Ball	Topaz	Jet
U1	BP_0	NC
U3	BP_1	NC
AM26	DIECRACKMON	NC
Y11	NC	DBG_DATA
AE9	NC	DBG_DATA
L9	NC	DBG_DATA
N9	NC	DBG_DATA
AE8	NC	DBG_DATA
AL9	NC	DBG_CNTL
H13,H16,H19,J10 J23,J24,J9,K10 K23,K24,K9,L11 L12,L13,L20,L21 L22	VMEMIO	VDDR1
AA17,AA18 AB17,AB18	VDD_GPI033	VDDR3
AA20,AA21 AB20,AB21	VDD_GPI018	VDD_CT



Security Classification	Lo Future Certier Secret Data			Title	
Issued Date	2012/07/01 Deciphered Date 2014/07/01		Topaz & Jet DP Power/GND	LCFC	
AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY LC FUTURE CENTER N LOSED TO ANY THIRD PARTY WITHOUT	NISFERED FROM THE CUS IEITHER THIS SHEET NOR		Custom ACLU	Rev 1.A

FB_VDDCI	NC
	140
FB_VSS	NC
GPIO_SVC	NC_SVI2
GPIO_SVD	NC_SVI2
GPIO_SVT	NC_SVI2
GPIO_11	NC_GPI011
GPIO_12	NC_GPI012
GPIO_13	NC_GPI013
WAKEB	NC_VSYNC
PCC/GPIO_6	GPIO_6
PLL_ANALOG_OUT	NC
PLL_ANALOG_IN	NC
	GPIO_SVD GPIO_SVT GPIO_11 GPIO_12 GPIO_13 WAKEB PCC/GPIO_6 PLL_ANALOG_OUT

Topaz


FB_VDDC

ASIC Ball


AB13,W9 AB11,AB12 AC11,AC13


AC20


AC14, Y9, W10




Memory Partition A - Lower 32 bits 21.23 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 Group2 (IN1) Group0 (IN3) 21,23 21 23 FBA D[0..63] DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 VRAM SWAP on 20130930 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 VRAM SWAP on 20130930 Group1 (TOP) Group3 (BOT) +1.35VS VGA VDD_1 VDD_2 VDD_3 VDD_4 VDD_5 VDD_6 VDD_7 VDD_8 VDD_9 ±1 35VS VGA +1.35VS VGA RV18 4.99K_0402_1% DIS@ RV20 4.99K_0402_1% DIS@ VDDQ_S VDDQ_S VDDQ_S VDDQ_S VDDQ_S VDDQ_S VDDQ_S VDDQ_S VDDQ_S FBA_ODTA0 FBA_CSA0# FBA_RASA0# FBA_CASA0# FBA_WEA0# RV19 4.99K_0402_1% DIS@ RV21 4.99K_0402_19 DIS@ RV98 0_0402_5% DIS@ VSS_1 VSS_2 VSS_1 VSS_2 VSS_4 VSS_4 VSS_1 VSS_1 VSS_1 VSS_1 VSS_1 VSS_1 0_0402_5% DIS@ +1.35VS_VGA +1.35VS_VGA FBA_RST# RV22 4.99K_0402_1% RV24 4.99K_0402_1% FBA RST# FBA MA15 M7 RV15 10K_0402_5% @ RV23 4.99K_0402_1% @ FBA MA15 RV25 4.99K_0402_1% FBA_CLKA0 +1.35VS_VGA UV6 SIDE +1.35VS_VGA UV7 SIDE RV26 40.2_0402_1% DIS@ .01U_0402_16V7-K RV27 40.2_0402_1% DIS@ +1.35V\$_VGA +1.35VS_VGA UV6 SIDE UV7 SIDE FRA CLKADE Security Classification LC Future Center Secret Data Topaz & Jet DDR3 VRAM U LCFC 2014/07/01 Issued Date 2012/07/01 Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAN OF THE TRANSFERRED FROM THE USSTOYD OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED IT ON MY THIRD PARTY WITHOUT PRIOR WHITTEN CONSENT OF LC FUTURE CENTER. ACLU7









Check if QV46 need to replaced by LP2301ALT1G_SOT23-3.







reserve RV167 change to 10 ohm to meet power off sequence on 1202

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2012/07/01	Deciphered Date	2014/07/01		-93	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R				Size Custom	Document Number ACLU7 Montay December 16 2013 Sheet 24 of 1	Rev 1.A

BLANK

Security Classification	LC Future Center Secret Data			Title	•	-		_
Issued Date	2012/12/05	Deciphered Date	2014/12/05		Topaz & Jet BLANK		CFC	
AND TRADE SECRET INFOR	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LIG TUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF PR				Document Number	7		Rev 0.4
				Date:	Monday, December 16, 2013	Sheet 25	of 6	5



Kaveri CPU PN

SA000063G00

RTL8106EUL-CG

SA000060Q00 LAN chip Transformer

Board ID


BOARD_IDO	BOARD_ID1	BOARD_ID2	BOARD_ID3	Description	Stuff Resistor
0	0	0	0	BDW + Jet-LE sku	RC107,RC108,RC109,RC123
0	0	1	0	BDW + Topaz-XT sku	RC107,RC108,RC102,RC123
0	1	0	0	BDW + N15V-GM sku	RC107,RC101,RC109,RC123
0	1	1	0	BDW + N15S-GT sku	RC107,RC101,RC102,RC123
1	0	0	0	HSW + Jet-LE sku	RC100,RC108,RC109,RC123
1	0	1	0	HSW + Topaz-XT sku	RC100,RC108,RC102,RC123
1	1	0	0	HSW + N15V-GM sku	RC100,RC101,RC109,RC123
1	1	1	0	HSW + N15S-GT sku	RC100,RC101,RC102,RC123
0	0	0	1	BDW + UMA sku	RC107,RC108,RC109,RC121
1	0	0	1	HSW + UMA sku	RC100,RC108,RC109,RC121

Security Classification	LC Future Center Secret Data					
Issued Date	2013/08/05	Deciphered Date	2013/08/05			
AND TRADE SECRET INFOR	NG DRAWING IS THE PROPRIETARY PROP IMATION. THIS SHEET MAY NOT BE TRANS IUTHORIZED BY LC FUTURE CENTER NEIT OSED TO ANY THIRD PARTY WITHOUT PR	FERED FROM THE CUSTOD HER THIS SHEET NOR THE	Y OF THE COMPETENT DIVISION OF R&D INFORMATION IT CONTAINS	Size C		

Virtual Symbol

ACL U7 ber 16, 2013 | Sheet

LCFC



Security Classification

LC Future Center Secret Data

Deciphered Date

THIS SHEET OF INCINEERING DRAWING IS THE PROPRIETARY PROPERTY OF C. FUTURE CENTER, AND CONTAINS CONFIDENTIAL.


THE SHEET OF INCINEERING DRAWING IS THE PROPRIETARY PROPERTY OF C. FUTURE CENTER, AND CONTAINS CONFIDENTIAL OF C. FUTURE CENTER IN C. FUTURE CENTER IN C. FUTURE CENTER IN C. FUTURE CENTER IN C. FUTURE FROM THE LOCATION OF C. FUTURE CENTER IN C. FUTURE CEN


2013/08/08


eDP/ CMOS/Touch screen


LCFC


ACLU7

















Connect CLKREQ_WLAN# and WLAN_CLKREQ_Q# directly and reserve Q11 on 20131004

Change R67 power rail from 3VS to +3VS_WLAN on 20131011

Security Classification	LC Future Center Secret Data			Title		_	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	NGFF-Card / SSD			
AND TRADE SECRET INFOR DEPARTMENT EXCEPT AS A	Issued Date 2013/08/08 Deciphered Date 2013/08/05 THIS SHEET OF ENGINEERING DRAWING. IS THE PROPRIET ARY PROPERTY OF LIC FUTURE CENTER, AND CONTAINS CONDIDENTIAL, AND DRAW SECRET PROPRIATION, THIS SHEET TAN YOT BE TRANSFERED FINGLING THE OWN OF THE OWNER PROMIT HE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THAN THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THAN THE OWNER THE OWNER THE OWNER THE				Document Number ACLUT		Rev 0.1











SMSC thermal sensor placed near DIMM




Address 1001_101xb












FAN Conn



Security Classification	LC Future Center Secret Data			Title					
Issued Date	2013/08/08	Deciphered Date	2013/08/05	Thermal sensor/FAN CONN					
AND TRADE SECRET INFORDEPARTMENT EXCEPT AS	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET TWO RT HE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number m ACLU Monday, December 16, 2013	7 Sheet	37 of	Rev 0.	





Security Classification

LC Future Center Secret Data

Deciphered Date


THIS SHEET OF INCINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LG THIRR CENTER, AND CONTAINS CONFIDENTIAL.

THE SHEET OF INCINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LG THIRR CENTER AND CONTAINS CONFIDENTIAL OF THE PROPERTY OF THE

2013/08/08


DC V TO VS INTERFACE

ACLU7 8, 2013 | Shee








									_
Security Classification	LC Future Center Secret Data			Title					
Issued Date	2012/07/01	Deciphered Date	2014/07/01	1	SCREW		LCFC		
			Custom	ACLU			Re	ev 1.A	
				Date:	Monday, December 16, 2013 S	heet	40 of	52	





Security Classification	LC Future Center Secret Data			Title	•	_	
Issued Date	2013/08/08	Deciphered Date	2013/08/05		Power sequence block		
THIS SHEET OF DISCRETINGS OWNINGS THE PROPRETIVE PROPRIETY OF LC PURISE CENTER, AND COMEING COMPOSITION. THE COMPANY OF THE C			Size D	Document Number ACLU Monday, December 16, 2013	7 6	y 2.1	

















Current limit setting pin. The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Security Classification	LC Future Center Secret Data			Title		
Issued Date	2013/08/15	Deciphered Date	2013/08/15	+1.35VS_VGA/+1.5VS CFC		
DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOT THE LOWER THE CONTROL OF THE OWNER OWNER OWNER OF THE OWNER OW			Size C Date:	Document Number G(AND Beems) Monday, December 16, 2013 Sheet 48 of 4	Rev 0.1	

