


Z8B_GDDR3 HSW SV SYSTEM BLOCK DIAGRAM


BOM

- IV@ : iGPU
- EV@ : Optimus
- EVG@ : GC6
- KBL@ : Keyboard backlight
- TPM@ : TPM
- 8M@ : 8M FLASH ROM
- 4M@ : 4M FLASH ROM
- GS@ : G-SENSOR
- TDI@ : TOUCH PAD I2C
- TSU@ : TOUCH SCREEN USB
- TSI@ : TOUCH SCREEN I2C





BQ24737RGRR Battery Charger P31	TPS51216RUKR +1.35V_SUS P34
TPS51225RUKR +3V/+5V P32	TPS54318RTER +1.5V P36
TPS51624RSM +VCCIN P35	UP1658RQKF +VGPU_CORE P37
TPS51211DSCR +1.05V_SS/+1.05V P33	PS51211DSCR +1.5V_GFX/1.05V_GFX/3V_GFX P38


Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)




PU/PD of CPU



Reserved For buffer reset of PLTRSRIN#



SM_DRAMRST# Topology



XDP PU/PD



**Quanta Computer Inc.**

PROJECT : Z8B


Size	Document Number	Rev
	Haswell 1/5 (PEG/DM/VDI)	1A
Date:	Monday, July 14, 2014	Sheet 2 of 44

Haswell Processor (DDR3)


Haswell Processor (DDR3)



CPU SM_VREF




CPU VREFDQ



Haswell Processor (DDI,eDP,FDI)

HDMI




Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	Haswell 3/5 (DDI/eDP)	1A
Date:	Friday, June 13, 2014	Sheet 4 of 44

Haswell rPGA EDS




Layout note: need routing together and ALERT need between CLK and DATA.



Haswell Processor (GND)





Haswell Processor (CFG,RSVD)





Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.	
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed	
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled	
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express	
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training	


Lynx Point (DMI,FDI,PM)




Lynx Point (CRT,PCI,DDI CNTL)




PLTRST# Buffer




HDMI HPD




PCH PM PU/PD




SYSPWOK




DSW Circuit




PCI PU




RTC Clock 32.768KHz (RTC)




RTC Circuitry (RTC)




RTC charge circuit




HDA



PCH JTAG

JTAG TCK, JTAG TMS
Trace Length < 9000mils


Lynx Point (RTC, I2HDA, SATA, JTAG)




PCH STRAPPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	SPKR R209 10K 4 +3V
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSRST#	0 = Disable 1 = Enable (Int PU)	(7) SUSCLK R221 10K 4
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	(7) STP_A180VR R167 10K 4
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	PCH_INVRMEN R171 390KF 4 +3V_RTC
GPIO51	Boot BIOS Strap bit 1	PWROK	Bit1 Bit0 1 0 Reversed 0 0 LPT	(7) BBS_BIT1 R146 10K 4
SATA1GP/GPIO19	Boot BIOS Strap bit 0	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	(7) BBS_BIT0 R172 10K 4
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	HDA_SDO_R R501 10K 4 +VCC_HDA_IO
GPIO36	RSVD	PWROK	Internal PD	(10) GPIO36 R696 10K 4 +3V
SATA3GP/GPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	(10) FDL0VR/LT0 R620 10K 4 +3V
GPIO8	RSVD	RSRST#	Internal PU	(10,22) GPIO8 R601 10K 4
GPIO28	PLL on die VR enable	RSRST#	0 = Disable 1 = Enable (Int PU)	(10) PLL_OVR_EN R155 10K 4
DSWVREN	On Die DSW VR Enable	Always	0 = Enable 1 = Disable Must be PU to VCCRTC	(7) DSWVREN R164 330K 4 +3V_RTC


Lynx Point (LPC, SPI, SMBUS, C-LINK, THERMAL)




PCH Quad SPI ROM



SMBus




Lynx Point (PCIe,USB3.0,USB2.0)




OC Pin	PCH Mapping
OC#0	Port0&1
OC#1	Port2&3
OC#2	Port4&5
OC#3	Port6&7
OC#4	Port8&9
OC#5	Port10&11
OC#6	Port12&13
OC#7	Floater OC#


Lynx Point (CLOCK)




USB Overcurrent




PCH Internal Clock




PCH XDP Signal Routed by 50 ohm




Lynx Point (GPIO,CPU/MISC,NCTF)



XDP Signal




PCH GPIO PU/PD



BOARD ID


TPM exist or not
0 = No TPM
1 = TPM exist



Reserve:
0 = No xxx
1 = xxx exist

External Gfx Present

0 = Internal Gfx
1 = External Gfx



PCH MISC PU/PD



BIOS RECOVERY

0 = Enable
1 = Disable



Swap GPIO

0 = SGPIO
1 = Default



MFG TEST




SV Detect

0 = SV Detect
1 = Default



BIOS_RESP

0 = BIOS RESP
1 = Default




Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	1A
Date:	Wednesday, July 09, 2014	Sheet 10 of 44


Lynx Point (Power)




Lynx Point (Power)




PCH VRM Power 1.05V OPTION IS PROVIDED
0.179A (20mils) FOR VALIDATION PURPOSES




3 PCH VCCIO Power




PCH band gap Power




PCH VCCSUS




DS Power




PCH HDA Power	0.0
---------------	-----




+1.05V +V1.




+1.05V +V1.




+1.05V +V1.05



Lynx Point (GND)



Lynx Point (GND)



Quanta Computer Inc.

PROJECT : Z8B

Size	Document Number	Rev
	LPT 6/6 (GND)	1A
Date:	Tuesday, May 13, 2014	Sheet 12 of 44

(9) CLK_PCIE_XDPP R744 *short 4 CLK_PCIE_XDPP_R
(9) CLK_PCIE_XDPN R745 *short 4 CLK_PCIE_XDPN_R

+1.05V R71 51 4 XDP_TDO

(6) CFG0 R567 *short 4 OBSDAT_A0
(6) CFG1 R563 *short 4 OBSDAT_A1
(6) CFG2 R152 *short 4 OBSDAT_A2
(6) CFG3 R561 *short 4 OBSDAT_A3
(6) CFG4 R148 *short 4 OBSDAT_B0
(6) CFG5 R141 *short 4 OBSDAT_B1
(6) CFG6 R110 *short 4 OBSDAT_B2
(6) CFG7 R132 *short 4 OBSDAT_B3
(21,30) NBSWON# R532 *short 4 CPU_HOOK1
R274 *short 4 PCH_HOOK1
(5) PWR_DEBUG R87 *short 4 CPU_HOOK2
(2,7) XDP_DBRST# R486 *short 4 CPU_HOOK7
R485 *short 4 PCH_HOOK7

(8) SMB_PCH_CLK Q55 2N7002 1 R678 4.7K 4
Q54 2N7002 1 R677 4.7K 4
(8) SMB_PCH_DAT Q54 2N7002 1 R677 4.7K 4

+3V_S5
R642 210/F_4
PCH_JTAG_TDO
R640 100/F_4

CPU XDP

(2) XDP_PREQ# XDP_PREQ# TP94
(2) XDP_PRDY# XDP_PRDY# TP93
OBSDAT_A0 TP120
OBSDAT_A1 TP126
OBSDAT_A2 TP41
OBSDAT_A3 TP121
OBSDAT_B0 TP39
OBSDAT_B1 TP37
OBSDAT_B2 TP31
OBSDAT_B3 TP34
CPU_HOOK1 TP104
CPU_HOOK2 TP162
CLK_PCIE_XDPP_R TP85
CLK_PCIE_XDPN_R TP86
CPU_HOOK7 TP91
SMB_XDP_DAT TP97
SMB_XDP_CLK TP162
(2) XDP_TDO XDP_TDO TP20
(2) XDP_TRST# XDP_TRST# TP18
(2) XDP_TDI XDP_TDI TP90
(2) XDP_TMS XDP_TMS TP88
(2) XDP_TCLK XDP_TCLK TP17
TP64
TP11
TP62

0.4A (20mils)
+VCC_CPU_XDP +VCCIO_OUT
C407 *0.1U/10V_4
C391 *0.1U/10V_4
R458 *short 4
TP84
TP83
TP95
TP92
TP110
TP113
TP100
TP114
TP129
TP105
TP122
TP117
TP99
TP30
TP96
TP97
TP68
TP13
TP109
TP155
TP157
TP176
OBSFN_B0
OBSFN_B1
OBSFN_C0
OBSFN_C1
OBSFN_C2
OBSFN_C3
OBSFN_D0
OBSFN_D1
OBSFN_D2
OBSFN_D3
CPU_HOOK0
CPU_HOOK6

Stuff R1016, R1138
No stuff R1017, R1137

OBSFN_B0 R491 *short 4 XDP_BPM#0 (2)
OBSFN_B1 R487 *short 4 XDP_BPM#1 (2)
OBSFN_C0 R545 *short 4 CFG17 (6)
R544 *0.4 CFG16 (6)
OBSFN_C1 R547 *0.4 CFG17
R546 *short 4 CFG16
OBSDAT_C0 R516 *short 4 CFG8 (6)
OBSDAT_C1 R550 *short 4 CFG9 (6)
OBSDAT_C2 R587 *short 4 CFG10 (6)
OBSDAT_C3 R539 *short 4 CFG11 (6)
OBSFN_D0 R557 *short 4 CFG19 (6)
R558 *0.4 CFG18 (6)
OBSFN_D1 R552 *0.4 CFG19
R553 *short 4 CFG18
OBSDAT_D0 R504 *short 4 CFG12 (6)
OBSDAT_D1 R103 *short 4 CFG13 (6)
OBSDAT_D2 R502 *short 4 CFG14 (6)
OBSDAT_D3 R511 *short 4 CFG15 (6)
CPU_HOOK0 R51 1K 4 H_PWRGOOD_R (2)
CPU_HOOK6 R540 1K 4 CPU_PLTRST# (2,10)
CPU_HOOK3 R277 *short 4 SPS_PWROK (2,7)



PCH XDP




(9) XDP_FN0 XDP_FN0 TP142
(9) XDP_FN1 XDP_FN1 TP138
(9) XDP_FN2 XDP_FN2 TP134
(9) XDP_FN3 XDP_FN3 TP148
(9) XDP_FN4 XDP_FN4 TP152
(9) XDP_FN5 XDP_FN5 TP145
(9) XDP_FN6 XDP_FN6 TP147
(9) XDP_FN7 XDP_FN7 TP131
PCH_HOOK1 TP66
+1.05V TP101
PCH_HOOK7 TP89
SMB_XDP_DAT TP158
SMB_XDP_CLK TP161
PCH_JTAG_TDO TP144
PM_TEST_RST# TP58
(8) PCH_JTAG_TDI PCH_JTAG_TDI TP137
(8) PCH_JTAG_TMS PCH_JTAG_TMS TP154
(8) PCH_JTAG_TCK PCH_JTAG_TCK TP149
TP164
TP77
TP159

+VCC_PCH_XDP +3V_S5
R720 *short 4
TP168
TP167
TP141
TP128
TP139
TP132
TP136
TP146
XDP_FN_CLK1 XDP_FN_CLK1 (10)
XDP_FN_CLK2 XDP_FN_CLK2 (10)
XDP_FN8 XDP_FN8 (8)
XDP_FN9 XDP_FN9 (8)
XDP_FN10 XDP_FN10 (10)
XDP_FN11 XDP_FN11 (10)
TP135
TP60
TP151
TP150
XDP_FN12 XDP_FN12 (10)
XDP_FN13 XDP_FN13 (10)
XDP_FN14 XDP_FN14 (9)
XDP_FN15 XDP_FN15 (9)
TP153
TP72
TP71
TP76
TP74
R639 1K 4
R326 1K 4
RSMRST# (7,30)
EC_PWROK (7,30,35)



Quanta Computer Inc.
PROJECT : Z8B








(19,30) EC_FB_CLAMP \rightarrow R427 \rightarrow EV@0.4 \rightarrow FB_CLAMP F3
 R426 \rightarrow EV@10K/F \rightarrow FB_CLAMP F3
 For GC6 2.0 and 1.0
 stuff EC_FB_CLAMP

RV modify




FBA_ODT_L \rightarrow FBA_CMD2 R21 \rightarrow EV@10K/F 4
 FBA_ODT_H \rightarrow FBA_CMD18 R438 \rightarrow EV@10K/F 4
 FBA_RST# \rightarrow FBA_CMD5 R25 \rightarrow EV@10K/F 4
 FBA_CKE_L \rightarrow FBA_CMD3 R413 \rightarrow EV@10K/F 4
 FBA_CKE_H \rightarrow FBA_CMD19 R42 \rightarrow EV@10K/F 4



FB_PLLAVDD = 55mA




FB_DLLAVDD = 15mA




FB_VREF_PROBE D23

COMMON

FBVDDQ + FBVDD = 3.116A



COMMON



stuff EC_FB_CLAMP for GC6 1.0


stuff GC6_FB_EN for GC6 2.0



CHANNEL A: 256MB/512MB DDR3

HYU 256Mx16, PN : AKD5PGWTW08---AKD5PGWTW07
HYU 128Mx16, PN : AKD5MZDTW03---AKD5MZDTW02


QBC TOP B/S
SAM 256Mx16, PN : AKD5PZDT501---AKD5PZDT500
SAM 128Mx16, PN : AKD5MGGT535---AKD5MGGT534



DP TO VGA


1A-1 2013/10/15 Change VGA ITE soltion to NXP.
1A-5 2013/10/18 Change VGA NXP soltion to ITE.

FingerPrint Conn




1A-7 2013/10/22 Change CN4 to 6pin.
1B-6 2013/12/18 Change CN5 USB port to port2.

Power Button/Conn



1A-1 2013/10/15 change to 6pin.
1B-2 2013/12/3 change to 4pin.
1B-3 2013/12/10 change CN6 footprint.

TPM





TPM18-->for SLB9655		
TPM08-->for NuvoTon		
R259	Un-stuff	stuff
C503	Un-stuff	stuff
R271	Un-stuff	stuff
R247	stuff	Un-stuff
R240	stuff	Un-stuff
R262	stuff	Un-stuff

Green CLK Gen


1B-4 2013/12/13 remove Green CLK U9

HDMI


From PCH



HDMI connector



HDMI-detect




I2C

From PCH






EMI




Power trace tracking

(2,7,8,9,10,11,13,14,15,16,17,18,21,22,24,25,26,27,28,29,30,32,33,34,35,36,37,38) +3V
(7,8,10,21,22,25,28,29,32,36) +5V


24 Mini Card 1 (MNC)




**Quanta Computer Inc.**
PROJECT : Z8B

Size	Document Number	Rev
	Mini-Card/WL/3G/SIM	1A
Date:	Wednesday, July 09, 2014	Sheet 24 of 44


25 2.5" SATA HDD (HDD)




SATA ODD Connector




FFC Type SATA HDD CON



ODD Power (SATA)



POWER LED




Power trace tracking

(2,7,8,9,10,11,13,21,27,29,30,32,35,37)
24,25,27,28,29,30,32,33,34,35,36,37,38)



LANVCC




For RTL8111GS
* Place 0.1uF CAP close to each
VDD33 pin-- 11, 32

For Surge improvement
C5117/C5111 close
to pin 11,23.


Remove For Not Using SWR mode
C824,C825 close to Pin23.

For RTL8111G(S)
* Place 1uF CAP close to each VDD10 pin-- 22 (reserve)
For RTL8111G(S)
* Place 0.1uF CAP close to each
VDD10 pin-- 3, 8, 22, 30

Transformer




Reserve for Surge
Line to GND TVS



Layout: All termination
signal should have 30
mil trace


1A-7 2013/10/22 Change LGND to GND

RJ45 Connector




1A-7 2013/10/22 CN5006 pin9/10
add R5332/R5333 for RSD protect.


USB 3.0 Connector




HOLE(OTH)




USB IO D/B



Codec(ADO)




Codec PWR 5V(ADO)




C730, C787 close U37 pin3 and L65

Mute(ADO)




Internal Speaker




1B-2 2013/12/04 Change PW and footprint.

1B-5 2013/12/17 Change Q14 pin define

Grounding circuit(ADO)




D-Mic



1A-7 2013/10/22 del C5079


Universal Audio Jack






LA-1 2013/10/15 swap CAP C8579/C8580 to Vrefo and
resistor R5214/R5215 to Line in.

(30) resistor R5214/R5215 to Line in.

Codec PWR 3V/1.5V(ADO)




29 K/B (KBC)




1A-7 2013/10/22 change CN24 pin define based on spec.
1A-8 2013/10/22 change CN24 pin define based on spec based on Z8Q.

KB_BL LED (KBC)




1A-7 2013/10/22 change CN25 pin define for spec.
1A-8 2013/10/23 change CN25 footprint.

EMI Cap




TOUCHPAD BOARD CONN



TPD->100KHz, TS=400KHz
Intel design guide suggestion
MCP PIN 10u.
Per inch 3u. TS=3x5inch
400KHz10-100u=2.4-0.4k.
100KHz 10-100u=9k-1k.

1A-5 2013/10/18 Change CN21 Pin8 for
I2C/PS2 TPD identify.
2013/10/29 Change CN21 power rail to S5
change Q42 direction and net name,
1A-12 reserve PS2 PU to +3V.


CPU FAN (THM)





FANPWR = 1.6*VSET

1A-12013/10/15 change pin define and add pwm IC U17.
1A-112013/10/15 change 30mils to 30mils.
1A-92013/10/24 Add alert on U17.1 for CPU thermal tempreture.


Accelerometer Sensor(reserve only)




EC(KBC)




SM BUS PU(KBC)



HWPG(KBC)



For test only





iRST

1A-4 2013/10/17 Del U22 becuse no support IOAC


SM BUS ARRANGEMENT TABLE



SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	G-Snesor
SM Bus 4	






1/13 Adding +3V_SUS power for touch pad
(By acer request)






Quanta Computer Inc.
PROJECT : Z8B


Size	Document Number	Rev
	+1.05V_S5 (TPS51211)	1A
Date:	Monday, July 14, 2014	Sheet 33 of 44



Mode	Frequency	Discharge mode
200K	400K	Tracking Discharge
100K	300K	Tracking Discharge


	S3	S5	+1.35VSUS	REF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF





Thermal protection


Need fine tune
for thermal protect point
Note placement position
TEMP=85C



Quanta Computer Inc.

PROJECT : Z8B

Size	Document Number	Rev
	+1.5V/Thermal Protect	1A
Date:	Monday, July 14, 2014	Sheet 36 of 44




Quanta Computer Inc.
PROJECT : Z8B


Size Document Number Rev 1A
+VGPU_CORE(UP1642PQAG)

Date: Monday, July 14, 2014 Sheet 37 of 44


(16,17,18) +1.05V_GFX
(17,20,27) +1.35V_GFX
(16,17,18,19,30) +3V_GFX



+1.05V_GFX
TDC : 1.73A
PEAK : 2.3A
Width : 80mil



+3V_GFX
TDC : 0.17A
PEAK : 0.23A
Width : 20mil



OCP=8A
L ripple current
= $(19-1.5) \times 1.5 / (2.2 \times 290k \times 19)$
=2.165A
Vtrip= $8 - (2.165 / 2) \times 14mohm$
=96.84mV
Rlimit= $96.84mV / 10uA \times 8 = 77.47Kohm$

+1.5V_GFX
1.5 Volt +/- 5%
TDC : 3.3A
PEAK : 4.3A
OCP : 8A
Width : 160mil




Quanta Computer Inc.


PROJECT : Z8B

Size	Document Number	Rev
	+1.35V_GFX/+1.05V_GFX/+3V_GFX	1A
Date:	Monday, July 14, 2014	Sheet 38 of 44

39




VGA Reset



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE I/O
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+1.05V_S5	+1.05V	PCH CORE VCCST POWER& External GPU POWER	S5_ON	S0-S5
+5V	+5.0V	HDD/ODD/SPK/HDMI POWER/CRT	MAINON	S0
+3V		PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	
LCDVCC	+3.3V	LCD POWER	EDP_VDD_EN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	
+3V_GFX	+3.3V	External GPU POWER	DGPU_PWR_EN	S0
+1.35V_GFX	+1.5V	External GPU POWER	FBVDDQ_EN	
+1.05V_GFX	+1.05V	External GPU POWER	3V_MAIN_PWGD	S0


Thermal Follow Chart










Battery Mode

Non Deep Sx






實線表default
虛線表reserve



[illegible]

Model		Version	CHANGE LIST				
EA41	1C-1	<p>39 Change R481,R608,R712,R715,P167,P162,P165,P113,P121,P1191,P137,P123,P124,P145,P146,P168,P1115,P1116,P1117,P1122,P1131,P1123,P1125,P1135,P1136,R119,P1164,P1166,P1167,P1165,P1187,P1188,P1189,P1191,P1171,P1200,P1206,P1622 from Res 0 ohm 0603 to short pad(2014_07_14)</p> <p>40 Change R619,P116,P163,P159,P156,P163,P177,P178,R118,P1131,P1158 from Res 0 ohm 0603 to short pad(2014_07_14)</p> <p>41 Change P1504,P1514 from 0603,2.2ohm to 0603/2.2ohm(2014_07_14)</p> <p>42 Change PC16,PC160 from 0603,1000pf to 0603/3300pf(2014_07_14)</p> <p>43 Change PC73,PC74,PC146,PC11977cap from 4.7uf/25V/0805 to 10uf/25V/0805(2014_07_14)</p> <p>44 Change R355,R35977from 64.5/15/0402 to 56/15/0402 (2014_07_14)</p> <p>45 Delete PC1</p> <p>46 Change TV1 Diode at D16 and D20(fromCYN402M0402 to C512501200)(2014_07_15)</p>					
DOC NO.	PROJECT MODEL :		Z8B	APPROVED BY:		DATE:	
	PART NUMBER:			DRAWING BY:		REVISION:	
<div><div><div>Quanta Computer Inc.</div></div><div>PROJECT : Z8B</div><div>Change list-1</div></div>							