

DV14 CP UMA+DIS Schematics Document

Arrandale

Intel Ixex Peak-M

2011-03-18

REV : X01

DY : Nopop Component

UMA: POP for UMA option

DIS: POP for DIS option

65 BOM : Nopop for 65 BOM option

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

DV14 CP UMA+DIS

Rev

X00

Date: Friday, March 18, 2011

Sheet 1 of 100


DV14 CP Block Diagram (UMA/DIS Co-layout)

www.qdzbxw.com

PCB LAYER
L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Bottom

CPU DC/DC	
ISL62882 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE
SYSTEM DC/DC	
RT8237AGQW 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT
SYSTEM DC/DC	
TPS51123RGER 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW +15V_ALW
SYSTEM DC/DC	
RT8207LGQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF
SYSTEM DC/DC	
G9731F11U 93	
INPUTS	OUTPUTS
+1.5V_SUS	+1V_GPU_PCIE
VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE
MAXIM CHARGER	
BQ24707RGRG4 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC
SYSTEM DC/DC	
RT9025-25PSP 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU
SYSTEM DC/DC	
Switches 42	
INPUTS	OUTPUTS
+1.5V_SUS +5V_ALW +3.3V_ALW	+1.5V_RUN +5V_RUN +3.3V_RUN

Project code : 91.4IU01.001
PCB P/N : 48.4IU03.0SB
Revision : 10272-SB





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**


Size: A3 Document Number: **DV14 CP UMA+DIS** Rev: **X00**

Date: Tuesday, March 22, 2011 Sheet 2 of 100




<Core Design>

PCH SMBus Block Diagram




KBC SMBus Block Diagram



www.qdzbwx.com

Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Weak internal pull-down. Do not pull high.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-k pull-down resistor. Leave GNT0# floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k pull-down resistor.
GNT2#/GPIO53	Default = Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull-up Disable iTPM: Left floating
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN

USB Table


USB	
Pair	Device
0	X
1	USB1
2	USB2
3	USB3
4	X
5	X
6	X
7	X
8	X
9	WLAN for BLUETOOTH
10	CARD READER
11	CAMERA
12	X
13	X

Processor Strapping

Calpella Schematic Checklist Rev.0_7








Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size A3	Document Number DV14 CP UMA+DIS		Rev X00
Date: Friday, January 14, 2011	Sheet 6	of 100	

SSID = CLOCK

www.qdzbwx.com





71.08595.003
2nd = 71.93197.B03


1st Silego : 71.08595.003
2nd IDT : 71.93197.B03


X01 0316
if U701 is 71.08595.003, R706 install 33ohm (63.33034.1DL);
if U701 is 2nd=71.93197.B03, R706 install 22ohm (63.22034.1DL).

82.30005.901
2nd = 82.30005.A51
3rd = 82.30005.B81




FSC	0	1
SPEED	133MHz (Default)	100MHz












SSID = CPU

www.qdzbwx.com



Processor Compensation Signals



	R919	R937	R977
S3 circuit	DY	0.75k	1.6k
Normal	1.27k	3k	DY

Remove XDP 8/22


www.qdzbxw.com




Sheet 10 of 100

SSID = CPU

www.qdzbwx.com




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




Change to Normal operation
20100202


CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port




CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



<Core Design>

SSID = CPU

www.qdzbwx.com



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are Auburndale
VTT=1.05V; Clarksfield
VTT=1.1V

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC_CORE)			
Size	Document Number	Rev	
Custom	DV14 CP UMA+DIS	X00	
Date:	Wednesday, March 23, 2011	Sheet	12 of 100

www.qdzbxw.com



SSID = CPU



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (VSS)	
Size	Document Number			Rev
A3	DV14 CP UMA+DIS			X00
Date:	Monday, March 07, 2011	Sheet	14	of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	15	of	100
-------	----------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011	Sheet 16 of 100
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title

Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00


Date:	Thursday, January 06, 2011	Sheet	17	of	100
-------	----------------------------	-------	----	----	-----

M_A_DM[7..0] 10
 M_A_DQS[7..0] 10
 M_A_DQS[7..0] 10
 M_A_A[15..0] 10



Layout Note:
Place these Caps near SO-DIMMA.


2 S3 Power Reduction



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x32

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

www.qdzbwx.com



www.qdzbwx.com

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

PCH (LVDS/CRT/DDI)

Size
A3

Document Number	
-----------------	--

DV14 CP UMA+DIS


Rev	
X00	

Date: Wednesday, March 23, 2011


Sheet	20	of	100
-------	----	----	-----

SSID = PCH

www.qdzbwx.com



www.qdzbwx.com



DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
PCH (PCI-E/SMBUS/CLOCK/CL)

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 23 of	100


SSID = WLAN

IS

Date: Wednesday, March 23, 2011	Sheet 24 of 100
---------------------------------	-----------------


SSID = PCH

X01 0309




Change NET DGPU_HOLD_RST#
to PE_GPIO0 to reset GPU_09/23




Remove GPIO12,GPIO24
Pull high 09/10



X00 2011 0105 add R2506



Add PE_GPIO0, PE_GPIO1
09/09, pull high/low check
H/L active ?



MISC




CPU

NCTF

RSVD

IBEXPEAK-M-GP-NF

6 OF 10




www.qdzbwx.com



Sheet 26 of 100

Sheet 26 of 100



SSID = PCH

www.qdzbwx.com



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)	
Size	Document Number			Rev
A3	DV14 CP UMA+DIS			X00
Date:	Tuesday, January 25, 2011	Sheet	28	of 100


SSID = AUDIO

www.gdzbwx.com



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

DV14 CP UMA+DIS

Date: Thursday, January 06, 2011

Rev

X00

Sheet





30

 of


100

LAN CHIP

Modified: 2019-03-11 10:12:12



SSID = SDIO



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Card Reader-RTS5138	
Size	Document Number	Rev		
A3	DV14 CP UMA+DIS	X00		
Date:	Wednesday, March 23, 2011	Sheet	32	of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	33	of	100
-------	----------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	34	of	100
-------	----------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011	Sheet 35 of 100
----------------------------------	-----------------

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	36	of	100
-------	----------------------------	-------	----	----	-----



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	38	of	100
-------	----------------------------	-------	----	----	-----


SSID = Thermal

Thermal sensor P2800







www.qdzbox.com



01/05 change R3903&R3904 to 0ohm.Remove C3905




Very Close to CPU1



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	40	of	100
-------	----------------------------	-------	----	----	-----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	41	of	100
-------	----------------------------	-------	----	----	-----





SSID = Reset.Suspend

www.qdzbwx.com



Peak current: 6370mA (HD:1100 ODD:2500)
Design current: 4459 mA
11.6A
Rds=14m ohm ==> 0.09V

Run Power




+1.5V_RUN_CPU Consumption
Peak current 3A

+1.5V_RUN for Mini-Card Consumption
Peak current 1A

Total= 4A


SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Close to Batt Connector




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
BATT CONN		
Size A3	Document Number DV14 CP UMA+DIS	Rev X00
Date: Wednesday, March 23, 2011	Sheet 44 of 100	

www.qdzbxw.com





79.33719.20L
10U 25V K1206 X5R/ 78.10622.52L
2nd = 77.33371.13L
UH PCMC104T-R36MNI1R05J Cyntec 1.05mohm/ 68.R3610.20C
O/P cap: 330U 2V EEFSX0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
H/S: CSD58870Q5D/ SON 8P/5.0mOhm/6.6mOhm@4.5Vgs/ 84.58870.037
L/S: CSD58870Q5D/ SON 8P/2.0mOhm/2.7mohm@4.5Vgs/ 84.58870.037

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ISL62883 CPU CORE


DV14 CP UMA+DIS

X00

SSID = CPU.Regulator

www.qdzbwx.com

RT8237A for +1.05V_VTT





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPS51218 +1.05V_VTT	
Size	Document Number	Rev		
A3	DV14 CP UMA+DIS	X00		
Date:	Wednesday, March 23, 2011	Sheet	49	of 100




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1.5U PFCMI04T-1R5MH Cyntec 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3Arms Panasonic/79.33719.L01
H/S: SIR172DP / 10.3mohm/12.4mOhm@4.5Vgs/ 84.00172.037
L/S: SIR460DP / 4.9mohm/6.1mOhm@4.5Vgs/ 84.00460.037

SSID = PWR.Plane.Regulator_1p8v

RT9025 for +1.8V_RUN



<Core Design>




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			RT9025 +1.8V_RUN	
Size	Document Number		Rev	
A4	DV14 CP UMA+DIS		X00	
Date:	Wednesday, March 23, 2011		Sheet	51 of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
DV14 CP UMA+DIS

Date: Thursday, January 06, 2011

Reserved

Rev
X00

Sheet 52 of 100




I/P cap: 10U 25V K5006 X5R/ 78.10622.52L
10.56uH PCMC104T-R56mM Cynotec DCR: 1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF504D331ER 9mohm 3Arms PANASONIC/ 79.33719.L01
H/S: S17686DP/ POWERPAK-8/11mohm/14mOhm@4.5Vgs/ 84.07686.037
L/S: S1r460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037



SSID = VIDEO

LVDS CONNECTOR





Change LCD1 to 30 pin ,
DEL NET_LCD_DET_C ,
DEL LCD_CBL_DET#_C 08/14
Modified Pin define 9/1




Close to LVDS connector



EMI suggestion 9/23




Note:R5415 cannot use short pad for safty




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
LCD/Inverter Connector			
Size	Document Number	Rev	
A3	DV14 CP UMA+DIS	X00	
Date:	Wednesday, March 23, 2011	Sheet	54 of 100

SSID = VIDEO

www.qdzbwx.com









5V Tolerance






Layout Note:



- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.










Hsync & Vsync level shift



CLOSE TO TRANSFORMER




HDMI Level Shifter & CONNECTOR



SSID = AUDIO

Speaker Connector




www.qdzbwx.com

11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002 X01 0309

X01 0309

20.F1889.002 20.F1050.002



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Audio Jack			
Size	Document Number	Rev	
A3	DV14 CP UMA+DIS	X00	
Date:	Wednesday, March 23, 2011	Sheet	58 of 100

SSID = LOM


LAN TransFormer

X01-0312
Add EMI solution for Surge


www.qdzbxw.com

X00 0106 XF5901 follow DV14 HR

X00 0210
For GIGA LAN, use Transformer
68.IH601.301
For 10/100M LAN, use Transformer
68.HH035.301





68.IH601.301
2nd = 68.05009.30A




01/05 Del GDT5903, GDT5904

0722 : change to gas tube



X00 20110105



X01 0312



1/5 follow HR change resistor package.

11/25 modify to CRC circuit and divided resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
LAN CONN
Size A3 Document Number **DV14 CP UMA+DIS** Rev **X00**
Date: Wednesday, March 23, 2011 Sheet 59 of 100

SSID = User.Interface


ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reseved


Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	61	of	100
-------	----------------------------	-------	----	----	-----

```
SSID = Flash.ROM
```


SPI FLASH ROM (32M bits) for PCH

www.qdzbwx.com




SPI FLASH ROM (2M bits) for KBC

```
X01 0228
DY R6203, Stuff R6210
```




SSID = RBATT

RTC Connector



x00 0106



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number

DV14 CP UMA+DIS



Date: Wednesday, March 23, 2011

Sheet 62 of 100

Rev



SSID = USB

www.qdzbxw.com





11/18 remove R6101, R6104

11/10 Move USB power SW to Mainboard



11/1 Stuff TR6101 for EMI



<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB	
Size	Document Number	Rev		
A3	DV14 CP UMA+DIS	X00		
Date:	Wednesday, March 23, 2011	Sheet	63	of 100

SSID = Wireless


www.qdzbwx.com

Mini Card Connector(802.11a/b/g)



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

DV14 CP UMA+DIS

Rev

X00


Date: Thursday, January 06, 2011

Sheet 65 of 100

SSID = User.Interface


www.qdzbwx.com

Power BTN Connector




Modify 09/02


Battery LED



HDD LED



WLAN LED



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PWR_BTN/LED	
Size	Document Number	Rev		
A3	DV14 CP UMA+DIS	X00		
Date:	Wednesday, March 23, 2011	Sheet	66	of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	67	of	100
-------	----------------------------	-------	----	----	-----





SSID = KBC

Internal KeyBoard Connector



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch Pad

www.qdzbwx.com

TouchPad Connector



11/23 change TPAD1 to 20.K0320.004


<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Key Board/Touch Pad**
Size: A3 Document Number: **DV14 CP UMA+DIS** Rev: **X00**
Date: Wednesday, March 23, 2011 Sheet 68 of 100

SSID = User.Interface

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A4


Document Number
DV14 CP UMA+DIS

Rev
X00


Date: Monday, January 10, 2011

Sheet 69 of 100

SSID = User.Interface




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number DV14 CP UMA+DIS		Rev X00
Date: Wednesday, March 23, 2011		Sheet 70 of	100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011	Sheet 71 of 100
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
------------	---	-------------------

Date: Thursday, January 06, 2011	Sheet 72 of 100
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
------------	---	-------------------

Date: Thursday, January 06, 2011	Sheet 73 of 100
----------------------------------	-----------------

3.3V_RUN_CARD

1 2 1 2 1 2 1 2

DY7401 DY7402 DY7403 C7404

SC20U02KX-5GP SC20U02KX-5GP SC20U02KX-5GP SC20U02KX-5GP

3.3V

BOM me

Pin connection diagram for the SD card module. The diagram shows the connection between the module pins and the board pins. The module pins are labeled on the left and right sides of the module. The board pins are labeled on the left and right sides of the board. The connections are as follows:

- +3.3V_RUN_CARD to SD_VDD/MMC_VDD (pin 11)
- SD_VCC (pin 4) to GND
- 32 XD_WE#/SD_CD# (pin 20) to XD_D1/SD_D5/MS_D0 (pin 32)
- 32 XD_D4/SD_D3/MS_D1 (pin 3) to XD_D4/SD_D3/MS_D1 (pin 32)
- XD_D0/SD_CLK/MS_D2_R (pin 14) to XD_D0/SD_CLK/MS_D2_R (pin 32)
- 32 XD_D2/SD_CMD (pin 6) to XD_D2/SD_CMD (pin 32)
- 32 XD_CLE/SD_D0/MS_D7 (pin 18) to XD_RE#/MS_INSH# (pin 32)
- 32 XD_CE#/SD_D1 (pin 19) to XD_D6/MS_BS (pin 32)
- 32 XD_D5/SD_D2/MS_D5 (pin 1) to XD_RDY/SD_WP/MS_CLK (pin 32)
- 32 XD_RDY/SD_WP/MS_CLK (pin 22) to XD_RDY/SD_WP/MS_CLK (pin 32)
- SD_CD (pin 3) to SD_CD/DAT3/MMC_RS# (pin 32)
- SD_CMD/DAT3/MMC_CMD (pin 6) to SD_CMD/DAT3/MMC_CMD (pin 32)
- SD_DATA0/MMC_DAT (pin 12) to SD_DATA0/MMC_DAT (pin 32)
- SD_DATA1 (pin 13) to SD_DATA1 (pin 32)
- SD_DATA2 (pin 10) to SD_DATA2 (pin 32)
- SD_DATA3 (pin 7) to SD_DATA3 (pin 32)
- MS_INS (pin 8) to MS_INS (pin 32)
- MS_BS (pin 15) to MS_BS (pin 32)
- MS_SCLK (pin 5) to MS_SCLK (pin 32)
- GND (pin 23) to GND (pin 32)
- GND (pin 24) to GND (pin 32)
- SD_GND (pin 21) to SD_GND (pin 32)
- MS_VSS (pin 2) to MS_VSS (pin 32)
- MS_VSS (pin 16) to MS_VSS (pin 32)
- SD_VSS/MMC_VSS1 (pin 9) to SD_VSS/MMC_VSS1 (pin 32)
- SD_VSS/MMC_VSS2 (pin 17) to SD_VSS/MMC_VSS2 (pin 32)

The module is labeled "CARD1" and "CARD-PUSH-22P-GP". The board is labeled "20.I0110.021" and "2nd = 20.I0133.001".

[illegible]

32 XD_D0/SD_CLK/MS_D2 <<>> R7407 2 1 33R2J-2-GP XD D0/SD_CLK/MS_D2_R

For EMI

X01 0318
Pls close EC7411 to R7407

EC7411
SC407P50V2CN-1GP



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Reserved

DV14 CP UMA+DIS

Sheet 74 of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00



Date:	Thursday, January 06, 2011	Sheet	75	of	100
-------	----------------------------	-------	----	----	-----

SSID = User.Interface



11/1 Stuff TR8201, TR8202 for EMI



11/1 Add EC2901~EC2904 for EMI request




X00 0111




X00 0111

IOBD1 is for USB board




IOBD2 is for Audio board



(Blanking)

(Blanking)

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date:	Thursday, January 06, 2011	Sheet	78	of	100
-------	----------------------------	-------	----	----	-----



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date: Thursday, January 06, 2011		Sheet 80 of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

Document Number

Rev

A3

DV14 CP UMA+DIS


X00

Date: Thursday, January 06, 2011

Sheet 81 of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00

Date: Thursday, January 06, 2011	Sheet 82 of 100
----------------------------------	-----------------

SSID = VIDEO




CONFIGURATION STRAPS

PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED,

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
GPIO8_ROMSO	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	x x x	0 0 1 (256MB)
GPIO21_BB_EN	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	x	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	x	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSNC		X	1



Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"1" (PU)	"1" (PU)	"0" (PD)
JTAG_TRST#	"0" (PD)	"1" (PU)	NC
JTAG_TCK	CLK	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC


	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACO	H

<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU PCIE/STRAPPING(1/5)			
Size A3	Document Number	Rev	
Enrico Caruso 14		X00	
Date:	Wednesday, March 23, 2011	Sheet	83 of 100

SSID = VIDEO


www.qdzbwx.com

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPxx_CALR to GND through a 150-
resistor.


**This basic topology should be used for DRAM_RST for
DDR3/GDDR3/GDDR5. These Capacitors and Resistor values
are an example only. The Series R and || Cap values
will depend on the DRAM load and will have to be
calculated for different Memory ,DRAM Load and board
to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF


Place all these components very close to GPU
(Within 25mm) and keep all component close
to each Other (within 5mm) except R_MEM_2



71.ROBSO.M01









For normal GPU operation, these signals can be left
floating (do not populate the capacitors and resistors).
















MEMORY ID Table	
DVDPDATA[3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-BC11 (900MHz) 128M*16
0011	DDR3 Rynix-H5TQ2G63BFR-11C (900MHz) 128M*16






DVDPDATA[0:3] Default: Pull down
X00 2011 0105 DY R8526 R8525 Q8501
DPC_PVDD is DPC_VDD18 2010/06/11
DPC_PVSS and all DPC_VSSR are DP_VSSR



SSID = VIDEO



www.qdzbxw.com




Seymour XT S3 PN:71.SEYMR.M01

Clock input Configuration -GDDR3/DDR3
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO_IN (Park, Madison, and Broadway only)


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsein 221, Taiwan, R.O.C.

GPU DP/LVDS/CRT/GPIO(3/5)
Document Number
Enrico Caruso 14
Date: Wednesday, May 24, 2011 Sheet 62 of 180



www.qdzbxw.com

The schematic diagram illustrates the power plane for the SCD1U10V3KX-5GP and SCD1U6D3V9KX-1GP. It shows two power planes: a top plane for +1.8V_RUN_GPU (labeled (1.8V@300mA DPAB_VDD18)) and a bottom plane for +1V_GPU_PCIE (labeled (1.0V@220mA DPAB_VDD10)). Both planes are connected to a common ground. The top plane includes components R8714, R8712, R8713, and R8716. The bottom plane includes components R8702, R8703, R8705, and R8716. The planes are connected to the +1.8V_RUN_GPU and +1V_GPU_PCIE pins of the SCD1U10V3KX-5GP and SCD1U6D3V9KX-1GP.



+1.8V_RUN_GPU **9/23** DPB_VDD18

R8715

1 **DIS** (1.8V@150mA DPB_VDD18)





0R2J-2-GP



Title			
GPU DPPWR/GND(5/5)			
Size A3	Document Number		Rev
	Enrico Caruso 14		X00
Date:	Tuesday, March 22, 2011	Sheet 87 of	100

SSID = VIDEO

www.qdzbwx.com



<Core Design>

SSID = VIDEO

www.qdzbwx.com

Simulation 10/07

Simulation 10/07

12/28 Yellow mark for OPI change

12/28 Yellow mark for OPI change

84



84

84

84

72.52G63.A0U

72.52G63.A0U




<Core Design>

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM3,4 (2/4)		
Size Custom	Document Number Enrico Caruso 14	Rev X00
Date: Wednesday, March 23, 2011	Sheet 89	of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM5,6 (3/4)

Size
A3

Document Number
Enrico Caruso 14


Rev
X00

Date: Thursday, January 06, 2011

Sheet 90 of 100

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size

A3

Document Number

Enrico Caruso 14

Rev

X00

Date: Thursday, January 06, 2011

Sheet 91 of 100




PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.05V
L	H	1.0V
H	H	0.9V

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.12V
H	L	0.95V
H	H	0.9V

$$V_{out} = 0.75V * (R1 + R2) / R2$$


3D3V_S0 to 3D3V_VGA_S0 Transfer

Change DUMMY Reference Name to PX_BACO




+1.8V_RUN_GPU

www.qdzbwx.com




1D5V_VGA_S0

change low Rds(on) MOSFET




G9731 for 1V_VGA_S0

Park Madison Does Not Support BACO, So follow Old Sequence Seymour Whistler Robson Support BACO, So Change Sequence



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
------------	---	-------------------

Date: Thursday, January 06, 2011	Sheet 94 of 100
----------------------------------	-----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number DV14 CP UMA+DIS	Rev X00
------------	---	-------------------

Date: Thursday, January 06, 2011	Sheet 95 of 100
----------------------------------	-----------------


DV14 Calpella UMA&DIS Power Up Sequence

(AC mode)




(DC mode)

red word: KBC GPIO



www.qdzbwx.com

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 97 of 100

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
DV14 CP UMA+DIS

Rev
X00

Date: Thursday, January 06, 2011Sheet 98 of 100

Change History

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
DV14 CP UMA+DIS


Date: Thursday, January 06, 2011

Rev
X00

Sheet 99 of 100

Change History

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
A3	DV14 CP UMA+DIS	X00
Date:	Thursday, January 06, 2011	Sheet 100 of 100