

KIWA5/A6


Schematics Document

Mobile Penryn uFCPGA with Intel
Cantiga_GM/PM+ICH9-M core logic

REV:1.0

本文来自：<http://www.yunweipc.com>, 郴州运维电脑维修网, 更多最新维修资料、维修实例、问题咨询敬请关注。

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number KIWAX LA-5081P
				Date: Tuesday, April 28, 2009	Rev 1.0
				Sheet 1 of 51	



DDR3 Voltage Rails

<div>power plane</div> <div>State</div>	B+	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +0.75VS +VCCCP +CPU_CORE +VGA_CORE +1.8VS
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

SMBUS, SPI and I2C Control Table

	SOURCE	HDMI	LVDS	CRT	HDCP	SERIAL EEPROM	NEW CARD	CLK GEN	CAP sensor	Mini CARD1	Mini CARD2	BATT	THERMAL SENSOR (VGA)	THERMAL SENSOR (CPU)
EC_SMB_CK1 EC_SMB_DA1	KB926	X	X	X	X	X	X	X	X	X	X	V	X	X
EC_SMB_CK2 EC_SMB_DA2	KB926	X	X	X	X	X	X	X	V	X	X	X	V	V
ICH_SMBCLK ICH_SMBDAT	ICH9	X	X	X	X	X	V	V	X	V	V	X	X	X
LVDS_SCL LVDS_SDA	Cantiga	X	V	X	X	X	X	X	X	X	X	X	X	X
GMCH_CRT_CLK GMCH_CRT_DAT	Cantiga	X	X	V	X	X	X	X	X	X	X	X	X	X
HDMICKL_NB HDMIDAT_NB	Cantiga	V	X	X	X	X	X	X	X	X	X	X	X	X
VGA_DDCCLK VGA_DDCDATA	N10M	X	X	V	X	X	X	X	X	X	X	X	X	X
VGA_LVDS_SCL VGA_LVDS_DAT	N10M	X	V	X	X	X	X	X	X	X	X	X	X	X
VGA_HDMI_SCL VGA_HDMI_DAT (55nm)	N10M	V	X	X	X	X	X	X	X	X	X	X	X	X
HDCP_SMB_CK1 HDCP_SMB_DA1	N10M	X	X	X	V	X	X	X	X	X	X	X	X	X
IFPC_AUX IFPC_AUX_N (40nm)	N10M	V	X	X	X	X	X	X	X	X	X	X	X	X
FSEL#SPICS# FRD#SPI_SO SPI_CLK FWR#SPI_SI	KB926	X	X	X	X	V	X	X	X	X	X	X	X	X

Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2009/04/23		Deciphered Date		2010/05		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								MB Notes List							
								Size B	Document Number						Rev 1.0
									KIWAX_LA-5081P						
								Date:	Tuesday, April 28, 2009				Sheet	3	of

VGA and DDR2 Voltage Rails (N10M)


power plane	State	+3VS
		+VGA_CORE
		+1.1VS
		+1.8VS
S0		O
S1		O
S3		X
S5 S4/AC		X
S5 S4/ Battery only		X
S5 S4/AC & Battery don't exist		X

EDP at Tj = 97C*




Power Supply Rail		NB10M-GS		N10M-GE1-S	
(V)		GDDR3	DDR2	GDDR3	DDR2
NVVDD	Variable	11.22A	10.87A	13.56A	13.47A
FB_DLLAVDD	1.1	25mA		25mA	
FB_PLLAVDD	1.1	10mA		10mA	
IFPC_IOVDD	1.1	385mA		180mA	
IFPD_IOVDD	1.1	385mA		180mA	
IFPE_IOVDD	1.1	385mA		180mA	
IFPF_IOVDD	1.1	385mA		180mA	
PEX_IOVDD/Q	1.1	1550mA		1550mA	
PEX_PLLVDD	1.1	165mA		65mA	
PLLVD	1.1	55mA		30mA	
SP_PLLVDD	1.1	25mA		10mA	
VID_PLLVDD	1.1	50mA		25mA	
TOTAL	1.1	3.425A		2.435A	
FBVDD/Q	1.8	2.24A	1.65A	2.24A	1.75A
IFPA_IOVDD	1.8	50mA		50mA	
IFPB_IOVDD	1.8	50mA		50mA	
IFPAB_PLLVDD	1.8	100mA		75mA	
IFPCD_PLLVDD	1.8	160mA		80mA	
IFPEF_PLLVDD	1.8	160mA		80mA	
TOTAL	1.8	2.76A	2.17A	2.575A	2.085A
DACA_VDD	3.3	110mA		110mA	
DACB_VDD	3.3	125mA		125mA	
DACC_VDD	3.3	110mA		110mA	
MIOA_VDDQ	3.3	10mA		10mA	
MIOB_VDDQ	3.3	10mA		10mA	
VDD33	3.3	80mA		80mA	
TOTAL	3.3	0.445A		0.445A	

POWER SEQUENCE

The ramp time for any rail must be more than 40us




XDP Reserve



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

RSVD pins on the CPU
should be left as NO
CONNECT


Security Classification		Compal Secret Data		Title	
Issued Date	2009/04/23	Deciphered Date	2010/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (1/3)	
Size B	Document Number	KIWAX_LA-5081P		Rev	1.0
Date:	Tuesday, April 28, 2009	Sheet	5	of	51




FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0
1067	266	0	0	0



Length match within 25 mils.
The trace width/space/other is
16/7/25.

Layout Note:
Route VCCSENSE and VSSSENSE traces at
27.4 Ohms with 50 mil spacing.
Place PU and PD within 1 inch of CPU.
Length matched to within 25 mils.






Delete "REMOVE?" 0113




Mid Frequency Decoupling



ESR <= 1.5m ohm
Capacitor > 1980uF


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Penryn (3/3)	
Size B	Document Number	KIWAX_LA-5081P		Rev	1.0
Date:	Tuesday, April 28, 2009	Sheet	7	of	51




















- (9) DDR_B_DQS#[0..7]
- (9) DDR_B_D[0..63]
- (9) DDR_B_DM[0..7]
- (9) DDR_B_DQS[0..7]
- (9) DDR_B_MA[0..14]


Layout Note:
Place near JP5

Layout Note: Place these 4 Caps near Command
and Control signals of DIMMA








Layout Note:
Place near JP5.203 & JP5.204






	5	4	3	2	1
D					
C	FBAD0 FBAD1 FBAD2 FBAD3 FBAD4 FBAD5 FBAD6 FBAD7 FBAD8 FBAD9 FBAD10 FBAD11 FBAD12 FBAD13 FBAD14 FBAD15 FBAD16 FBAD17 FBAD18 FBAD19 FBAD20 FBAD21 FBAD22 FBAD23 FBAD24 FBAD25 FBAD26 FBAD27 FBAD28 FBAD29 FBAD30 FBAD31 FBAD32 FBAD33 FBAD34 FBAD35				
B					
A	FBAD62 FBAD63				
	5	4	3	2	1


FOR N10M 40NM , 1.1VS needs to be changed to 1.05VS








IFPC_PLLVDD: please add option to support both 1.8V (for G9X) and 3.3V(for GT21X)



260mA NEAR BGA




IFPAB_PLLVDD: please add option to support both 1.8V(for G9X) and 1.05V(for GT21X)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	NB10M Power
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIWA5/6 LA-5081P
				Date:	Tuesday, April 28, 2009
				Sheet	18 of 51
				Rev	1.0

A total of 8 signals are required for GB1 strapping this includes
 2 reference signals
 6 physical strapping pins
 4 logical strapping bits
 A total of 24 logical strapping bits are available



R148 pop 25K ohm
 when use N10M-GE1-S (55nm)

(17) STRAP2
 (17) STRAP1
 (17) STRAP0
 (17) ROM_SCLK
 (17) ROM_SI
 (17) ROM_SO

R1002
 15K 0402_1%
 40NM@

R1005
 24.9K 0402_1%
 40NM@

R1012
 44.2 0402_1%
 40NM@

R1013
 40.2 0402_1%
 40NM@

GB1 Family GPU Strap Options

X76


GPU	FB Memory (DDR2)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N10M-GE1-S (0x6EC) 55nm	Samsung	64Mx16	PU 5K	PD 15K	PD 20K	PU 25K	PD 10K PU 45K
	Hynix	64Mx16	PU 5K	PD 15K	PD 5K	PU 25K	PD 10K PU 45K
	Qimonda	64Mx16	PU 5K	PD 15K	PD 15K	PU 25K	PD 10K PU 45K
N10M-GS (0x6EC) 40nm	Samsung	64Mx16	PD 10K	PD 15K	PD 10K	PU 10K	PD 35K PU 45K
	Hynix	64Mx16	PD 10K	PD 15K	PD 5K	PU 10K	PD 35K PU 45K
	Qimonda	64Mx16	PD 10K	PD 15K	PD 15K	PU 10K	PD 35K PU 45K

4/23 update strap1 10K to 35K
 according to N10M latest PUN

Memory/PKG	FBCAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
DDR2	30.1ohm	30.1ohm	NC
GDDR3	33.2ohm	44.2ohm	40.2ohm

To update for NV PUN-03304-001_V06 (2008/4/01)

U59
 NB10M-GS-S
 40NM@



For 8171

```
For 8171 net name:
EMI0, EMI1
ASQ0, ASQ1
APD
```

1



1

U31




For 8171




3	2	1
---	---	---





LCD POWER CIRCUIT



LCD/PANEL BD. Conn.
FOR UMA









LCD/PANEL BD. Conn.
FOR DIS



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/04/23				Title			
				Deciphered Date				2010/05			
								LVDS & DVI Connector			
								KIWA5/6 LA-5081P			
								Rev 1.0			
								Date: Tuesday, April 28, 2009			
								Sheet 24 of 51			


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






A16 Swap Override Strap	
PCI_GNT#3	Low= A16 swap override Enable High= Default*


Boot BIOS Strap		
PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC*






SATA PORT LIST	
PORT	DEVICE
0	HDD
1	ODD
4	E-SATA
5	

XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation
1	1	Set PCIE port config bit 1




Mini-Express Card(Slot 2-WIRELESS) 5.2mm high



2005/09/27 modified.
Base on OPTION GTM351E Datasheet Rev0.1
Vcc 3.3V +/- 8%
Peak Icc 2750mA
with max supply droop 50mA
Average Icc 1000mA


Express Card Power Switch



Imax = 0.75A

Imax = 1.35A

Imax = 0.275A




Security Classification		Compal Secret Data		Title	
Issued Date	2009/04/23	Deciphered Date	2010/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini-Card/3G/TV /BT	
				Size	Document Number
				KIWAX_LA-5081P	
				Rev 1.0	
				Date: Tuesday, April 28, 2009	
				Sheet 30 of 51	

Layout Notice : Filter place as close chip as possible.

Layout Notice : Place as close
chip as possible.


Layout Notice : 1.2V filter. Place as close chip as possible.




Notice : 4.7u 6.3V capactor Thickness 1.25mm

Layout Notice : Filter place as close chip as possible.

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>			
Issued Date	2009/04/23	Deciphered Date	2010/05	Title BCM5906			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <i>KIWA5/6 LA-5081P</i>	Rev 1.0	
				Date: Tuesday, April 28, 2009	Sheet 31	of 51	




Change C468,C470,C473,C474,C475,C476 from 0.01uF to 0.1uF




near LAN controller

RJ45 CONN




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/04/23				Title			
				Deciphered Date				LAN CONTROLLER			
				2010/05				Size			
								Document Number			
								KIWA5/6 LA-5081P			
								Date			
								Tuesday, April 28, 2009			
								Rev			
								1.0			
								Date			
								Tuesday, April 28, 2009			
								Sheet			
								32 of 51			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




SATA ODD Conn.





Security Classification	Compal Secret Data			Title	
Issued Date	2009/04/23	Deciphered Date	2010/05	HDD & ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				KIWA5/6 LA-5081P	
				Date: Tuesday, April 28, 2009	Rev 1.0
				Sheet 33 of 51	


Speaker Connector




GAIN0	GAIN1	
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB



Audio Jack



Security Classification		Compal Secret Data		Compal Electronics, Inc.							
Issued Date		2009/04/23	Deciphered Date		2010/05	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						AMP, Audio speaker CONN					
						Size	Document Number				Rev
						Custom	KIWA5/6 LA-5081P				1.0
						Date: Tuesday, April 28, 2009					Sheet 35 of 51




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/04/23	Deciphered Date	2010/05	Title BIOS & EC I/O Port		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	KIWA5/6 LA-5081P	1.0
				Date:	Thursday, April 29, 2009	Sheet



Source:SP010001E00
2nd source:SP010001F00
30 pin

INT_KBD Conn.


KS[0..7] (36)
KSO[0..15] (36)





CONN PIN define need double check



FOR LPC SIO DEBUG PORT





EC DEBUG PORT












Security Classification		Compal Secret Data		Title	
Issued Date	2009/04/23	Deciphered Date	2010/05	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				KIWA5/6 LA-5081P	
				Date:	Rev
				Tuesday, April 28, 2009	1.0
				Sheet	38 of 51

FOR EC 16M SPI ROM




INPUT		OUTPUT Y
A	B	
L	L	L
H	L	H
L	H	H
H	H	H







LIFT USB CONN. 1





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KIWA5/6 LA-5081P
				Date:	Rev
				Tuesday, April 28, 2009	1.0
				Sheet	40 of 51












ON/OFF switch




Lid Switch



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	Audio Jack & SW connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	
				Custom	<i>KIWA5/6 LA-5081P</i>	Rev 1.0
				Date:	Tuesday, April 28, 2009	Sheet 41 of 51





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/23	Deciphered Date	2010/05	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Size	Document Number	KIWA5/6 LA-508IP		Rev	1.0
Date:	Tuesday, April 28, 2009	Sheet	42 of 51		



Vin Detector

High	17.944	17.706	17.470
Low	16.242	16.027	15.808




CP Point Setting

CP point=ladapter*85%

90W adapter
 $V_{acset}=3.3 \times (127K / (84.5K + 127K)) = 1.885V$
 $CP \text{ Point} = (V_{acset} / V_{vdac}) \times (0.1 / PR302) = 4A$

65W adapter
 $V_{acset}=3.3 \times (115K / (165K + 115K)) = 1.355V$
 $CP \text{ Point} = (V_{acset} / V_{vdac}) \times (0.1 / PR302) = 2.74A$

Input OVP : 22.3V
 ACIN detect : 17.26V
 Fsw : 300KHz



CP setting

PR311 84.5K_0402_1%
 PC315 127K_0402_1%
 @0.01U_0402_25V7K

ICHG setting

PR319 54.9K_0402_1%
 PC325 @0.01U_0402_25V7K


CHGVADJ	Pre Cell
3.3V	4.35V
0V	4V


"CHGVADJ" connect to EC DA pin

LI-3S : 13.5V----BATT-OVP=1.5V
BATT-OVP=0.1112*BATT+


Security Classification		Compal Secret Data	
Issued Date	2008/05/21	Deciphered Date	2009/05/21
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
CHARGER			
Title	Document Number	Rev 0.1	
Date: Tuesday, April 28, 2009	Sheet 46	of 53	





CPU_VPL-1



Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1		modify battery select circuit			add PQ312 and PR338	2009.01.14	
2		change +1.1VS voltage to +1.05V			change P622 to 2.21K only for N10M-GS(40nm)	2009.01.14	
3							
4							
5							
6							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							

A