


ZQ0 GDDR3 BWD ULT SYSTEM BLOCK DIAGRAM

BOM




01



BQ24737RGRR Battery Charger P31	TPS51216RUKR +1.35V_SUS P35	Thermal Protection Discharger P36
TPS51225RUKR +3V/+5V P32	TPS54318RTER +1.5V P36	
TPS51624RSM +VCCIN P33	UP1658RQKF +VGPU_CORE P37	
TPS51211DSCR +1.05V_SS/+1.05V P34	PS51211DSCR +1.5V_GFX/1.05V_GFX/3V_GFX P38	

Haswell ULT (DISPLAY,eDP)

02




Quanta Computer Inc.

PROJECT : ZQ0

Size	Document Number	Rev
	Haswell 3/5 (DDI/eDP)	3A
Date:	Monday, April 07, 2014	Sheet 2 of 46

Haswell ULT (DDR3L)


U25C HSW_ULT_DDR3L



3 OF 19

Haswell Processor (DDR3)

U25D HSW_ULTR_DDR3L



4 OF 19

03

Quanta Computer Inc.
PROJECT : ZQ0


Size	Document Number	Rev
	Haswell 2/5 (DDR3 I/F)	3A
Date:	Monday, April 07, 2014	Sheet 3 of 46

Haswell ULT (SIDE BAND)


H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




DRAM COMP




XDP PU/PD




DDR3L ODT GENERATION



PU/PD of CPU



DRAMRST






**Quanta Computer Inc.**

PROJECT : ZQ0

Size	Document Number Haswell 1/5 (PEG/DMI/FDI)	Rev 3A
Date:	Tuesday, April 08, 2014	Sheet 4 of 46

VDDQ Output Decoupling Recommendations				
330uFx2	7343	BOT socket side		
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity		
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity		

Haswell ULT (POWER)





Size	Document Number Haswell 5/5 (CFG/GND)	Rev 3A
Date:	Monday, April 07, 2014	Sheet 6 of 46

07



[5,30] PCH_PWROK

R595
100K_4

R353 *short_4 EC_PWROK_R

R612 *0_4 SYS_PWROK_R

R597 *short_4 DPWROK_R

Non Deep Sx

11

CLKRUN# R505 8.2K 4
 SYS_RESET# R516 10K 4

PCH_RSMRST# R590 10K 4
 SYS_PWROK R616 10K 4
 DPWROK_R R598 100K/F 4
 PCH_SUSCLK R110 10K 4


PCH_ACPRESENT R122 10K 4
PCH_BATLOW# R262 8.2K 4
PCIE_LAN_WAKE# R264 1K 4
PCH_PWRBTN# R261 *10K 4

+3VPP
 R116 *10K 4
 R275 *8.2K 4
 R276 *1K 4
 R273 *10K 4


DSW PU

The schematic diagram illustrates the Non Deep Sx circuit. It features a +3V_S5 input connected to a network of components including a capacitor C237 (*0.33u/10V_6) and a resistor R302 (*100K_4). This network is connected to the base of transistor Q34 (*AO3413). The emitter of Q34 is connected to ground, and its collector is connected to a +3VCC_S5 input through a resistor R300 (*Short_6). The output of the circuit is taken from the collector of Q34, which is also connected to a resistor R303 (*0_6) and the base of transistor Q27 (*2N7002K). The emitter of Q27 is connected to ground, and its collector is connected to the PCH_SLP_SUS# input.







RTC Circuitry (RTC)



HDA





PCH JTAG




ULT Strapping Table

Pin Name	Strap description	Sampled	Configuration	note
GPIO81(SPKR)	No reboot on TCO Timer expiration	PWROK	0 = Default enable (IPD 20K) 1 = Disable No-Reboot mode	+3V_RTC R508 *1K_4 SPKR [10,28]
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Default can program ME (IPD 20K) 1 = can't program ME	HDA_SDO_R R582 *short_4 ME_WR# [30]
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	1=Should be always pull-up	+3V_RTC R592 330K_4 PCH_INVRMEN R588 330K_4
GPIO66	Top-Block Swap override		0 = Default disable (IPD 30K) 1 = Enable TBS function	[10] GPIO66 R578 *1K_4 GPIO66 R577 *1K_4
GPIO86	Boot BIOS Strap Bit		0 = Default SPI (IPD 20K) 1 = LPC	[10] GPIO86 R136 *1K_4 GPIO86 R129 *1K_4
GPIO15	TLS(Transport layer security)		0 = Default enable w/o confidentiality(IPD 20K) 1 = Default enable with confidentiality	[10] GPIO15 R99 8.2K_4 GPIO15 R95 *1K_4
CFG4	DP presence strap		0 = Enable an external display port is connected to the eDP 1 = disable	[6,13] CFG4 CFG4 R544 *1K_4
DSWVREN	Deep Sx well on the VR enable		1=Should be always pull-up	[7] DSWVREN R589 330K_4 DSWVREN R585 330K_4



Haswell ULT PCH (RTC/HDA/SATA/SPI)




RTC charge circuit




Haswell ULT PCH(LPC,SPI,SMBUS,C-LINK,THERMAL)




PCH SPI ROM(8M+4M)



SMBus(PCH)




SMBus(EC)



EC/S5




Haswell ULT PCH (CLOCK)

 Quanta Computer Inc. PROJECT : ZQ0	
Size	Document Number
	LPT 3/6 (PCIE/USB/CLK)
Date:	Tuesday, April 08, 2014
Sheet	9 of 46


Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

10


	High	Low
GPIO8	Touch panel	No touch panel




PCH GPIO PU/PD



Board ID



RAM ID





SKU ID

	Low	High
BOARD_ID0	N15V-GL-B	N15V-GM-B
BOARD_ID1	Reserved (Default)	Reserve
BOARD_ID2	Reserve for Touch pad, default(low)	
BOARD_ID3	DTPM	No DTPM
BOARD_ID4	Non-Dolly (Default)	Dolly


	SKU_ID1	SKU_ID0	VGA H/W Signal	Setup Menu	
UMA Only	0	0	UMA	Hidden	UMA boot
dGPU Only	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	1	0	UMA+GPU	dGPU/SG	UMA boot
Optimize (Muxless)	1	1	UMA	UMA/SG	UMA boot

CPU thermal trip



Quanta Computer Inc.
PROJECT : ZQ0


Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	3A
Date:	Tuesday, April 08, 2014	Sheet 10 of 46





1A-1 2013/10/11 del LDO change to MOS






Haswell ULT (GND)




APS








M1 solution




M3 solution


	SA1	SA0
CHA	0	0
CHB	1	0

Place these Caps near SO-DIMM







PEX IOVDD + PEX IOVDDQ = 1.042A








PEX_PLL_HVDD +
PEX_SVDD 3V3 = 143mA



8mils width
(0.2MM)




1B-5 2013/12/17 Change R8051 to 0402 size.





```
Un-stuff Sys_PEX_RST_MON# ,  stuff PEGX_RST# for not GC6
stuff Sys_PEX_RST_MON# for GC6
```

Power down sequence




First Rail

Last Rail to










For N15S-GT sku
N15S-GT device ID=0x0FE4
R3=40.3k pull down.

- 1.ROM_SCLK = 4.99K pull down
- 2.ROM_SO = 4.99K pull down
- 3.ROM_SI= Memory strap setting
- 3.STRAP0 = 50k Pull pu.
- 4.Strap4~1 = reserve Pull pu and Pull down

For N15V-GL-B and N15V-GM-B sku
Board_ID0=
H=N15V-GM,L=N15V-GL
Device ID=0x1140
R3= N.C.
1.ROM_SCLK=10K pull down.
2.ROM_SI= 10k pull down
3.ROM_SO= 10k pull down
4.Strap3~0 = RVL memory
binary mode setting.
5.Strap4 =10k pull down




Pull Down 4.99k for N15S-GT.
Pull Down 10k for N15V.



N15S Strap0 pull up 50k, strap1~4 reverse only.
N15V Strap4 pull down 10k, strap0~3 based on RVL binary setting.

Logical Strap Bit Mapping			
		PU-VDD	PD
F ₄	4.99K	1000	0000
	10K	1001	0001
	15K	1010	0010
	20K	1011	0011
G ₄	24.9K	1100	0100
	30.1K	1101	0101
	34.8K	1110	0110
	45.3K	1111	0111




VRAM Configuration Table

ROM_SI	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	STN P/N
0000	DDR3(L) 256MBx16x4, 64bit,1000MHz	HYNIX	H5TCA4G63AFR-11C	AKD5PGWTW05	AKD5PGWTW1
01010(010)	DDR3(L) 256MBx16x4, 64bit,,1000MHz(900MHz)	SAMSUNG	K4W4G1646Q-BC1A		
01101(010)	DDR3(L) 128MBx16x4, 64bit,,1000MHz(900MHz)	HYNIX	MT41J28M64G-093G:K		
0111(010)	DDR3(L) 128MBx16x4, 64bit,,1000MHz(900MHz)	MICRO	K4W2G1646Q-BC1A		
0001(011)	DDR3(L) 128MBx16x4, 64bit,,1000MHz(900MHz)	SAMSUNG			
0001(010)	DDR3(L) 128MBx16x4, 64bit,,1000MHz(900MHz)	MICRO	MT41J256M64A-093G:E		

Strap [3:0]	DESCRIPTION	Vendor	Vendor P/N	QCI P/N	Note
D100	DDR3(L) 256MBx16x4, 64bit,1000MHz(900MHz)	HYNIX	H5TC4G63AFR-11C		
D001	DDR3(L) 128MBx16x4, 64bit,1000MHz(900MHz)	HYNIX	H5TC2G63AFR-11C		
D001	DDR3(L) 128MBx16x4, 64bit,1000MHz(900MHz)	MICRO	MT41J128M1.6JT-093G;K		
I101	DDR3(L) 128MBx16x4, 64bit,1000MHz(900MHz)	MICRO	MT41J256M1.6HA-093G;E		

N15S -> GPIO0 un-stuff Q24 and EC_FB_CLAMP.
GPIO6 Un-stuff Q26R70 and FB_CLAMP_REQ#

N15V -> GPIO0 stuff Q24 and EC_FB_CLAMP, un-stuff R75 GC6_FB_EN.
GPIO6 stuff Q26/R70 and FB_CLAMP REQ#. un-stuff R76.FB.Clamp req#



1C-2 2014/01/13 add R678\R677 PU and R679 PD
for ICT

GPIO	I/O	PIN	USAGE
0	IN	FB_CLAMP_MON	FB Clamp monitor
1	OUT	MEM_VDD_CTL	Memory VDD VID
2	OUT	LCD_BL_PWM	Panel Backlight PWM
3	OUT	LCD_VCC	PANEL POWER ENABLE
4	OUT	LCD_BLEN	PANEL BACKLIGHT ENABLE
5	OUT	Reserved	--
6	OUT	FB_CLAMP_TGL_REQ	Active low FB Clamp toggle request
7	OUT	3D_VISION	3D VISION LEFT/RIGHT signal
8	I/O	OVERT	ACTIVE LOW THERMAL OVER TEMP
9	I/O	ALERT	ACTIVE LOW THERMAL ALERT
10	OUT	MEM_VREF_CTL	MEMMORY_VREF CONTROL
11	OUT	PWR_VID	GPU CORE_VDD PWM Control signal
12	IN	PWR_LEVEL	AC Power detect or power supply overdraw input
13	OUT	PSI	Phase Shedding

GPIO ASSIGNMENTS



Quanta Computer Inc.

PROJECT : ZQ0


Size	Document Number N15S-GT (GPIO/STRAPS)	Re
Date	Monday, April 07, 2014	Sheet 19 of 46

CHANNEL A: 256MB/512MB DDR3

HYU 128Mx16, PN : AKD5PGWTW08---AKD5PGWTW07
 HYU 128Mx16, PN : AKD5MZDTW03---AKD5MZDTW02

SAM 256Mx16, PN : AKD5PZDT501---AKD5PZDT500
 SAM 128Mx16, PN : AKD5MGGT535---AKD5MGGT534

18




Quanta Computer Inc.
 PROJECT : ZQ0

Size Document Number
 DGPU Memory (DDR3)
 Date: Monday, April 07, 2014 Sheet 20 of 46

1A-1 2013/10/15 Change VGA ITE soltion to NXP.
1A-5 2013/10/18 Change VGA NXP soltion to ITE.




FingerPrint Conn




1A-7 2013/10/22 Change CN4 to 6pin.
1B-6 2013/12/18 Change CN5 USB port to port2

Power Button/Conn



1A-1 2013/10/15 change to 6pin.
1B-2 2013/12/3 change to 4pin.
1B-3 2013/12/10 change CN6 footprint.

1C-4
2014/01/15 TPM CO-lay nyugaton





TPMI@-->for SLB9655		
TPMNe@-->for Nuvoton		
	SLB 9655	NPCT620
R685	Un-stuff	stuff
C682	Un-stuff	stuff
R683	Un-stuff	stuff
R213	stuff	Un-stuff
R682	Un-stuff	stuff
R214	stuff	Un-stuff
R684	stuff	Un-stuff


Green CLK Gen

18-4 2013/12/13 remove Green GLK US


CRT




Power trace tracking




LCD CONNECTOR




LCD Power



Touch screen level shift I2C(reserve)




Backlight Control




HDMI



From PCH




HDMI-detect






I2C


**EMI**

Power trace tracking





27



1C-2 2014/01/13 change Cn14 sata net name and add C678-C681.

SATA_TXP0_CN C679 0.01uF/16V_4 SATA_TXP0

SATA_TXN0_CN C681 0.01uF/16V_4 SATA_TXN0

SATA_RXN0_CN C680 0.01uF/16V_4 SATA_RXN0

SATA_RXP0_CN C678 0.01uF/16V_4 SATA_RXP0

DEVSLP0_R

+5V_HDD

+5V_HDD

+5V_HDD

+5V_HDD


+5V_HDD

+5V_HDD


+5V_HDD

SATA_CONN

1B-3 2013/12/10 change Cn20 Pin define.




1A-9	2013/10/17	Change power LED from +3VPCU to +3V_S5.
1A-10	2013/10/25	change LED from 3pin to 4pin. for acer request.
1A-11	2013/10/28	change LED from 4pin to 3pin. and power LED to +3VPCU
1B-2	2013/12/03	change LED from 3pin to 4pin.
1C1-1	2014/02/06	change Blue LED power rail to +5VPCU.
1C1-1	2014/02/11	add ESD on led.
1C1-1	2014/02/13	Change LED to lite-on and reisistor





LAN

LANVCC




Power trace tracking


































































For RTL8111GS
* Place 0.1uF CAP close to each VDD33 pin-- 11, 32

For Surge improvement
C511/C5111 close to pin 11,23.




Remove For Not Using SWR mode
C824,C825 close to Pin23.




USB 3.0 Connector


1B-6 2013/12/18 Change CN12 USB2.0 port to port0.




HOLE(OTH)




USB IO D/B




Card Reader and Connector




EMI




SD/MMC CARD READER (MMC)




Codec(ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker




Grounding circuit(ADO)




D-Mic




Universal Audio Jack





Codec PWR 3V/1.5V(ADO)







5	
1A-7	2013/10/22 change PJ1 Pin define same as ZQN.
1A-14	2013/10/30 change Pin define revers.













R_DC_LL : - 2.0mV/A
R_AC_LL : - 7.0mV/A



Thermal protection

Need fine tune
for thermal protect point
Note placement position
TEMP=85C





Quanta Computer Inc.

PROJECT : ZQ0

Size	Document Number	Rev
	+1.5V/Thermal Protect	2A
Date:	Tuesday, April 08, 2014	Sheet 36 of 47

20140304 C1-Stage Remove Jumper



N15S-GT

+VGPU_CORE
 Countinue current:26A
 Peak current:60A
 OCP: 75A
 FSW: 300KHz
 L/L=0mV/A




Quanta Computer Inc.


PROJECT : ZQ0

Size Document Number Rev 2A
 +VGPU_CORE(UP1642PQAG)
 Date: Monday, April 07, 2014 Sheet 37 of 47


[16,17,18] +1.05V_GFX
[17,20,27] +1.35V_GFX
[16,17,18,19,30] +3V_GFX



+1.05V_GFX
TDC : 1.73A
PEAK : 2.3A
Width : 80mil



+3V_GFX
TDC : 0.17A
PEAK : 0.23A
Width : 20mil




Quanta Computer Inc.


PROJECT : ZQ0

Size	Document Number	Rev
	+1.35V_GFX/+1.05V_GFX/+3V_GFX	2A
Date:	Tuesday, April 08, 2014	Sheet 38 of 47

VGA power up sequence




VGA Reset



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE I
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	dGPU_PWR_EN	S0
+1.35V_GFX	+1.35V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	1.05V_GFX_EN	S0


Thermal Follow Chart









Support Deep Sx


43






實線表default
虛線表reserve



Model	Version	CHANGE LIST				
ZQ0	1A-1	1	2013/10/15 change pin define and add pwn IC.(page31)			
		2	2013/10/15 Change VGA ITE solution to NXP.(page 23)			
		3	2013/10/15 power board CN change to 6pin.(Page 23)			
		4	2013/10/15 U5017.12 change 27M crystal to VGA IC.(Page 23)			
		5	2013/10/15 U5017.14 add power rail +3V_RTC.(page23)			
		6	2013/10/15 strap0 R672 DG 50K.PU.(Page 19)			
		7	2013/10/15 Change AND gat to Q63 D-MOS.(Page 19)			
		8	2013/10/15 change pin define and add pwn IC.U17.(Page 46)			
		9	2013/10/15 for GC6 stuff R228(R103)R226(R102).an-stuff Q24(Q26)R227(R101). (Page19)			
		10	2013/015 For GC6 NV DG GC6_FB_EN.PD.(Page10)			
		11	2013/10/15 following up acer define and swap USB3 and USB2 port.(Page9)			
		12	2013/10/15 swap CAP C8579/C8580 to Vrefcs and resistor R5214R5215 to Line in.(Page30)			
		13	2013/10/15 U27.30/U27.31 del fan Pwm signal.(Page32)			
		14	2013/015 change LVDS(USB3)J45/FAN(TPD)/USB DB CN/DC-IN(CN/Power Button/Cardreader)/KB BLK CN/Power board, footprint.			
	1A-2	1	2013/10/16 JDM5 Swap M_R_DQS2/M_R_DQS3 and v-ramp M_R_DQS02/M_R_DQS03.(page15)			
		2	2013/10/16 JDM6 Chage net name M_R_DQS0(7-8) to M_A_DQS0(7-8).(page14)			
		3	2013/10/16 Add RTC charge circuit.(page8)			
		4	2013/10/16 RTL1 Charge +3V_RTC; 0 to VCCTC_2.(page8)			
		5	2013/10/15 change power rail from +3V_RTC_0 to VCCRTC_2.(page23)			
	1A-3	1	2013/10/16 change R5285 from 330 to 100ohm for charge RTC battery.(page23)			
		2	2013/10/16 2013/10/16 US8 add 0ohm R5322/R5323 for SMBus reserve for FW burning.(page 23)			
		3	2013/10/16 US8 pin24/25 add 35ohm for HSYN/CVSYNC.(page23)			
		4	2013/10/16 US8.37 add 10 ohm for test pin avide i2c impact.(page 23)			
		5	2013/10/16 U24 ball K4/G2 BIOS suggestion change SMESCT to GPIO0-15.(page 10)			
		6	2013/10/16 Add U34 flash 4M ROM reserve for ZQ0D.(page0)			
		7	2013/10/16 change SMBus VGA to PCH SML0CL/SML0DATA.(page 8)			
	1A-4	1	2013/10/17 Change EC pin define for 2014 GPIO table.(page32)			
		2	2013/10/17 Change A8 short pad to resistor.(A8)			
		3	2013/10/17 Change U17 to G991P1U1 and PU U17 pin1.(page31)			
		4	2013/10/17 Remove Q25(R231)R232 because not support GP109 for ADPS circuit to inform EC NV dGPU VPS Alert.(page19)			
		5	2013/10/17 remove Q5020 no IOAC support.(page26)			
		6	2013/10/17 remove R5224/R5225/R5226 no IOAC support.(page26)			
		7	2013/10/17 remove WLAN_OFF no IOAC support.(page26)			
		8	2013/10/17 Del U22 because no support IOAC.(page32)			
	1A-5	1	2013/10/18 Change CN21 Pin# for I2C/PS2 TPD identify.(Page31)			
		2	2013/10/18 Change VGA NXP soltion to ITE.(page23)			
		3	2013/10/18 design change R5293 from 22ohm to 35ohm.(page23)			
		4	2013/10/18 Change Touch screen power rail from 5V to 3V.(page24)			
		5	2013/10/18 add 0ohm short TP interrapp pin.(page24)			
		6	2013/10/18 change U27.87 for Touch pad ID for I2C/PS2 soltion switch.(page 32)			
	1A-6	1	2013/10/18 Change Q63 to MOS.(page19).			
		2	2013/10/21 reversal PEG lan for layout.(page9).			
		3	2013/10/21 Del APWORK.(page5)			
		4	2013/10/19 Swap DDR to-ddim pin for layout request.(page1,4,15)			
	1A-7	1	2013/10/22 change CN24 pin define based on spec.(page31)			
		2	2013/10/22 change CN25 pin define for spec.(page31)			
		3	2013/10/22 Change CN4 to 6pin.(page23)			
		4	2013/10/22 change Y5004 to +(-10PPM)(page23)			
		5	2013/10/21 add R5331 between 3V_GFX and 3V_MIN for not GC6 support.(page20)			
		6	2013/10/22 change P11 Pin define same as ZQN.(page33)			
		7	2013/10/22 change L1GND to GND.(page28)			
		8	2013/10/22 CNS006 pin9/10 add R5332/r5333 for ESD protect.(page28)			
		9	2013/10/22 Change CNS009/CNS013/Y7 footprint.			
	1A-8	1	2013/10/22 change CN24 pin define based on spec based on ZRQ.(page31)			
		2	2013/10/23 change CN25 footprint.(page31)			
		3	2013/10/23 Change DIMM1_SARSA1 to DIMM0_SARSA1.(page14)			
		4	2013/10/21 Change GPIO03/04 GPU G_C6 pin to GPIO23.(page10)			
		5	2013/10/21 Swap PEG to normal mode.(page9)			
		6	2013/10/23 remove R5017 5V is duplicator.(page27).			
		7	2013/10/23 remove C5056 is duplicator.(page27)			
		8	2013/10/23 change CN5008/CN25 footprint to match DXF.			
		9	2013/10/23 add screw hole footprint.			
	1A-9	1	2013/10/17 Change power LED from +3VPCU to +3V_S5.(page27)			
		2	2013/10/24 add 100kohm on U5011 pin 26 with C5164 for discharge.(page30)			
		3	2013/10/23 add 10k for vendor suggestion.(page28)			
		4	2013/10/23 add R5335 Isolate SLB9660 NC.(page23).			
		5	2013/10/24 add alert on U17.1 for CPU thermal trmpiture.(page31).			
	1A-10	1	2013/10/25 remove 1.35GFX_PDG.NET.(page20)			
		2	2013/10/25 remove 1.35GFX_PDG (page20)			
		3	2013/10/25 remove 1.35GFX_POWER.(page20)			
		4	2013/10/25 reserve AV2 ball to GND.(page6)			
		5	2013/1025 reserve A5 ball to 100K PU 3VPCU.(page6)			
		6	2013/10/25 modify P12 footprint.(page33)			
		7	2013/10/25 change LED from 3pin to 4pin for acer request.(page27)			
	1A-11	1	2013/10/28 Change U5013.7 from +3V_S5 to +3V.(page23)			
		2	2013/10/28 change LED from 4pin to 3pin and power LED to +3VPCU.(page27)			
		3	2013/10/28 U5013 Pin#J5.28 left NC.(page23)			
	1A-12	1	2013/10/29 Change CN21 power rail to S5.change Q42 direction and net name reserve PS2 PU to +3V.(page31)			
		2	2013/1029 Change GPIO45 to PU S5.doble GPIO58 one is GPIO56.(page10).			
		3	2013/10/28 reserve AV2 ball to TP.(page8)			
		4	2013/1028 reserve A5 ball to TP.(page6)			
		5	2013/10/29 Change CNS008 to S8 of SMBus.(page26)			
		6	2013/10/29 Swap U27 pin2 and pin128.add U27.68 for touch pad interrpt.(page32)			
	1A-13	1	2013/1030 add touch pad interrpt pin on gpio83.(page10)			
		2	2013/10/30 move Q42 to page02 change U24.17 net name.(page2).			
		3	2013/10/30 CNS002.6 add USB touch screen on/off pin to EC.(page24)			
		4	2013/10/29 add U27.35 for touch pad on/off.(page32)			
DOC NO.	PROJECT MODEL	ZQ0	APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
			 Quanta Computer Inc. PROJECT : ZQ0 Drawing No.4			

Model	Version	CHANGE LIST				
ZQ0	1B-2	1	2013/12/04 change PQ24 to DEN 3x3 size.(page35)			
		2	2013/12/04 Change Cx14 PS and footprint.(page30).			
		3	2013/12/04 change LED from 3pin to 4pin..(page27)			
		4	2013/12/4 change cN6 to 4pin..(page23)			
		5	2013/12/04 change GPIO6/GPI037 to PU..(page9)			
	1B-3	1	2013/12/10 change Cx20 Pin define.(page25)			
		2	2013/12/10 change Q3.3 from +3V to +3VPCU.(page22).			
		3	2013/12/10 change CN6 footprint..(page21)			
	1B-4	1	2013/12/12 Remove U9 Green CLK circuit.(page21)			
	1B-5	1	2013/12/17 Change CN14 pin define.(page20)			
		2	2013/12/17 Change R8051 to 0402 size.(page16)			
	1B-6	1	2013/12/18 Change USB port USB3.0 to port0.USB2.0 to port1 and port3.Fingerprint to usb port2.			
		2	2013/12/17 Change R8051 to 0402 size.(page16)			
		3	2013/12/18 U34 pin6 reserve 0402 resistor for power noise issue.(page28)			
	1B-7	1	2013/12/20 add U29 VSYNC and IRSYNC by pass resistor.(page22)			
		2	2013/12/20 Change +3VPCU to +3V_S5 nom deep exp.(page10).			
		3	2013/12/20 del c8521 and R8391..(page16)			
	1C-1	1	2014/1/06 add 0ohm pass L05V_Multiply to L05V.(page33)			
		2	2014/1/06 add PR224 PU to 3V..(page35).			
		3	2014/1/06 Change R351(R388 from 470hm to 650hm base on FAE request..(page28)			
		4	2014/01/10 Remove U29 and add U40 and U41..(page22)			
	1C-2	1	2014/01/13 Change TP power rail from +3V_S5 to +3V_SUS.(page29)			
		2	20140113 PC6/PU12 change footprint for SMT request.(page35).			
		3	2014/01/13 change CN14 data net name and add C678-C681.(page25)			
		4	2014/01/13 add R678/R677 PU and R679 PD for ICT..(page19)			
		5	2014/01/13/13 Adding +3V_SUS power for touch pad (accc request).(page32)			
	1C-3	1	2014/01/14 change R654 to 0ohm.(page27)			
		2	2014/01/14 Change Cx11 Footprint.(page24).			
	1C-4	1	2014/01/15 reserve TP power rail +3V_S5..(page29)			
		2	2014/01/15 TPM CO-lay navotom.(page21).			
		3	2014/01/15 SWAP PCIE LAN TX single.(page26).			
	1C1-1	1	2014/03/01 change PR193 to 9.3K for +1.35V.(page38)			
		2	2014/02/17 Add U11,98 GPIOs for PTP power on function.(page30).			
		3	2014/02/17 Add Q47 for PTP power EN and soft start R694/C713 and C712/C686.(page29)			
		4	2014/02/06 change Blue LED power rail to +SVPCU and add ESD and Change LED to lite-on and R379-R320,R375-680 base on test result.(page25)			
		5	2014/02/6 add VGA_ALERT# PU 10K for FAE request.(page19)			
		6	2014/02/19 add R692 for SUSPWRACK# to EC.(page07)			
		7	2014/03/01 Change 0ohm to short pad..			
		8	2014/03/01 link L29 to +3V directly(meet LVDDO vs OVDD sequence)(page 21)			
	1C1-2	1	2014/03/08 add R696/R697 PU..(page30)			
		2	2014/03/08 Change U12 footprint to mt23 and add VC3/VC1 change C307 to 3528.(page27).			
		3	2014/03/08 Remove PCIE wake and stuff R642, no-stuff Q44..(page24)			
		4	2014/03/11 Add R698 for TS_EN short TP_INT for issue debug.(page22)			
DOC NO.	PROJECT MODEL	ZKQ	APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
			 Quanta Computer Inc. PROJECT : ZQ0			
			Change list-2			