

Winery CALPELLA N11M-GE Schematics

Mobile Arrandale

Intel Ixex Peak-M

2010-01-18

REV : X-build

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page	
Size	Document Number	Rev		
Custom	Vostro Calpella	X01		
Date: Monday, January 18, 2010		Sheet	1	of 91

Winery CALPELLA Block Diagram

PCB LAYER

```
L1: Top
L2: VCC
L3: Signal
L4: Signal
L5: GND
L6: Bottom
```

Clock Generator
SLG8SP585

Intel CPU

Arrandale

Nvidia
M-GE(40nm)

80,81,82,83

100MHz/
2.5Gbps
PCle x 16
Bandwidth
:8GB

VRAM(gDDR3)
64Mbx16x4 (512MB)_{84,85}

<i>HDMI</i>	57
<i>CRT</i>	55
<i>LCD</i>	54

<i>Switchable</i>		
-------------------	--	--

Switchable

CardReader

**(8 in 1)SD/MMC
MS/MS Pro/xD**

Realtek
RTS5138

80Mbps

Intel
PCH

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIe ports (8)
LPC I/F
ACPI 1.1
PCI/PCI BRIDGE

Azalia
CODEC
OP AMP
IDT
92HD81

AZALIA
24MHz

Digital Mic Array

MIC IN

HP OUT 

2CH SPEAKER

Project code : 91.4ES01.001
Part Number : 48.4ES11.0SB
PCB P/N : 09297
Revision : SA

CPU DC/DC
ISL62883 ^{47,48}

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC
TPS51125 46

INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC
TPS51116 50

INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VT +V_DDR_MCH_RE

SYSTEM DC/DC
ADP3211 53

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GEXCORE

SYSTEM DC/DC
TPS51218 86

INPUTS	OUTPUTS
+PWR_SRC	+VCC_GEX_CORE

CHARGER
BQ24745

INPUTS	OUTPUTS
+DC_IN +PRATT	+PWR_SRC

SYSTEM DC/DC
TPS51218 49

INPUTS	OUTPUTS
+PWR_SRC	VTT_CORE

LDO	51
APL5930	

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN

LDO		87
RT9025		
DATE	DATE	

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU

KBC
NUVOTON
NPCE781BA0DX

Flash ROM
256kB 62

**Touch
PAD** 68


Int.
KB 68

**Thermal
& Fan**
EMC2102 39,58


Capacity Board
(on daughter board)

Dell						Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title											
Block Diagram											
Size Custom		Document Number Vostro Calpella							Rev X01		
Date:	Monday, January 19, 2010		Sheet	3		of				01	


PCH SMBus Block Diagram




KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap ModeNote: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 k do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPIO51	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1) : Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing


LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

Processor Strapping

Calpella Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size

Document Number

Rev



Custom

Vostro Calpella


X01

Date: Monday, January 18, 2010


Sheet 6 of 91



1st Silego 71.08585.003
2nd ICS 71.93197.003




FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Clock Generator SLG8SP585		
Size	Document Number	Rev
		X01
Date:	Monday, January 18, 2010	Sheet 1 of 91



Calpella Platform Design Guide Revision 1.6

2.4 Arrandale Graphics Disable Guideline

It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYN0, FDI_FSYN1, FDI_LSYN0, FDI_LSYN1, and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).



Reversal


1. PCI-Express Static Lane Reversal (15 -> 0, 14 -> 1, ...)


<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			CPU (PCIe/DMI/FDI)	
Size	Document Number		Rev	X01
Date: Monday, January 18, 2010			Vostro Calpella	
Sheet 8			of 91	








PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1:Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide Revision 1.6


4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).


4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.


Page 482,486





CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.





(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number	Rev X01
Date: Monday, January 18, 2010	Sheet 15 of 91	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number	Rev X01
Date: Monday, January 18, 2010		Sheet 16 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Size
Custom



Document Number
Vostro Calpella

Rev
X01


Date: Monday, January 18, 2010Sheet 17 of 91

SSID = MEMORY

[10] M_B_DQS# [7..0] <<>>
 [10] M_B_DQ [63..0] <<>>
 [10] M_B_DM [7..0] <<>>
 [10] M_B_DQS [7..0] <<>>
 [10] M_B_A [15..0] <<>>



425302_425302_Calpella_S3PowerReduction_WhitePage
 Revision 0.7



[10] M_B_BS2 >>>
 [10] M_B_BS0 >>>
 [10] M_B_BS1 >>>



M_B A0	98	A0	NP1
M_B A1	97	A1	NP2
M_B A2	96	A2	
M_B A3	95	A3	
M_B A4	92	A4	
M_B A5	91	A5	
M_B A6	90	A6	
M_B A7	86	A7	
M_B A8	89	A8	
M_B A9	85	A9	
M_B A10	107	A10/AP	
M_B A11	84	A11	
M_B A12	83	A12	
M_B A13	119	A13	
M_B A14	80	A14	
M_B A15	78	A15	
M_B BS2	79	A16/BA2	
M_B BS0	109	BA0	
M_B BS1	108	BA1	
M_B DQ0	5	DQ0	
M_B DQ1	7	DQ1	
M_B DQ2	15	DQ2	
M_B DQ3	17	DQ3	
M_B DQ4	4	DQ4	
M_B DQ5	16	DQ5	
M_B DQ6	18	DQ6	
M_B DQ7	21	DQ7	
M_B DQ8	23	DQ8	
M_B DQ9	33	DQ9	
M_B DQ10	35	DQ10	
M_B DQ11	22	DQ11	
M_B DQ12	24	DQ12	
M_B DQ13	34	DQ13	
M_B DQ14	36	DQ14	
M_B DQ15	39	DQ15	
M_B DQ16	41	DQ16	
M_B DQ17	51	DQ17	
M_B DQ18	53	DQ18	
M_B DQ19	40	DQ19	
M_B DQ20	42	DQ20	
M_B DQ21	50	DQ21	
M_B DQ22	52	DQ22	
M_B DQ23	57	DQ23	
M_B DQ24	59	DQ24	
M_B DQ25	67	DQ25	
M_B DQ26	69	DQ26	
M_B DQ27	56	DQ27	
M_B DQ28	58	DQ28	
M_B DQ29	68	DQ29	
M_B DQ30	70	DQ30	
M_B DQ31	129	DQ31	
M_B DQ32	131	DQ32	
M_B DQ33	141	DQ33	
M_B DQ34	143	DQ34	
M_B DQ35	130	DQ35	
M_B DQ36	132	DQ36	
M_B DQ37	140	DQ37	
M_B DQ38	142	DQ38	
M_B DQ39	147	DQ39	
M_B DQ40	149	DQ40	
M_B DQ41	157	DQ41	
M_B DQ42	159	DQ42	
M_B DQ43	146	DQ43	
M_B DQ44	148	DQ44	
M_B DQ45	158	DQ45	
M_B DQ46	160	DQ46	
M_B DQ47	163	DQ47	
M_B DQ48	165	DQ48	
M_B DQ49	175	DQ49	
M_B DQ50	177	DQ50	
M_B DQ51	164	DQ51	
M_B DQ52	166	DQ52	
M_B DQ53	174	DQ53	
M_B DQ54	176	DQ54	
M_B DQ55	181	DQ55	
M_B DQ56	183	DQ56	
M_B DQ57	191	DQ57	
M_B DQ58	193	DQ58	
M_B DQ59	180	DQ59	
M_B DQ60	182	DQ60	
M_B DQ61	192	DQ61	
M_B DQ62	194	DQ62	
M_B DQ63	194	DQ63	
M_B DQS#0	10	DQS0	
M_B DQS#1	21	DQS1	
M_B DQS#2	45	DQS2	
M_B DQS#3	62	DQS3	
M_B DQS#4	135	DQS4	
M_B DQS#5	152	DQS5	
M_B DQS#6	168	DQS6	
M_B DQS#7	186	DQS7	
M_B DQS0	12	DQS0	
M_B DQS1	29	DQS1	
M_B DQS2	47	DQS2	
M_B DQS3	64	DQS3	
M_B DQS4	137	DQS4	
M_B DQS5	154	DQS5	
M_B DQS6	171	DQS6	
M_B DQS7	188	DQS7	
M_ODT2	116	ODT0	
M_ODT3	120	ODT1	
DDR3_DRAMRST#	30	RESET#	
VTT1	203	VTT1	
VTT2	204	VTT2	

Height 9.2mm

DDR3-204P-55-GP

NP1	NP1	
NP2	NP2	
RAS#	110	M_B_RAS# [10]
WE#	113	M_B_WE# [10]
CAS#	115	M_B_CAS# [10]
CS0#	114	M_CS2# [10]
CS1#	121	M_CS3# [10]
CKE0	73	M_CKE2 [10]
CKE1	74	M_CKE3 [10]
CK0	101	M_CLK_DDR2 [10]
CK0#	103	M_CLK_DDR#2 [10]
CK1	102	M_CLK_DDR3 [10]
CK1#	104	M_CLK_DDR#3 [10]
DM0	11	M_B_DM0
DM1	28	M_B_DM1
DM2	46	M_B_DM2
DM3	63	M_B_DM3
DM4	136	M_B_DM4
DM5	153	M_B_DM5
DM6	170	M_B_DM6
DM7	187	M_B_DM7
SDA	200	PCH_SMBDATA [7,18,23,40,64,65]
SCL	202	PCH_SMBCLK [7,18,23,40,64,65]
EVENT#	198	PM_EXTT#1 [9]
VDDSPD	199	
SA0	197	SA0_DM2
SA1	201	SA1_DM2
NC#1	77	
NC#2	122	
NC#3	125	
VDD1	75	
VDD2	76	
VDD3	81	
VDD4	82	
VDD5	87	
VDD6	88	
VDD7	93	
VDD8	94	
VDD9	99	
VDD10	100	
VDD11	105	
VDD12	106	
VDD13	111	
VDD14	112	
VDD15	117	
VDD16	118	
VDD17	123	
VDD18	124	
VSS	2	
VSS	3	
VSS	8	
VSS	9	
VSS	13	
VSS	14	
VSS	19	
VSS	20	
VSS	25	
VSS	26	
VSS	31	
VSS	32	
VSS	37	
VSS	38	
VSS	43	
VSS	44	
VSS	48	
VSS	49	
VSS	54	
VSS	55	
VSS	60	
VSS	61	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	127	
VSS	128	
VSS	133	
VSS	134	
VSS	138	
VSS	139	
VSS	144	
VSS	145	
VSS	150	
VSS	151	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	167	
VSS	168	
VSS	172	
VSS	173	
VSS	178	
VSS	179	
VSS	184	
VSS	185	
VSS	189	
VSS	190	
VSS	195	
VSS	196	
VSS	205	
VSS	206	

62.10017.Q31



Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA2
 If SA0_DIM0 = 0, SA1_DIM0 = 1
 SO-DIMMA SPD Address is 0xA4


<Core Design>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.








Title: **DDRIII-SODIMM SLOT2**

Size: Custom Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet 19 of 91








HDD

ODD

ESATA




<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size	Document Number	Rev
		X01


Date: Monday, January 18, 2010 Sheet 25 of 91





(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
X01


Date: Monday, January 18, 2010

Sheet 29 of 91

1

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 30 of 91
--------------------------------	----------------

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
X01


Date: Monday, January 18, 2010

Sheet 31 of 91

1

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserve

Size
A3


Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010Sheet 32 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010


Sheet 33 of 91

1

(Blank)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size A3	Document Number Vostro Calpella	Rev X01
------------	---	-------------------

Date: Monday, January 18, 2010	Sheet 35 of 91
--------------------------------	----------------

(Blank)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size A3	Document Number Vostro Calpella	Rev X01
------------	---	-------------------


Date: Monday, January 18, 2010	Sheet 36 of 91
--------------------------------	----------------



(Blank)


SSID = Thermal

1. WWAN




Layout notice:
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

2. GPU Sensor



2. CPU Sensor



Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



3. HW T8 sensor (CPU)

Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.

32K suspend clock output



<Core Design>

(Blank)

SSID = Reset.Suspend





+1.5V_RUN:

Peak current: 4650 mA

Design current: 3255 mA


DW

10/26 Item 3



Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details

Revision 0.1




DW

10/26 Item 3


Peak current: 5605.6mA (HD:1100 ODD:2500)

Design current: 3923.92 mA




Peak current: 8379.2 mA

Design current: 5865.4 mA




DW

12/08 Item 1



<Core Design>

DELL			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Power Plane Enable					
Size	Document Number				Rev
Custom	Vostro Calpella				X01
Date: Monday, January 18, 2010		Sheet 42		of 91	




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		DC IN	
Size	Document Number	Rev	
Custom	Vostro Calpella	X01	
Date: Monday, January 18, 2010		Sheet 43	of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
A3	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 44 of 91
--------------------------------	----------------

(Blank)

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01

Date: Monday, January 18, 2010	Sheet 45 of 91
--------------------------------	----------------








DIS(Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A

UMA(Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Freq=300KHz@PER PHASE

TPS51218 for +1.05V_VTT



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SIR474DP-T1-GE3/10mohm/ 12mOhm@4.5Vgs/ 84.00474.037
L/S: SI7170DP-T1-GE3/3.6mOhm/4.3mohm@4.5Vgs/ 84.07170.037


<Core Design>



Title		TPS51218 +1.05V_VTT	
Size	Document Number	Rev	X01
Custom	DW Calpella		
Date: Monday, January 18, 2010	Sheet 49	of	91

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			APL5930 +1.8V RUN		
Size	Document Number				Rev
Custom	DW Calpella				X01
Date:	Monday, January 18, 2010		Sheet	51	of 91

(Blank)

<Core Design>

DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010 Sheet 52 of 91

SSID = CPU.GFX.Regulator




<Core Design>


Close GPU




UMA/DIS LVDS DDC CLK/DAT select circuit



```
H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)
```




LVDS CONNECTOR




20.F1555.030

UMA/DIS LVDS PWM select circuit




```
H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)
```



For EMI request

SSID = Inverter



INVERTER POWER



69.50007.A41
2ND : 69.50007.A31

SSID = VIDEO

LCD POWER



```
H=>B1  -iGPU  PCH  (UMA)
L=>B0  -dGPU  GPU  (DIS)
```

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Location	Notes
1	John Doe	1998	New York	First edition
2	Jane Smith	2001	London	Second edition
3	Robert Brown	2005	Paris	Third edition
4	Emily White	2010	Tokyo	Fourth edition
5	Michael Green	2015	Sydney	Fifth edition
6	Sarah Black	2020	Melbourne	Sixth edition
7	David Grey	2025	Auckland	Seventh edition
8	Lisa Gold	2030	Wellington	Eighth edition
9	James Silver	2035	Christchurch	Ninth edition
10	Anna Copper	2040	Dunedin	Tenth edition

Size Document Number

LCD/Inverter Connector




Size	Document Number
Custom	<i>Vostro Calpella</i>

Date: Monday, January 18, 2010

Sheet 5

Rev

SSID = VIDEO





Layout Note:


*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.

* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



- AFTP5503 1 +5V_CRT_RUN
- AFTP5501 1 DDC_DATA_CON
- AFTP5509 1 DDC_CLK_CON
- AFTP5507 1 CRT_R
- AFTP5506 1 CRT_G
- AFTP5508 1 CRT_B
- AFTP5504 1 JVG_A_HS
- AFTP5505 1 JVG_A_VS



UMA/DIS CRT DDC CLK/DAT select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CRT Connector**

Size: A3 Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet: 55 of 91

(Blank)

<Core Design>

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size

Custom

Document Number

Vostro Calpella

Rev



X01

Date: Monday, January 18, 2010

Sheet 56 of 91


UMA/DIS HDMI signal select circuit

Place near connector




Close to PCH

UMA HDMI level shift circuit




PC0	PC1	EQ
0	0	8db
0	1	4db
1	0	12db
1	1	0db


jitter elimination control



5V @ HDMI side




Place near connector




Close HDMI Connect



HDMI level shift circuit



UMA/DIS HDMI Detection select circuit




UMA/DIS HDMI DDC CLK/DAT select circuit



5V @ HDMI side

SSID = Thermal


Fan Connector




SSID = SATA

SSID = SATA


ODD Connector




SATA HDD Connector



Close to CONN
5V power pin



Close to CONN
3.3V power pin



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Rev
HDD/ODD Connector			X01
Size	Document Number	Vostro Calpella	
A3			
Date:	Monday, January 18, 2010	Sheet	59 of 91


(Blank)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Vostro Calpella		Rev X01
Date: Monday, January 18, 2010	Sheet	60	of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010	Sheet 61 of 91
--------------------------------	----------------

SSID = Flash.ROM

SPI FLASH ROM (256K bytes) for KBC




SPI FLASH ROM (4M bytes) for PCH



SSID = RBATT

RTC Connector



<Core Design>







Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			EEPROM/RTC Connector	
Size	Document Number	Rev		
A3	Vostro Calpella	X01		
Date:	Monday, January 18, 2010	Sheet	62	of 91

SSID = USB

USB Power



ESATA Power



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **USB/ESATA Port**

Size: Custom Document Number: **Vostro Calpella** Rev: **X01**

Date: Monday, January 18, 2010 Sheet: 63 of 91

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>


DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
MINICARD(WLAN)/ITP CONN
Size A3 Document Number
Vostro Calpella Rev
X01
Date: Monday, January 18, 2010 Sheet 64 of 91



SSID = Wireless

Mini Card Connector(WWAN)

Place near MINI Card CONN



Place near Pin 24



62.10043.841

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size
A3

Document Number

Vostro Calpella

Rev

X01

Date: Monday, January 18, 2010

Sheet 65 of 91

For LED & Capacity board:


LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WWAN WIMAX LED	White	RUN

For IO board

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW

PWR BTN LED

For LED & Capacity board



SCRLK LED

For LED & Capacity board:



CAPS LED



NUM LED



Remove BJT to daughetr board


Bluetooth LED

For LED & Capacity board:




WLAN WWAN WIMAX LED

DW
10/22 Item 20




For LED&Capacity board:

HD LED



Battery & Power LED


DW
12/08 Item 5



<Core Design>

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Vostro Calpella	X01


Date: Monday, January 18, 2010	Sheet 67 of 91
--------------------------------	----------------

SSID = KBC

Internal Keyboard Connector




KB Backlight CONN




SSID = Touch.Pad

TouchPad Connector




<Core Design>

Hall Sensor Connector




GOLDEN FINGER FOR DEBUG BOARD



(Blank)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size

Document Number

Rev

Custom




Vostro Calpella

X01

Date: Monday, January 18, 2010

Sheet 72 of 91

SSID = User.Interface



DW
01/06 Item 1
1.co-layout should not be allowed in X-build

DW
01/18 Item 1

DW
12/08 Item 5


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Camera CONN		
Size	Document Number	Rev
A3	Vostro Montevina Discrete	X01
Date: Monday, January 18, 2010	Sheet 73 of 91	


UMA/DIS LVDS signal select circuit



FUNCTION TABLE


SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

UMA LVDS signal circuit




UMA/DIS CRT Hsync/Vsync select circuit

Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



\bar{E}	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

<Core Design>

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Swith-1**
 Size: Custom Document Number: **Vostro Calpella** Rev: **X01**
 Date: Monday, January 18, 2010 Sheet 74 of 91

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Vostro Calpella

Rev
X01

Date: Monday, January 18, 2010


Sheet 75 of 91

DC_IN board CON



20.F1009.060

TPM board CON




DW

01/08 Item 1

1.Remove DC-IN Board AFTP

```
+5V_ALW : 2000mA
+3.3V_ALW : 347mA
+3.3V_RUN/+5V_RUN:80mA ( Touch Panel )
KBC_PWR : < 1mA
+PWR_SRC : Estimated by using battery 11.1V,85W
```

Place near CON1



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
DC_IN/TPM board CON			
Size	Document Number		Rev
Custom	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet 76 of 91	

SSID = User.Interface


Audio board CON




Place near CON4



AFTP7710	1	+5V_RUN
AFTP7706	1	+3.3V_RUN
AFTP7708	1	WIRELESS_ON#/OFF
AFTP7702	1	WLAN_ACT
AFTP7703	1	BLUETOOTH_EN
AFTP7704	1	BT_ACTIVE_K#
AFTP7705	1	BT_ACT
AFTP7707	1	USB_PP8
AFTP7708	1	USB_PN8
AFTP7712	1	PCH_AZ_CODEC_BITCLK_R
AFTP7713	1	PCH_SDIN_CODEC
AFTP7714	1	PCH_SDOUT_CODEC
AFTP7715	1	PCH_AZ_CODEC_SYNC
AFTP7716	1	PCH_AZ_CODEC_RST#
AFTP7718	1	SB_SPKR
AFTP7719	1	KBC_BEEP
AFTP7720	1	AUD_DMIC_IN0
AFTP7721	1	AUD_DMIC_CLK_G
AFTP7723	1	AMP_MUTE#




Place near CON6



AFTP7758	1	+3.3V_ALW
AFTP7757	1	+3.3V_RUN
AFTP7760	1	+5V_RUN
AFTP7762	1	USB_PN12
AFTP7759	1	USB_PP12
AFTP7769	1	NEWCARD_CLKREQ#
AFTP7768	1	PCH_SMB_CLK
AFTP7767	1	PCH_SMB_DATA
AFTP7777	1	PM_SLP_S3#
AFTP7776	1	PM_SLP_S4#
AFTP7773	1	BATT_LED_ORANGE
AFTP7772	1	PWR2_LED
AFTP7781	1	PLT_RST#
AFTP7785	1	BATT_LED_WHITE
AFTP7787	1	+5V_ALW
AFTP7771	1	CLK_PCIE_NEW#
AFTP7770	1	CLK_PCIE_NEW
AFTP7761	1	PCIE_IRXN5_NTXN5
AFTP7765	1	PCIE_IRXP5_NTXP5
AFTP7764	1	PCIE_ITXN5_NRXN5
AFTP7763	1	PCIE_ITXP5_NRXP5
AFTP7775	1	USB_PN13
AFTP7766	1	USB_PP13
AFTP7774	1	PCIE_WAKE#
AFTP7778	1	CLK_PCH_48M


IO board CON




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Audio BD/IO BD CONN			
Size	Document Number	Rev	
Custom	Vostro Montevina Discrete		X01
Date:	Monday, January 18, 2010	Sheet	77 of 91

LED&Capacity board CONN



20.K0315.005



20.K0392.020

+3.3V_RUN	:	3.5mA
+5V_RUN	:	240mA
+5V_ALW	:	80mA

Close to CON2

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

Finger Printer/Capacity

Size	D
Custom	

Document Number
Vos

Vostro Calpella


X01

Date: Monday, January 18, 2010

Sheet 78 of 91


SSID = Mechanical

BOSS:




HOLE:


34.4ES31.001 34.4ES31.001




ZZ.00PAD.I71 ZZ.00PAD.K81 ZZ.00PAD.N81




ZZ.00PAD.N81 **ZZ.00PAD.K81** **ZZ.00PAD.I71**




ZZ.00PAD.I71 ZZ.00PAD.N91 ZZ.00PAD.J01



34.4EM01.001 34.4EM01.001 34.4EM01.001



EMI Request




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Miscellaneous Components			
Size	Document Number		Rev
Custom	Vostro Calpella		X
Date: Monday, January 18, 2010		Sheet 79 of	91

SSID = VIDEO



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-PCIE/LVDS(1/4)

Size

Document Number

Vostro Calpella


Rev

Date: Monday, January 18, 2010

Sheet 8

91

SSID = VIDEO




<Core Design>



File			
VGA-LVDS/CRT/DP PORT			
Size A2	Document Number Vostro Calpella		Rev X01
Date: Monday, January 18, 2010	Sheet 81	of	91

SSID = VIDEO



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-POWER/GND(3/4)

Size
A

Document Number

Vostro Calpella

Rev	X01
-----	------------

Date: Monday, January 18, 2010

Sheet 82

91

SSID = VIDEO

[84,85] MDA[0..63]

U8001A 1 OF 7

MDA0 D22 FBA_D0
MDA1 E24 FBA_D1
MDA2 E22 FBA_D2
MDA3 D24 FBA_D3
MDA4 D26 FBA_D4
MDA5 D27 FBA_D5
MDA6 C27 FBA_D6
MDA7 B27 FBA_D7
MDA8 A21 FBA_D8
MDA9 B21 FBA_D9
MDA10 C21 FBA_D10
MDA11 C19 FBA_D11
MDA12 C18 FBA_D12
MDA13 D18 FBA_D13
MDA14 B18 FBA_D14
MDA15 C16 FBA_D15
MDA16 E21 FBA_D16
MDA17 E21 FBA_D17
MDA18 D20 FBA_D18
MDA19 F20 FBA_D19
MDA20 D17 FBA_D20
MDA21 F18 FBA_D21
MDA22 E16 FBA_D22
MDA23 A22 FBA_D23
MDA24 C24 FBA_D24
MDA25 D21 FBA_D25
MDA26 D21 FBA_D26
MDA27 C22 FBA_D27
MDA28 A25 FBA_D28
MDA29 W27 FBA_D29
MDA30 W26 FBA_D30
MDA31 W25 FBA_D31
MDA32 AB25 FBA_D32
MDA33 AB26 FBA_D33
MDA34 AD27 FBA_D34
MDA35 V25 FBA_D35
MDA36 R25 FBA_D36
MDA37 R23 FBA_D37
MDA38 P24 FBA_D38
MDA39 P22 FBA_D39
MDA40 AC24 FBA_D40
MDA41 AB24 FBA_D41
MDA42 W24 FBA_D42
MDA43 W23 FBA_D43
MDA44 W22 FBA_D44
MDA45 W22 FBA_D45
MDA46 V22 FBA_D46
MDA47 W27 FBA_D47
MDA48 W27 FBA_D48
MDA49 W27 FBA_D49
MDA50 W26 FBA_D50
MDA51 W25 FBA_D51
MDA52 AB25 FBA_D52
MDA53 AB26 FBA_D53
MDA54 AD27 FBA_D54
MDA55 V25 FBA_D55
MDA56 R25 FBA_D56
MDA57 V26 FBA_D57
MDA58 V27 FBA_D58
MDA59 R26 FBA_D59
MDA60 T25 FBA_D60
MDA61 T25 FBA_D61
MDA62 N25 FBA_D62
MDA63 N26 FBA_D63

F26 FBA_CMD_0 [84,85]
J24 RAS# [84,85]
F26 FBA_CMD_2 [84,85]
M27 BA1 [84,85]
N27 FBA_CMD_4 [85]
M27 FBA_CMD_5 [85]
K26 FBA_CMD_6 [85]
J25 FBA_CMD_7 [85]
J27 FBA_CMD_8 [85]
Q23 MAA11 [84,85]
G26 CAS# [84,85]
J23 WE# [84,85]
M25 BA0 [84,85]
K27 FBA_CMD_13 [85]
G25 MAA12 [84,85]
L24 MEM_RST [84,85]
K24 MAA7 [84,85]
K24 MAA10 [84,85]
G22 FBA_CMD_18 [84]
K25 MAA0 [84,85]
H22 MAA9 [84,85]
M26 FBA_CMD_22 [84]
L24 MAA8 [84,85]
F27 MAA8 [84,85]
J26 FBA_CMD_24 [84]
G24 MAA1 [84,85]
G27 MAA13 [84,85]
M24 BA2 [84,85]
K22 FBA_CMD_28 [85]
J22 FBA_CMD_29 [84]
L22 FBA_CMD_30 [84]

C26 DQMA#0 [84]
B19 DQMA#1 [84]
D19 DQMA#2 [84]
D23 DQMA#3 [84]
T24 DQMA#4 [85]
AA23 DQMA#5 [85]
AB27 DQMA#6 [85]
T26 DQMA#7 [85]

D25 QSA#0 [84]
A18 QSA#1 [84]
E18 QSA#2 [84]
B24 QSA#3 [84]
R22 QSA#4 [85]
Y24 QSA#5 [85]
AA27 QSA#6 [85]
R27 QSA#7 [85]


C25 QSA0 [84]
A19 QSA1 [84]
E19 QSA2 [84]
A24 QSA3 [84]
T22 QSA4 [85]
AA24 QSA5 [85]
AA26 QSA6 [85]
T27 QSA7 [85]

F24 CLKA0 [84]
F23 CLKA0# [84]
N24 CLKA1 [85]
N23 CLKA1# [85]

M22 FBA_DEBUG
A16 FBA_VREF
N11M-GE1-S-A2-GP-U

nVIDIA recommend

Strap pin resistor need use 1% resistor (NV Design Guide)



Strap0 Strap1 Strap2

USER_BIT0 1 3GIO_PADCFG_LUT_ADR0 0 PCI_DEVID_0 1 DW
USER_BIT1 1 3GIO_PADCFG_LUT_ADR1 1 PCI_DEVID_1 0 01/15 Item 1
USER_BIT2 1 3GIO_PADCFG_LUT_ADR2 1 PCI_DEVID_2 1
USER_BIT3 1 3GIO_PADCFG_LUT_ADR3 1 PCI_DEVID_3 0

EDID is used Reserved N11M-GE1 GPU Device ID=0x0A75

ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE 1	PEX_PLL_EN_TERM 0
RAM_CFG1	SMB_ALT_ADDR 0	SLOT_CLK_CONFIG 1
RAM_CFG2	FB_0_BAR_SIZE 0	SUB_VENDOR 0
RAM_CFG3	XCLK_417 0	PCI_DEVID_4 1

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64MX16 DDR3 64Bit	Hynix	
0011	64MX16 DDR3 64Bit	Samsung	Default
0100			
0101			
0110			
0111			

If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz(POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable





3GIO_PADCFG USER[3:0]
0000 Desktop 1111 Use EDID to detect panel settings
1110 Notebook (POR)

SLOT_CLOCK_CFG
0 GPU and MCH do not share a common reference clock
1 GPU and MCH share a common reference clock (POR)

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichu,
Taipei Hsien 221, Taiwan, R.O.C.

Title
VGA-MEMORY/STRAPS(4/4)
Size A3 Document Number
Vostro Calpella
Date: Monday, January 18, 2010 Sheet 83 of 91
Rev X01

SSID = VIDEO



Pinout Diagram for K4W2G1646B-HC12-GP

Top Section (V5.5V_RUN, GPU):

- V5.5V_RUN, GPU:** Connected to pin 1.
- U8501:**
 - KB:** VDD
 - K2:** VDD
 - R1:** VDD
 - B1:** VDD
 - N2:** VDD
 - B2:** VDD
 - G7:** VDD
 - D6:** VDD
 - R1:** VDD
 - N8:** VDD
 - A8:** VDDQ
 - C1:** VDDQ
 - C8:** VDDQ
 - D1:** VDDQ
 - F1:** VDDQ
 - H2:** VDDQ
 - H1:** VREFDQ
 - M8:** VREFCA
- Z0_VFAMT1:** Connected to pin 13.
- 43R2F-2-GP:** Connected to pin 13.

Left Section (Data and Control):

- MAA0:** N3
- MAA1:** P7
- FBA CMD_4:** N2
- FBA CMD_5:** A3
- FBA CMD_13:** A4
- MAA6:** BA0
- MAA7:** BA2
- MAA8:** BA1
- MAA9:** BA2
- MAA10:** BA1
- MAA11:** L7
- MAA12:** A10/AP
- MAA13:** A11
- NC17:** A12/BC#
- NC18:** A13
- NC1M7:** A13
- BA0:** BA0
- BA1:** BA1
- BA2:** BA2
- CLKA1:** J7
- CLKA1#:** K7
- FBA CMD_7:** K9
- WE#:** L3
- CAS#:** K3
- RAS#:** K3
- WE#:** V8
- CAS#:** V8
- RAS#:** V8




Right Section (Data and Control):

- MDA41:** E3
- MDA45:** F7
- MDA42:** F2
- MDA43:** F3
- MDA46:** D4
- MDA47:** D4
- MDA44:** F8
- MDA48:** G4
- MDA49:** D7
- MDA50:** C3
- MDA51:** C2
- MDA52:** DQ0
- MDA53:** DQ1
- MDA54:** DQ3
- MDA55:** DQ4
- MDA56:** A2
- MDA57:** B8
- MDA58:** A3
- QSA6:** C7
- QSA9:** B7
- QSA5:** F3
- QSA8:** F3
- FBA CMD_28:** K1
- FBA CMD_8:** L2
- MEM_RST:** L2
- FBA CMD_8:** L2
- MEM_RST:** L2
- R8506:** 100R2J3-GP
- R8504:** 1KR2F-3-GP
- R8517:** 243R2F-2-GP

Bottom Section (Data and Control):

- VSS:** J8, M2, P2, G8, B3, T1, A8, T9, P1
- VSSO:** G1, F3, E2, D8, D1, V8, B1, G8
- DMU:** D3
- DMU:** E7
- WE#:** L3
- CAS#:** K3
- RAS#:** K3
- WE#:** V8
- CAS#:** V8
- RAS#:** V8

Layout swap: Indicated for MDA41, MDA45, MDA42, MDA43, MDA46, MDA47, MDA44, MDA48, MDA49, MDA50, MDA51, MDA52, MDA53, MDA54, MDA55, MDA56, MDA57, MDA58, MDA59, MDA60, MDA61, MDA62, MDA63, MDA64, MDA65, MDA66, MDA67, MDA68, MDA69, MDA70, MDA71, MDA72, MDA73, MDA74, MDA75, MDA76, MDA77, MDA78, MDA79, MDA80, MDA81, MDA82, MDA83, MDA84, MDA85, MDA86, MDA87, MDA88, MDA89, MDA90, MDA91, MDA92, MDA93, MDA94, MDA95, MDA96, MDA97, MDA98, MDA99, MDA100, MDA101, MDA102, MDA103, MDA104, MDA105, MDA106, MDA107, MDA108, MDA109, MDA110, MDA111, MDA112, MDA113, MDA114, MDA115, MDA116, MDA117, MDA118, MDA119, MDA120, MDA121, MDA122, MDA123, MDA124, MDA125, MDA126, MDA127, MDA128, MDA129, MDA130, MDA131, MDA132, MDA133, MDA134, MDA135, MDA136, MDA137, MDA138, MDA139, MDA140, MDA141, MDA142, MDA143, MDA144, MDA145, MDA146, MDA147, MDA148, MDA149, MDA150, MDA151, MDA152, MDA153, MDA154, MDA155, MDA156, MDA157, MDA158, MDA159, MDA160, MDA161, MDA162, MDA163, MDA164, MDA165, MDA166, MDA167, MDA168, MDA169, MDA170, MDA171, MDA172, MDA173, MDA174, MDA175, MDA176, MDA177, MDA178, MDA179, MDA180, MDA181, MDA182, MDA183, MDA184, MDA185, MDA186, MDA187, MDA188, MDA189, MDA190, MDA191, MDA192, MDA193, MDA194, MDA195, MDA196, MDA197, MDA198, MDA199, MDA200, MDA201, MDA202, MDA203, MDA204, MDA205, MDA206, MDA207, MDA208, MDA209, MDA210, MDA211, MDA212, MDA213, MDA214, MDA215, MDA216, MDA217, MDA218, MDA219, MDA220, MDA221, MDA222, MDA223, MDA224, MDA225, MDA226, MDA227, MDA228, MDA229, MDA230, MDA231, MDA232, MDA233, MDA234, MDA235, MDA236, MDA237, MDA238, MDA239, MDA240, MDA241, MDA242, MDA243, MDA244, MDA245, MDA246, MDA247, MDA248, MDA249, MDA250, MDA251, MDA252, MDA253, MDA254, MDA255, MDA256, MDA257, MDA258, MDA259, MDA260, MDA261, MDA262, MDA263, MDA264, MDA265, MDA266, MDA267, MDA268, MDA269, MDA270, MDA271, MDA272, MDA273, MDA274, MDA275, MDA276, MDA277, MDA278, MDA279, MDA280, MDA281, MDA282, MDA283, MDA284, MDA285, MDA286, MDA287, MDA288, MDA289, MDA290, MDA291, MDA292, MDA293, MDA294, MDA295, MDA296, MDA297, MDA298, MDA299, MDA300, MDA301, MDA302, MDA303, MDA304, MDA305, MDA306, MDA307, MDA308, MDA309, MDA310, MDA311, MDA312, MDA313, MDA314, MDA315, MDA316, MDA317, MDA318, MDA319, MDA320, MDA321, MDA322, MDA323, MDA324, MDA325, MDA326, MDA327, MDA328, MDA329, MDA330, MDA331, MDA332, MDA333, MDA334, MDA335, MDA336, MDA337, MDA338, MDA339, MDA340, MDA341, MDA342, MDA343, MDA344, MDA345, MDA346, MDA347, MDA348, MDA349, MDA350, MDA351, MDA352, MDA353, MDA354, MDA355, MDA356, MDA357, MDA358, MDA359, MDA360, MDA361, MDA362, MDA363, MDA364, MDA365, MDA366, MDA367, MDA368, MDA369, MDA370, MDA371, MDA372, MDA373, MDA374, MDA375, MDA376, MDA377, MDA378, MDA379, MDA380, MDA381, MDA382, MDA383, MDA384, MDA385, MDA386, MDA387, MDA388, MDA389, MDA390, MDA391, MDA392, MDA393, MDA394, MDA395, MDA396, MDA397, MDA398, MDA399, MDA400, MDA401, MDA402, MDA403, MDA404, MDA405, MDA406, MDA407, MDA408, MDA409, MDA410, MDA411, MDA412, MDA413, MDA414, MDA415, MDA416, MDA417, MDA418, MDA419, MDA420, MDA421, MDA422, MDA423, MDA424, MDA425, MDA426, MDA427, MDA428, MDA429, MDA430, MDA431, MDA432, MDA433, MDA434, MDA435, MDA436, M



SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$

DIS
Thermal Design Current = 12.9A
Max Current = 16.77A
18.45A < OCP < 21.81A

Frequency setting

470K --> 290KHz
200K --> 340KHz
100K --> 380KHz
39K --> 430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
L	H	1.03V
L	L	0.85V


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEP5X0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/ 6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->350KHz

DW
12/07 Item 1

<Core Design>


 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		TPS51218 +VCC GFX CORE	
Size	Document Number	Rev	
Custom	Vostro Calpella (Discrete)		X01
Date: Monday, January 18, 2010	Sheet 86 of 91		

+3.3V_RUN_GPU




Peak current: 1140 mA
Design current: 798 mA

+1.05V_GFX_PCIE:




Peak current: 3550 mA
Design current: 2485 mA

+1.5V_RUN_GPU:




Peak current: 4230 mA
Design current: 2961 mA

+1.8V_RUN_GPU



DIS:
Peak current: 300 mA
Design current: 210 mA



$$V_o = 0.8 * (1 + (R1/R2))$$

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		LDO 1.8V	
Size	Document Number	Rev	
Custom	Vostro Calpella		X01
Date:	Monday, January 18, 2010	Sheet	87 of 91

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/15	X01	1	25	Swapped Q2515 C,E Pin	For correct.	EE
		2	All	Combine pull-up/down resistors from single to series resistor	For save more part counts	EE
		3	37	Update 10mW circuit.	For DC mode power consumption can be less than 10mW under S5.	EE
		4	22	Add U2213,R2221	Added 3v/5v S5 power good to control resume reset sequence circuit prevent RTC data loss.	EE
		5	51	stuffed PC5105 with 1uF	For power sequencing of +1.8V_RUN , Delay timing	EE
		6	23	Added 25M Crystal	For DCI (DisplayClock_Integration)	EE
		7	79	Added BOSS4	For Steady the thermal module	EE
		9	All	BOSS1 from 34.4W005.001 to 34.4CQ03.101 CON3 from 20.K0315.005 to 20.K0293.006 CON4 from 20.K0315.028 to 20.K0275.028 CON6 from 20.K0315.036 to 20.K0276.036 DM1 from 62.10017.U81 to 62.10017.P31 DM2 from 62.10017.U71 to 62.10017.Q31 HOLE1 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE2 from ZZ.00PAD.K81 to ZZ.00PAD.E11 HOLE3 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE4 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.E11 HOLE6 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE7 from ZZ.00PAD.I71 to ZZ.00PAD.G51 HOLE8 from ZZ.00PAD.N91 to ZZ.00PAD.D31 HOLE9 from ZZ.00PAD.J01 to ZZ.00PAD.D11 LCD1 from 20.F1093.040 to 20.F1555.030 TPAD1 from 20.K0320.004 to 20.K0265.004	For ME request Changed connect PN:	ME
		1	37,87	Removed CAPA_RST# from Capacity board		EE
				Added Switch Baord Detection circuit	For software request.	EE
		1	77	Reversal CON6 Pin 36 <-> 1 ; 35 <-> 2	For new connect pin define.	EE
		2	9,27	Changed RN907,L2701,L2704	For update components	EE
		3	74	Swapped the RN7408,RN7409,RN7410,RN7411	For Layout request.	EE
2009/10/16						
2009/10/19						

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Change List - EE(1)	
		Title	
Size Custom	Document Number Vostro Calpella	Rev X01	
Date: Monday, January 18, 2010		Sheet 88 of 91	

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/19	X01					
		2	81	Remove R8149	For EMI team request	EMI
			21	PCLK_FWH、CLK_PCI_FB、PCLK_KBC、PCLK_TPM reserve by pass cap		
2009/10/22			23	CLK_PCH_48M reserve by pass cap		
			23	Romove R2350 and C2324		
			37	Romove R3726 and C3704		
			79	Reserve +PWR_SRC to GND cap		
		3	79	Add EC7934 0.1u in +VCC_CORE	For EMI team request	EMI
2009/10/23				Add EC7911 0.1u +1.5V_SUS to GND cap*1		
				Add EC7935,EC7936 0.1u +1.5V_SUS to GND cap*2		
				Add EC7937 0.1u +1.5V_SUS to GND cap*1		
				Add EC7938 0.1u +PWR_SRC to GND cap*1		
				Update TR6304,TR6305 p/n to 68.00201.141		
		4	73	Move EC7302	For EMI team request	EMI
			79	dummy 0.1u x 2 in green area 6135,195 ----EC7939,EC7940		
				dummy 0.1u cap in red area 1755,4435 -----EC7941		
				dummy 1000p in green area 5225,6950----EC7942		
				dummy 1000p in green area 3780,6180-----EC7943		
2009/12/08 2009/12/09	SC SC			dummy 104p and 1000p in green area 5385,7010---EC7944,EC7945		
				dummy 0.1u in green area 3400,6300---EC7946		
				dummy 0.1u in green area 1240,4035--EC7947		
			55	add damping 33ohm on R,G,B Singel---R5594,R5595,R5596		
		1	79	mount EC7948,EC7949,EC7934	For RF Team request	RF
		1	73	mount LECM2012H-900QT-GP in L7301	For EMI team request	EMI
		2	24,77	change R2405 from 10 ohm to 56 ohm and mount 120 ohm bead bead p/n:BLM15EG121SN1 L7702		
		3	73	mount 220p cap on EC7302 and EC7303		
		4	79	Add EC7950		

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title Change List - EMI&RF	
Size	Document Number	Rev	
Custom	Vostro Calpella	X01	
Date: Monday, January 18, 2010		Sheet	90 of 91

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/22	X011	1	46	PR4604,PR4605 --> 4.7ohm for RT, 0 ohm for TI	Change PU4603 from TPS51125 to RT8205B	Power Team
				PR4622 --> 820k ohm for RT, DY for TI		
				PR4616 --> ASM for RT, DY for TI		
				PR4617 --> DY for RT, ASM for TI		
2009/10/29		53		PC5307 change to 68nF for Intel spec		
		2	50	Add 4.7uF at +PWR_SRC_1D5V	Improve Jitter issue	Power Team