


G-Note Montevina Block Diagram

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT




Will chang after circuit
finished

Power States

02

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	10V~+19V	25,40,41,42,43,44,45,46,47	MAIN POWER		S0~S5
+3VRTC	+3.0V~+3.3V	20,23,39	RTC		S0~S5
3VPCU	+3.3V	20,25,29,31,37,39,40,41,44	8051 POWER		S0~S5
5VPCU	+5V	27,30,37,40,41,42,43,44,45,46,47	LCD/CHARGE POWER		S0~S5
+15V	+15V	25,40,44,47	LARGE POWER	5VPCU	S0~S5
LANVCC	+3.3V	29,40	LAN POWER	LAN_ON	
5VSUS	+5V	25,30,37,40,43,45,46	SLP_S5# CTRLD POWER	SUSON	
3VSUS	+3.3V	21,22,34,35,36,39,40,45	SLP_S5# CTRLD POWER	SUSON	
1.8VSUS	+1.8V	40,43,47	SODIMM POWER	SUSON	
+0.9V_DDR_VTT	+0.9V		SODIMM POWER	MAINON	
+5V	+5V	23,24,25,26,28,30,31,39,40,41	SLP_S3# CTRLD POWER	MAINON	
+3V	+3.3V	3,5,7,10,11,12,14,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,47	SLP_S3# CTRLD POWER	MAINON	
+1.8V	+1.8V	14,15,16,17,18,19,47	VGA POWER	MAINON	
+1.5V	+1.5V	5,10,20,21,22,23,34,35,36,40,43	CALISTOGA/ICH8 POWER	MAINON	
+1.05V	+1.05V	3,4,5,6,7,9,10,20,23,40,43,45	CPU/CALISTOGA/ICH8 POWER	MAINON	
VCC_CORE	+0.7V~+1.77V	4,5,40,45	CPU CORE POWER	VRON	
LCDVCC	+3.3V	25	LCD Power	INT_DISP_ON & EXT_LVDS_DIGON	
+5VHDD	+5V	30	HDD Power	MAINON	
MBATV	+10V~+17V	39,41	MAIN BATTERY	D/C#	





(22) PM_STPCPU#

(22) PM_STPPCI#

(22) CK_PWG#


(11,12,38) CGCLK_SMB

(11,12,38) CGDAT_SMB




GCLK_SEL = FCTSEL1

FCTSEL1 (PIN64)	PIN5	PIN6
0	DOT96	DOT96#
1	27Mout-NSS	27Mout-SS



CPU Clock select



CK505

ICS ALPRS393000
SLG AJ005680000

U26

VDD_SRC

VDD_SRC

VDD_SRC

VDD_CPU

VDD_24

VDD_27

VDD_48

VDD_CORE

VDD_REF

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

VDD_PCI

CPU_0

CPU_0#

CPU_1

CPU_1#

CPU_2

CPU_2#

CPU_3

CPU_3#

CPU_4

CPU_4#

CPU_5

CPU_5#

CPU_6

CPU_6#

CPU_7

CPU_7#

CPU_8

CPU_8#

CPU_9

CPU_9#

CPU_10

CPU_10#

CPU_11

CPU_11#

CPU_12

CPU_12#

CPU_13

CPU_13#

CPU_14

CPU_14#

CPU_15

CPU_15#

CPU_16

CPU_16#

CPU_17

CPU_17#

CPU_18

CPU_18#

CPU_19

CPU_19#

CPU_20

CPU_20#

CPU_21

CPU_21#

CPU_22

CPU_22#

CPU_23

CPU_23#

CPU_24

CPU_24#

CPU_25

CPU_25#

CPU_26

CPU_26#

CPU_27

CPU_27#

CPU_28

CPU_28#

CPU_29

CPU_29#

CPU_30

CPU_30#

CPU_31

CPU_31#

CPU_32

CPU_32#

CPU_33

CPU_33#

CPU_34

CPU_34#

CPU_35

CPU_35#

CPU_0

CPU_0#

CPU_1

CPU_1#

CPU_2

CPU_2#

CPU_3

CPU_3#

CPU_4

CPU_4#

CPU_5

CPU_5#

CPU_6

CPU_6#

CPU_7

CPU_7#

CPU_8

CPU_8#

CPU_9

CPU_9#

CPU_10

CPU_10#

CPU_11

CPU_11#

CPU_12

CPU_12#

CPU_13

CPU_13#

CPU_14

CPU_14#

CPU_15

CPU_15#

CPU_16

CPU_16#

CPU_17

CPU_17#

CPU_18

CPU_18#

CPU_19

CPU_19#

CPU_20

CPU_20#

CPU_21

CPU_21#

CPU_22

CPU_22#

CPU_23

CPU_23#

CPU_24

CPU_24#

CPU_25

CPU_25#

CPU_26

CPU_26#

CPU_27

CPU_27#

CPU_28

CPU_28#

CPU_29

CPU_29#

CPU_30

CPU_30#

CPU_31

CPU_31#

CPU_32

CPU_32#

CPU_33

CPU_33#

CPU_34

CPU_34#

CPU_35

CPU_35#

CPU_0

CPU_0#

CPU_1

CPU_1#

CPU_2

CPU_2#

CPU_3

CPU_3#

CPU_4

CPU_4#

CPU_5

CPU_5#

CPU_6

CPU_6#

CPU_7

CPU_7#

CPU_8

CPU_8#

CPU_9

CPU_9#

CPU_10

CPU_10#

CPU_11

CPU_11#

CPU_12

CPU_12#

CPU_13

CPU_13#

CPU_14

CPU_14#

CPU_15

CPU_15#

CPU_16

CPU_16#

CPU_17

CPU_17#

CPU_18

CPU_18#

CPU_19

CPU_19#

CPU_20

CPU_20#

CPU_21

CPU_21#

CPU_22

CPU_22#

CPU_23

CPU_23#

CPU_24

CPU_24#

CPU_25

CPU_25#

CPU_26

CPU_26#

CPU_27

CPU_27#

CPU_28

CPU_28#

CPU_29

CPU_29#

CPU_30

CPU_30#

CPU_31

CPU_31#

CPU_32

CPU_32#

CPU_33

CPU_33#

CPU_34

CPU_34#

CPU_35

CPU_35#

CPU_0

CPU_0#

CPU_1

CPU_1#

CPU_2

CPU_2#

CPU_3

CPU_3#

CPU_4

CPU_4#

CPU_5

CPU_5#

CPU_6

CPU_6#

CPU_7

CPU_7#

CPU_8

CPU_8#

CPU_9

CPU_9#

CPU_10

CPU_10#

CPU_11

CPU_11#

CPU_12

CPU_12#

CPU_13

CPU_13#

CPU_14

CPU_14#

CPU_15

CPU_15#

CPU_16

CPU_16#

CPU_17

CPU_17#

CPU_18


CPU_18#




CPU_19


CPU_19#

CPU_20

CPU_20







(3,5,10,11,12,14,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,41,44,45,46)
(9,10,11,12,41,43,47)
(3,4,5,6,9,10,20,23,41,44,46)
(3,4,5,6,9,10,20,23,41,44,46)

+3V
+1.05V
+1.05V_PEG



PEG_TX[15:0] PEG_TX[15:0] (13)
PEG_TX[15:0] PEG_TX[15:0] (13)
PEG_RX[15:0] PEG_RX[15:0] (13)
PEG_RX[15:0] PEG_RX[15:0] (13)

07

MCH_CFG_5 DMiX2 selection

Low: DMiX2
High: DMiX4 (Default)
MCH_CFG_16 FSB Dynamic ODT
Low: Dynamic ODT disabled
High: Dynamic ODT enabled (Default)
MCH_CFG_9 PCI Express Graphic Lane

Low: Reverse Lane
High: Normal operation(Default)
MCH_CFG_19 DMI Lane Reversal

Low: Normal (Default)
High: Lane Reserved

MCH_CFG_6 ITPM Host Interface

Low: ITPM Host Interface enabled
High: ITPM Host Interface disabled (Default)

MCH_CFG_7 Intel (R) Management Engine Crypto

Low = Intel Management Engine Crypto Transport

Layer Security (TLS) cipher suite with no

confidentiality

High = Intel Management Engine Crypto TLS cipher

suite with confidentiality (default)

MCH_CFG_10 PCIe Lookback Enable

Low: Enabled
High: Disabled (Default)

MCH_CFG_12 XOR/ALLZ/CLK Lock-un-gating

MCH_CFG_13 MCH_CFG_12 Configuration

0 0 Reserved

1 0 XOR Mode enabled

0 1 All-Z Mode enabled

1 1 Normal operation (Default)

TP32 AL34 ME_JTAG_TCK

TP27 AK34 ME_JTAG_TDI

TP26 AN35 ME_JTAG_TDO

TP19 AM35 ME_JTAG_TMS

(3,4) MCH_BSEL0

(3,4) MCH_BSEL1

(3,4) MCH_BSEL2

(3,4) MCH_BSEL3

(3,4) MCH_BSEL4

(3,4) MCH_BSEL5

(3,4) MCH_BSEL6

(3,4) MCH_BSEL7

(3,4) MCH_BSEL8

(3,4) MCH_BSEL9

(3,4) MCH_BSEL10

(3,4) MCH_BSEL11

(3,4) MCH_BSEL12

(3,4) MCH_BSEL13

(3,4) MCH_BSEL14

(3,4) MCH_BSEL15

(3,4) MCH_BSEL16

(3,4) MCH_BSEL17

(3,4) MCH_BSEL18

(3,4) MCH_BSEL19

(3,4) MCH_BSEL20

(3,4) MCH_BSEL21

(3,4) MCH_BSEL22

(3,4) MCH_BSEL23

(3,4) MCH_BSEL24

(3,4) MCH_BSEL25

(3,4) MCH_BSEL26

(3,4) MCH_BSEL27

(3,4) MCH_BSEL28

(3,4) MCH_BSEL29

(3,4) MCH_BSEL30

(3,4) MCH_BSEL31

(3,4) MCH_BSEL32

(3,4) MCH_BSEL33

(3,4) MCH_BSEL34

(3,4) MCH_BSEL35

(3,4) MCH_BSEL36

(3,4) MCH_BSEL37

(3,4) MCH_BSEL38

(3,4) MCH_BSEL39

(3,4) MCH_BSEL40

(3,4) MCH_BSEL41

(3,4) MCH_BSEL42

(3,4) MCH_BSEL43

(3,4) MCH_BSEL44

(3,4) MCH_BSEL45

(3,4) MCH_BSEL46

(3,4) MCH_BSEL47

(3,4) MCH_BSEL48

(3,4) MCH_BSEL49

(3,4) MCH_BSEL50

(3,4) MCH_BSEL51

(3,4) MCH_BSEL52

(3,4) MCH_BSEL53

(3,4) MCH_BSEL54

(3,4) MCH_BSEL55

(3,4) MCH_BSEL56

(3,4) MCH_BSEL57

(3,4) MCH_BSEL58

(3,4) MCH_BSEL59

(3,4) MCH_BSEL60

(3,4) MCH_BSEL61

(3,4) MCH_BSEL62

(3,4) MCH_BSEL63

(3,4) MCH_BSEL64

(3,4) MCH_BSEL65

(3,4) MCH_BSEL66

(3,4) MCH_BSEL67

(3,4) MCH_BSEL68

(3,4) MCH_BSEL69

(3,4) MCH_BSEL70

(3,4) MCH_BSEL71

(3,4) MCH_BSEL72

(3,4) MCH_BSEL73

(3,4) MCH_BSEL74

(3,4) MCH_BSEL75

(3,4) MCH_BSEL76

(3,4) MCH_BSEL77

(3,4) MCH_BSEL78

(3,4) MCH_BSEL79

(3,4) MCH_BSEL80

(3,4) MCH_BSEL81

(3,4) MCH_BSEL82

(3,4) MCH_BSEL83

(3,4) MCH_BSEL84

(3,4) MCH_BSEL85

(3,4) MCH_BSEL86

(3,4) MCH_BSEL87

(3,4) MCH_BSEL88

(3,4) MCH_BSEL89

(3,4) MCH_BSEL90

(3,4) MCH_BSEL91

(3,4) MCH_BSEL92

(3,4) MCH_BSEL93

(3,4) MCH_BSEL94

(3,4) MCH_BSEL95

(3,4) MCH_BSEL96

(3,4) MCH_BSEL97

(3,4) MCH_BSEL98

(3,4) MCH_BSEL99

(3,4) MCH_BSEL100

(3,4) MCH_BSEL101

(3,4) MCH_BSEL102

(3,4) MCH_BSEL103

(3,4) MCH_BSEL104

(3,4) MCH_BSEL105

(3,4) MCH_BSEL106

(3,4) MCH_BSEL107

(3,4) MCH_BSEL108

(3,4) MCH_BSEL109

(3,4) MCH_BSEL110

(3,4) MCH_BSEL111

(3,4) MCH_BSEL112

(3,4) MCH_BSEL113

(3,4) MCH_BSEL114

(3,4) MCH_BSEL115

(3,4) MCH_BSEL116

(3,4) MCH_BSEL117

(3,4) MCH_BSEL118

(3,4) MCH_BSEL119

(3,4) MCH_BSEL120

(3,4) MCH_BSEL121

(3,4) MCH_BSEL122

(3,4) MCH_BSEL123

(3,4) MCH_BSEL124

(3,4) MCH_BSEL125

(3,4) MCH_BSEL126

(3,4) MCH_BSEL127

(3,4) MCH_BSEL128

(3,4) MCH_BSEL129

(3,4) MCH_BSEL130

(3,4) MCH_BSEL131

(3,4) MCH_BSEL132

(3,4) MCH_BSEL133

(3,4) MCH_BSEL134

(3,4) MCH_BSEL135

(3,4) MCH_BSEL136

(3,4) MCH_BSEL137

(3,4) MCH_BSEL138

(3,4) MCH_BSEL139

(3,4) MCH_BSEL140

(3,4) MCH_BSEL141

(3,4) MCH_BSEL142

(3,4) MCH_BSEL143

(3,4) MCH_BSEL144

(3,4) MCH_BSEL145

(3,4) MCH_BSEL146

(3,4) MCH_BSEL147

(3,4) MCH_BSEL148

(3,4) MCH_BSEL149

(3,4) MCH_BSEL150

(3,4) MCH_BSEL151

(3,4) MCH_BSEL152

(3,4) MCH_BSEL153

(3,4) MCH_BSEL154

(3,4) MCH_BSEL155

(3,4) MCH_BSEL156

(3,4) MCH_BSEL157

(3,4) MCH_BSEL158

(3,4) MCH_BSEL159

(3,4) MCH_BSEL160

(3,4) MCH_BSEL161

(3,4) MCH_BSEL162

(3,4) MCH_BSEL163

(3,4) MCH_BSEL164

(3,4) MCH_BSEL165

(3,4) MCH_BSEL166

(3,4) MCH_BSEL167

(3,4) MCH_BSEL168

(3,4) MCH_BSEL169

(3,4) MCH_BSEL170

(3,4) MCH_BSEL171

(3,4) MCH_BSEL172

(3,4) MCH_BSEL173

(3,4) MCH_BSEL174

(3,4) MCH_BSEL175

(3,4) MCH_BSEL176

(3,4) MCH_BSEL177

(3,4) MCH_BSEL178

(3,4) MCH_BSEL179

(3,4) MCH_BSEL180

(3,4) MCH_BSEL181

(3,4) MCH_BSEL182

(3,4) MCH_BSEL183

(3,4) MCH_BSEL184

(3,4) MCH_BSEL185

(3,4) MCH_BSEL186

(3,4) MCH_BSEL187

(3,4) MCH_BSEL188

(3,4) MCH_BSEL189

(3,4) MCH_BSEL190

(3,4) MCH_BSEL191

(3,4) MCH_BSEL192

(3,4) MCH_BSEL193

(3,4) MCH_BSEL194

(3,4) MCH_BSEL195

(3,4) MCH_BSEL196

(3,4) MCH_BSEL197

(3,4) MCH_BSEL198

(3,4) MCH_BSEL199

(3,4) MCH_BSEL200

(3,4) MCH_BSEL201

(3,4) MCH_BSEL202

(3,4) MCH_BSEL203

(3,4) MCH_BSEL204

(3,4) MCH_BSEL205

(3,4) MCH_BSEL206

(3,4) MCH_BSEL207

(3,4) MCH_BSEL208

(3,4) MCH_BSEL209

(3,4) MCH_BSEL210

(3,4) MCH_BSEL211

(3,4) MCH_BSEL212

(3,4) MCH_BSEL213

(3,4) MCH_BSEL214

(3,4) MCH_BSEL215

(3,4) MCH_BSEL216

(3,4) MCH_BSEL217

(3,4) MCH_BSEL218

(3,4) MCH_BSEL219

(3,4) MCH_BSEL220

(3,4) MCH_BSEL221

(3,4) MCH_BSEL222

(3,4) MCH_BSEL223

(3,4) MCH_BSEL224

(3,4) MCH_BSEL225

(3,4) MCH_BSEL226

(3,4) MCH_BSEL227

(3,4) MCH_BSEL228

(3,4) MCH_BSEL229

(3,4) MCH_BSEL230

(3,4) MCH_BSEL231

(3,4) MCH_BSEL232

(3,4) MCH_BSEL233

(3,4) MCH_BSEL234

(3,4) MCH_BSEL235

(3,4) MCH_BSEL236

(3,4) MCH_BSEL237

(3,4) MCH_BSEL238

(3,4) MCH_BSEL239

(3,4) MCH_BSEL240


(3,4) MCH_BSEL241


(3,4) MCH_BSEL242




(3,4) MCH_BSEL243



(3,4) MCH_BSEL244











(7) PEG_TX[0..15]
(7) PEG_TX#0..15



PEG_TX0	AF30	PCIE_RX0P
PEG_TX#0	AE31	PCIE_RX0N
PEG_TX1	AE29	PCIE_RX1P
PEG_TX#1	AD28	PCIE_RX1N
PEG_TX2	AD30	PCIE_RX2P
PEG_TX#2	AC31	PCIE_RX2N
PEG_TX3	AC29	PCIE_RX3P
PEG_TX#3	AB28	PCIE_RX3N
PEG_TX4	AB30	PCIE_RX4P
PEG_TX#4	AA31	PCIE_RX4N
PEG_TX5	AA29	PCIE_RX5P
PEG_TX#5	Y28	PCIE_RX5N
PEG_TX6	Y30	PCIE_RX6P
PEG_TX#6	W31	PCIE_RX6N
PEG_TX7	W29	PCIE_RX7P
PEG_TX#7	V28	PCIE_RX7N
PEG_TX8	V30	PCIE_RX8P
PEG_TX#8	U31	PCIE_RX8N
PEG_TX9	U29	PCIE_RX9P
PEG_TX#9	T28	PCIE_RX9N
PEG_TX10	T30	PCIE_RX10P
PEG_TX#10	R31	PCIE_RX10N
PEG_TX11	R29	PCIE_RX11P
PEG_TX#11	P28	PCIE_RX11N
PEG_TX12	P30	PCIE_RX12P
PEG_TX#12	N31	PCIE_RX12N
PEG_TX13	N29	PCIE_RX13P
PEG_TX#13	M28	PCIE_RX13N
PEG_TX14	M30	PCIE_RX14P
PEG_TX#14	L31	PCIE_RX14N
PEG_TX15	L29	PCIE_RX15P
PEG_TX#15	K30	PCIE_RX15N

(3) CLK_PCIE_VGA
(3) CLK_PCIE_VGA#



(21) PLTRST_DELAY# **EC-B-07** AL27

U44A

PART 1 OF 10

PCI-EXPRESS INTERFACE

PCIE_TX0P	AH30	PEG_C_RXP0
PCIE_TX0N	AG31	PEG_C_RXN0
PCIE_TX1P	AG29	PEG_C_RXP1
PCIE_TX1N	AF28	PEG_C_RXN1
PCIE_TX2P	AF27	PEG_C_RXP2
PCIE_TX2N	AF26	PEG_C_RXN2
PCIE_TX3P	AD27	PEG_C_RXP3
PCIE_TX3N	AD26	PEG_C_RXN3
PCIE_TX4P	AC25	PEG_C_RXP4
PCIE_TX4N	AB25	PEG_C_RXN4
PCIE_TX5P	Y23	PEG_C_RXP5
PCIE_TX5N	Y24	PEG_C_RXN5
PCIE_TX6P	AB27	PEG_C_RXP6
PCIE_TX6N	AB26	PEG_C_RXN6
PCIE_TX7P	Y27	PEG_C_RXP7
PCIE_TX7N	Y26	PEG_C_RXN7
PCIE_TX8P	W24	PEG_C_RXP8
PCIE_TX8N	W23	PEG_C_RXN8
PCIE_TX9P	V27	PEG_C_RXP9
PCIE_TX9N	U26	PEG_C_RXN9
PCIE_TX10P	U24	PEG_C_RXP10
PCIE_TX10N	U23	PEG_C_RXN10
PCIE_TX11P	T26	PEG_C_RXP11
PCIE_TX11N	T27	PEG_C_RXN11
PCIE_TX12P	T24	PEG_C_RXP12
PCIE_TX12N	T23	PEG_C_RXN12
PCIE_TX13P	P27	PEG_C_RXP13
PCIE_TX13N	P26	PEG_C_RXN13
PCIE_TX14P	P24	PEG_C_RXP14
PCIE_TX14N	P23	PEG_C_RXN14
PCIE_TX15P	M27	PEG_C_RXP15
PCIE_TX15N	N26	PEG_C_RXN15

PCIE_CALRN	AA22	PCIE_CALRN	2K/F	R441
PCIE_CALRP	Y22	PCIE_CALRP	1.27K/F	R56



(7) PEG_RX[0..15]
(7) PEG_RX#0..15




PEG_RX0	0.1U/10V/X7R	4	2	1	C115	10	PEG_C_RXP0
PEG_RX1	0.1U/10V/X7R	4	2	1	C96	10	PEG_C_RXP1
PEG_RX2	0.1U/10V/X7R	4	2	1	C117	10	PEG_C_RXP2
PEG_RX3	0.1U/10V/X7R	4	2	1	C86	10	PEG_C_RXP3
PEG_RX4	0.1U/10V/X7R	4	2	1	C108	10	PEG_C_RXP4
PEG_RX5	0.1U/10V/X7R	4	2	1	C90	10	PEG_C_RXP5
PEG_RX6	0.1U/10V/X7R	4	2	1	C87	10	PEG_C_RXP6
PEG_RX7	0.1U/10V/X7R	4	2	1	C111	10	PEG_C_RXP7
PEG_RX8	0.1U/10V/X7R	4	2	1	C119	10	PEG_C_RXP8
PEG_RX9	0.1U/10V/X7R	4	2	1	C121	10	PEG_C_RXP9
PEG_RX10	0.1U/10V/X7R	4	2	1	C99	10	PEG_C_RXP10
PEG_RX11	0.1U/10V/X7R	4	2	1	C100	10	PEG_C_RXP11
PEG_RX12	0.1U/10V/X7R	4	2	1	C123	10	PEG_C_RXP12
PEG_RX13	0.1U/10V/X7R	4	2	1	C92	10	PEG_C_RXP13
PEG_RX14	0.1U/10V/X7R	4	2	1	C94	10	PEG_C_RXP14
PEG_RX15	0.1U/10V/X7R	4	2	1	C113	10	PEG_C_RXP15
PEG_RX#0	0.1U/10V/X7R	4	2	1	C116	10	PEG_C_RXN0
PEG_RX#1	0.1U/10V/X7R	4	2	1	C97	10	PEG_C_RXN1
PEG_RX#2	0.1U/10V/X7R	4	2	1	C118	10	PEG_C_RXN2
PEG_RX#3	0.1U/10V/X7R	4	2	1	C85	10	PEG_C_RXN3
PEG_RX#4	0.1U/10V/X7R	4	2	1	C109	10	PEG_C_RXN4
PEG_RX#5	0.1U/10V/X7R	4	2	1	C89	10	PEG_C_RXN5
PEG_RX#6	0.1U/10V/X7R	4	2	1	C88	10	PEG_C_RXN6
PEG_RX#7	0.1U/10V/X7R	4	2	1	C110	10	PEG_C_RXN7
PEG_RX#8	0.1U/10V/X7R	4	2	1	C120	10	PEG_C_RXN8
PEG_RX#9	0.1U/10V/X7R	4	2	1	C122	10	PEG_C_RXN9
PEG_RX#10	0.1U/10V/X7R	4	2	1	C98	10	PEG_C_RXN10
PEG_RX#11	0.1U/10V/X7R	4	2	1	C101	10	PEG_C_RXN11
PEG_RX#12	0.1U/10V/X7R	4	2	1	C124	10	PEG_C_RXN12
PEG_RX#13	0.1U/10V/X7R	4	2	1	C93	10	PEG_C_RXN13
PEG_RX#14	0.1U/10V/X7R	4	2	1	C95	10	PEG_C_RXN14
PEG_RX#15	0.1U/10V/X7R	4	2	1	C114	10	PEG_C_RXN15


100 MHz (+/-300 ppm) input frequency,
0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted


M92-S2/M92-XT




G-Note Montevina
Quanta Computer Inc.









TMDP(HDMI) INTERFACE




LVDS INTERFACE



for HDMI interface use







for LVDS interface use



G-Note Montevina
Quanta Computer Inc.

Size B	Document Number	Rev 2A
M92-XT_TMDP I/F		
Date: Thursday, April 09, 2009	Sheet 18 of 55	





The schematic shows the ACZ_SDOUT pin connected to a +3V supply via resistor R365 (1K) and to ground via resistor R503 (1K). The pin is also connected to the ICH_TP3 test point.

(5,10,20,23,34,36,43) +1.5V
(3,5,7,10,11,12,14,20,22,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,41,44,45,46) +3V
(22,27,34,39,41,43,46,47) 3VSUS








CARD-READER

MINI CARD PCI-E(WWAN)

MINI CARD PCI-E(WLAN)




EXPRESS CARD (NEW CARD)

PCI-E-LAN




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD21	INTE#, F#, G#	RICOH R5C847

(3,5,7,10,11,12,14,20,21,23,24,25,26,27,28,29,30,31,32,33,34,36,37,38,39,41,44,45,46) +1.5V
 (20,21,23,41) +3V
 (21,27,34,39,41,43,46,47) 3V_S5
 3VSUS






EC-A-06 EC-B-26



Model ID	PANEL_DET2	PANEL_DET1
13"	0	0
14"	0	1
15"	1	0
Default	1	1


Board ID For Function	ID3 GPIO37	ID2 GPIO36	ID1 GPIO22	ID0 GPIO21
SDV	0	0	0	0
SIV	0	0	0	1
SIT	0	0	1	0
SVT	0	0	1	1
SOVP	0	1	0	0
	0	1	0	1
	0	1	1	0
	0	1	1	1
	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	1	0
	1	1	1	1





CRT PORT

24





EC-B-19

EC-A-04

FOR ESD

EC-B-0'

(22)

EC-B-28

EC-B-2.

EC-B-0

A circuit diagram showing a resistor connected between terminals 4 and 3. The resistor is represented by a zigzag line. Terminal 4 is on the left and terminal 3 is on the right. The resistor is connected in parallel with the terminals.

EC-B-28





G-Note Montevina
Quanta Computer Inc.

Size B	Document Number LCD/LID/CAM CON	Rev 2A
Date:	Thursday, April 09, 2009	Sheet 25 of 55



WIRE TO BOARD CONN CARD READER & FINGERPRINT

27



EC-A-20







SIM Card CONN




FRONT LEDs




		PROJECT :G NOTE		Rev 2A
		Quanta Computer Inc.		
Size Custom	Document Number	USB X2/SIM_CARD/LEDs/RF		
Date:	Thursday, April 09, 2009	Sheet	27 of 55	





SATA CD-ROM




SATA-HDD




E-SATA RE-DRIVER




USB x1(on board)



eSATA PORT





REAR_USB/B connector




FAN, K/B, T/P & Track Point

KEYBOARD connector




For EMI request


FAN Controller



TOUCH PAD



TRACK POINT




G-Note Montevina
Quanta Computer Inc.


Size B Document Number KB/ TP/ FAN Control Rev 2A


Date: Thursday, April 09, 2009 Sheet 31 of 55

33



PCI Express Card





G-Note Montevina
Quanta Computer Inc.

Size Custom	Document Number PCI Express Card	Rev 2A
Date: Thursday, April 09, 2009		Sheet 34 of 55

Mini PCI-E Card

EC-B-04

35




G-Note Montevina
Quanta Computer Inc.






Size A	Document Number Mini PCI-E Card	Rev 2A
Date: Friday, March 06, 2009		
Sheet 35 of 55		

Mini PCI-E Card (F2) (WLAN/ WiMAX)

36



Mini PCI-E Card (F1) WWAN(W/SIM) Robson



The diagram illustrates the electrical connections between the EC-B-07 board and the EC-B-20 board. Key components and connections include:

- EC-B-07 Board Components:**
 - LEDs:** SPEAKER_MUTE_LED# and MIC_MUTE_LED#.
 - Buttons:** MX0, MX2, MX1, MX4.
 - Power/Control:** 3VPCU, LID551#.
 - Other:** MY11.
- EC-B-20 Board Components:**
 - Capacitors:** C713, C714, C715, C716, C717, C718, C719, C720 (all 1000P/50V/X7R_4).
 - Note:** FOR EMI.
- Connectors:**
 - CN3:** A 12-pin connector with pins 1 through 12 labeled.
 - TB_CONN:** A button connector.
- Wiring:**
 - Pin 1 of CN3 is connected to 3V.
 - Pin 2 of CN3 is connected to MIC_MUTE_LED#.
 - Pin 3 of CN3 is connected to SPEAKER_MUTE_LED#.
 - Pin 4 of CN3 is connected to MX0.
 - Pin 5 of CN3 is connected to MX2.
 - Pin 6 of CN3 is connected to MX1.
 - Pin 7 of CN3 is connected to MX4.
 - Pin 8 of CN3 is connected to 3VPCU.
 - Pin 9 of CN3 is connected to LID551#.
 - Pin 10 of CN3 is connected to MY11.
 - Pin 11 of CN3 is connected to TB_CONN.
 - Pin 12 of CN3 is connected to TB_CONN.

EC-B-28


Diagram illustrating the pin connections for the LED_TB_CON header (CN12) between the EC-B-01 and EC-A-19 components.

Signal Name	Pin Number	Supply
WWAN_WLAN_LED#	1	+3V
BT_LED#	2	
SATA_LED#	3	
CAPSLED	4	
NUMLED	5	
CARE_BUTTON#	6	
NBSWON#	7	3VPCU
PWR_LED#	8	

EC-B-01 EC-A-19


EC-A-03

EC-B-13



G-Note Montevina
Quanta Computer Inc.

Size A	Document Number RFID EEPROM	Rev 2A
Date: Thursday, April 09, 2009	Sheet 38 of 55	




3mm minicard nut

HOLE10 H-Tc197BC142D102P2
HOLE12 H-Tc197BC142D102P2




7mm minicard nut

HOLE26 H-Tc236BC102D63P2
HOLE27 H-Tc236BC102D63P2



PAD


GP1 *Spad-spe1np GP2 *spad-c181np GP3 *Spad-re197x216np
GP4 H-TSHBC276I2_7D91P2-1 GP5 *SPAD-SPE3NP



40


Hole for CPU support

HOLE20 *H-C142D142N HOLE21 *H-C142D142N
HOLE23 *H-C142D142N HOLE24 *H-C142D142N




VGA nut

HOLE22 H-Tc197BC158D122P2 HOLE25 H-Tc197BC158D122P2





Bluetooth nut

HOLE14 H-Tc217BC154D118P2






Card reader board nut


HOLE28 h-tc189bc157d122p2 HOLE29 h-c189d122pt





G-Note Montevina
Quanta Computer Inc.


Size A	Document Number SCREW HOLE	Rev 2A
Date: Friday, April 03, 2009	Sheet 40 of 55	














Revision History

48

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		

Schematic Value Explanation Description :

RESISTOR

Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP

CAPACITOR


Value	Voltage	Material	6				*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005)				DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608)				POP	0.1UF 25V X7R SMD 0603 package POP

G NOTE SKU TABLE


[illegible]

G NOTE SKU TABLE

[illegible]



MonteVina DIS Power Block



EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-01	42	12/24	PR10	Change Footprint
EC-A-02	42	12/24	PR12	Change to 2.2 ohm reduce phase ring
EC-A-03	42	12/24	PD6	Delete Footprint
EC-A-04	43	12/24	PJP1,PJP2,PJP4	Change Footprint
EC-A-05	43	12/24	PR92	Change to 5.36K for OCP
EC-A-06	44	12/24	PR151	Change to 2.8K for OCP
EC-A-07	44	12/24	PJP3,PJP9,PJP10	Change Footprint
EC-A-08	45	12/24	PR131	Change to 267K for OCP
EC-A-09	45	12/24	PC134,PC211	Change to 4.7u reduce H.F. noise reduce
EC-A-10	45	12/24	PD20,PD23	NA to reduce leakage current
EC-A-11	46	12/24	PR65	Change to 12.1K for OCP
EC-A-12	46	12/24	PR85	Change to 11.3K for frequency 300KHz
EC-A-13	47	12/24	PJP5,PJP6,PJP7	Change Footprint
EC-A-14	47	12/24	PR225	Change to 80.6K for OCP
EC-A-15	47	12/24	PR228,PR229,PR232	Change for VID point setting



G-Note Montevina
Quanta Computer Inc.

Size A	Document Number EC list	Rev 2A
Date:	Tuesday, March 03, 2009	Sheet 52 of 55

A stage

2008	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
A stage	EC-A-01	29	12/08	U10	Change LAN IC footprint from (LQFP48-9X9-4)0.4 to (LQFP48-9X9-5)0.5 pitch
	EC-A-02	28	12/08	U32	Change Codec IC footprint to qfn48-7x7-5-58p-0_9h.(Add 9 via at the center PAD of original IC footprint)
	EC-A-03	38	12/08	U49	Change U49 schematic by adding R562,R563,R564 and D24 to solve F4 error code issue.
	EC-A-04	25	12/08	R196	Delete CCD_ON which was use to control CAM_VCC by change R196 from depop to pop and delete U16,C353,R204,R211,R219,R221.
	EC-A-05	14	12/08	R399	Add R399 to pull low CPIO_19_CTF according to AMD FAE suggestion.
	EC-A-06	22	12/08	R347	Replace CCD_ON with HDD_DETECT#, original HDD_DETECT# will cause FF error code while attached HDD.
	EC-A-07	03	12/08	R313	Change to 4.7Kohm To solve N.B. cannot get correct FSB frequency selection (error coed 02)
	EC-A-08	36	12/08	CN11	Add CLKRUN#,SERIRQ,LPC_LDRQ0#,LPC_PD#
	EC-A-09	39	12/08	R565,R566	Add adapter selection board ID by adding R565 an R566.
	EC-A-10	25	12/08	Q13	Change Q13 connection.
	EC-A-11	37	12/08	R567,R568	Add optional resistor between MY11 and MY13
	EC-A-12	28	12/11	C465,C426,C427, C506,C507,C499, C495,C497,C455	Change footprint from 0805 to 0603 per mechanical request.
	EC-A-13	25	12/19	CN5	Connect LCD connector shielding to GND for better EMI performance.
	EC-A-14	36	12/23	C679,Q35,Q36A, Q36B,R506,R510, R511,R519,R521	Delete redundunt schematic to save space for layout.
	EC-A-15	05	12/23	C708,C709,Q38, Q39,Q40,R569, R570,R571,R572, R573,R574,U53	Change thermal sensor.
	EC-A-16	29	12/23	R579,R580	Add IO_GND1 for LAN connector per EMI request.
	EC-A-17	26	12/24	R581,R582,R583, Q41,Q42	Change HP_DET schematic for better ESD protection and prevent floating
	EC-A-18	28	12/30	U54,D26,D27, C710	Add new schematic to prevent "POP" sound.
	EC-A-19	37	12/30	CN12	Add CN12 for 14" PCB due to mechanical design limit.
2009	EC-A-20	27	01/07	CN27	Change pin define of CN27 by intercept GND pin between differential pair per EMI request.



G-Note Montevina
Quanta Computer Inc.

Size B	Document Number EC list	Rev 2A
Date: Tuesday, March 03, 2009	Sheet 53 of 55	

2009	B stage	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
		EC-B-01	37	02/24	CN2	Delete CN2(extra right button/b connector)
		EC-B-02	30	02/24	CN19	Delete CN23 (extra ODD connector)
		EC-B-03	29	02/24	CN20	Swap PIN3 and PIN14 to correct the LED behavior.
		EC-B-04	3 21 35	02/26	C664,C665,C667, C672,C685,CN9, R488,R489,R491, R492,R494,R496, R515,U46,C324, C325,RP4,R293	Delete one minicard slot per customer request.
		EC-B-05	30	02/26	CN4	Reverse the pin define of KB connector for the conveninece of assembly.
		EC-B-06	33	02/26	R584	Insert 10 ohm resister(10_6) between FET and VDD(G-sensor) for Analog noise reduction.
		EC-B-07	03 10 13 14 17 22 23 24 25 27 28 29 30 31 32 36 39	02/27	C403,L2,L56,R322, R105,R113,R127,R131, R133,R142,R143,R151, R159,R16,R160,R167, R180,R186,R579,R261, R269,R329,R339,R355, R356,R214,R22,R252, R255,R267,R550,R278, R282,R284,R286,R294, R312,R314,R33,R332, R338,R340,R547,R351, R353,R354,R367,R377, R401,R402,R405,R415, R429,R435,R436,R454, R493,R502,R505,R514, R518,R522,R567,R568 R525,R529,R531,R534, R537,R580,R543,R545, R546,R9,R38,R65,RP3, RP4,RP5,RP6,RP7, R569,R48,R362,R92, R119,R32,R36,R444, R447,R485R162,R163, R189,R192,R200,R206, R216,R227,R237,R244, R548,R549,R551,R552, R553,R554,R60,R101, R102,R364,R201,R207	Delete redundant 0 ohm or change it to short pad in the circuit.



G-Note Montevina
Quanta Computer Inc.

Size B	Document Number EC list	Rev 2A
Date: Friday, March 13, 2009	Sheet 54 of 55	

2009	EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
B stage	EC-B-08	31	03/03	R486,R487	Add but no assembly
	EC-B-09	34	03/03	C501	Add
	EC-B-10	34	03/03	R585,R586	Disconnect SMB and change it to pull high 10K to 3VAUX
	EC-B-11	36	03/03	R523,R524	Change to 4.7K and pull high to 3VWLAN
	EC-B-12	36	03/03	R526,R528	Change to 4.7K and pull high to 3VWWAN
	EC-B-13	38	03/03	C684,D24,D25, R403,R562,R563, R564,U49	Change RFID IC package to TSSOP.
	EC-B-14	28	03/04	C711,C712	Reserve 1u capacitor between L+,L- and R+,R- for EMI
	EC-B-15	22	03/04	R223,R224, R239,R250	Change board ID for SIT stage.
	EC-B-17	28	03/06	R272,R273,R274, R275	Add R272,R273,R274,R275 for EMI
	EC-B-18	26	03/06	D21	
	EC-B-19	25 32	03/12	F3,F4,F5	
	EC-B-20	37	03/09	C713,C714,C715, C716,C717,C718, C719,C720	Add capacitor for EMI
	EC-B-21	03	03/09	R357,R323,R279	Due cpu clock already fix,so delete redundant parts.
	EC-B-22	31	03/10	R587,R588,R589, R590,R591,R592	Add EMI filter for RF
	EC-B-23	44	03/16	PD17	Assembly PD17 to correct VGA graphic power off sequence.
	EC-B-24	25	03/12	R593,C311,C312	Add bead for EMI
	EC-B-26	24	03/17	D14,D15,D16, D17,D18,D19, D20	Change CRT ESD protection from Switching Diode to Transient Voltage Suppressors.
	EC-B-27	22,39	03/30	R347	Change HDD_DETECT# connection from ICH9 to KBC
	EC-B-28	25,37 39	04/07	Q17,Q19,R169, R174,R175	Delete LOGO Led for cost down
	EC-B-29	25 39	04/07	R541,C309,Q13, Q14,R165,R166	Delete THINK light for cost down
	EC-B-30	27	04/08	R555,R556,R557	Fine tune battery and suspend LED brightness
	EC-B-31	29	04/10	U11,U15	Replace TVS between transformer and LAN IC for Hi-pot test



G-Note Montevina
Quanta Computer Inc.

Size B	Document Number EC list	Rev 2A
Date: Thursday, April 09, 2009	Sheet 55 of 55	