




## DDRII DUAL CHANNEL A,B.





+0.9VSMVTT [36]





[2,4,6,9,10,12,14,15,17,18,19,20,21,22,24,25,26,27,28,29,30,33,34,37]


	RP32	1 0 0 0	2 56X2	
[7,10] M_B_BS#1 M_B_A0		3	4	O+0.9VSMVTT
M B A1	RP33	1 222	2 56X2	ľ
M_B_A3		3	4	I
M_B_A8	RP36	1 222	2 56X2	I
M_B_A5		3 ~~~	4	I
		~ ~ ~		Ĭ
M_B_A4	RP37	1 1	2 56X2	<u>L</u>
M_B_A2		3	4	I
M_B_A12	RP41	1 ***	2 56X2	<u> </u>
M_B_A9		3 ~~~~	4	<b>↓</b>
M_B_A6 M_B_A7	RP40	1	2 56X2	ļ.
W_B_A/	RP44	3 ~~~~	4 5000	ļ
[6,10] M B CKE0	RP44	1	2 56X2	•
[7,10] M_B_BS#2		3 VVV	4	ļ
_	RP28		2 56X2	
[7,10] M_B_RAS#	IXI ZU	± ^^^	2 30AZ	†
[6,10] M_B_CS#0	RP27	1	2 56X2	Ť
[7,10] M_B_WE#	10.21	3 ~~~	4	Ť
[7,10] M_B_CAS# M_B_A10	RP31	1	2 56X2	Ť
		3 000	4	Ī
[7,10] M_B_BS#0		- FVVV		Ĭ
[6,10] M_A_CS#0	RP30	1 0 0 0	2 56X2	
		3	4	<u>I</u>
M_B_A13	RP24	1 ×××	2 56X2	<u>I</u>
[6,10] M_B_ODT0		3 ~~~	4	I
[6,10] M_B_ODT1 M_ODT3	RP21	1 ***	2 56X2	Ţ
[6,10] M_B_CS#1		3 ~~~~	4	<b>↓</b>
[C 40] M A CC#4	RP17	1 ***	2 56X2	ļ.
[6,10] M_A_CS#1 M_ODT1	DD45	3 ~~~~	2 56X2	<b>•</b>
[6,10] M_B_CKE1 M B A11	RP45	1 ***	2 56X2	<del> </del>
	RP46	3 ***	2 56X2	<u>†</u>
[6,10] M_A_CKE0	111 40	3 000	2 JUN2	<u>†</u>
[7,10] M_A_BS#2		<u>, ~~~</u>	4	,





M\_A\_A[14..0] [7,10]


























[27,30] PCIE\_WAKE#

SI datge: Add 100m

