Discrete/UMA Schematics Document Sandy Bridge Intel PCH 2011-01-04

REV: A00

DY :None Installed

UMA: UMA ONLY installed


DN15: ONLY FOR DN15 installed.


DQ15:ONLY FOR DQ15 installed.

PSL: KBC795 PSL circuit for 10mW solution installed.

10mW: External circuit for 10mW solution installed.

MUXLESS: MUXLESS solution installed. OPTIMUS: OPTIMUS solution installed.





מי פי	A B	D 6			
Name	rapping Huron River Schematic Checklist Schematics Notes	Rev.0	_7		
SPKR	Reboot option at power-up				
DI Idi	Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 10-kf[weak pull-up resistor.	th 8.2-1	s£[
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".				
GNT3#/GPI055 GNT2#/GPI053 GNT1#/GPI051	Mobile: Used as GPIO only				
	Enable Danbury: Connect to Vcc3 3 with 8.2-k? weak pull	-up res	istor.		
Disable Danbury Left floating, no pull-down required.					
Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor]					
	Disable Danbury Leave floating (internal pull-down)	Disable Danbury Leave floating (internal pull-down)			
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not	pull lo	. wc		
HAD DOCK EN#	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.				
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at	rising e	edge of RSMRST#.		
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at	rising e	edge of RSMRST#.		
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.				
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a lk +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.				
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board f circuits for analog rails.		for		
	1	USB	Table		
		Pair	Device		
PCIE R	couting	0	Touch Panel / 3G SIM		
		1	USB Ext. port 1 (HS)		
T A ATTE 1	Sand Dandon	2	Fingerprint		

Processor Strapping Huron River Schematic Checklist Rev.				
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1	
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0	
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11	
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de asser 0: PEG Wait for BIOS for training	tion	

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D5V_S0 1D5V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	so	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

LANE1	Card Reader
LANE2	Mini Card1(WLAN
LANE3	Mini Card2 (WWAN
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	Express Card

SATA	Table

)	SATA Table			
1	SATA			
Ш	Pair	Device		
	0	HDD1		
Ш	1	HDD2		
Ш	2	N/A		
Ш	3	N/A		
Ш	4	ODD		
Ш	5	ESATA		

Pair	Device	
0	Touch Panel / 3G SIM	
1	USB Ext. port 1 (HS)	
2	Fingerprint	
3	BLUETOOTH	
4	Mini Card2 (WWAN)	
5	CARD READER	
6	х	
7	х	
8	USB Ext. port 4 / E-SATA /U	BB CHARGER
9	USB Ext. port 2	
10	USB Ext. port 3	
11	Mini Card1 (WLAN)	
12	CAMERA	
13	Express Card	

	SMBus ADDRESSES				
	I ² C / SMBus Addresses	Ref Des	HURON RIVER ORB Address Hex Bus		
	EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
	EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA		
≅R	PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK		


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


A00 108


Table of Content


QUEEN 15


SSID = CPŬ Signal Routing Guideline: PEG ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG ICOMPI & PEG RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V_VTT CPU1A 1 OF 9 24D9R2F-L-GP PEG_ICOMPI J22 PEG_IRCOMP_R R401 1 PEG_ICOMPO J21 SANDY 19 DMI_TXN[3:0] >> Note: B27 PEG_RCOMPO H22 DMI_RX#0 B25 A25 Intel DMI supports both Lane DMI_RX#1 DMI_RX#2 PEG_RXNI0..151 PEG_RXN[0..15] 83 Reversal and polarity inversion K33 PEG_RXN15 M35 PEG_RXN14 L34 PEG_RXN13 DMI_RX#3 but only at PCH side. This is 19 DMI_TXP[3:0] >> PEG_RX#1 enabled via a soft strap. B28 PEG_RX#2 PEG_RXN12 B26 .135 DMI RX1 PEG_RX#4 PEG_RX#5 PEG_RX#6 PEG_RX#6 PEG_RX#6 PEG_RX#3 A24 DMI DMI_RX2 B23 DMI_RX3 19 DMI_RXN[3:0] << G21 G33 DMI TX#0 E22 DMI_TX#1 F21 D21 DMI_TX#2 DMI_TX#3 PEG_RX#9
PEG_RX#10
PEG_RX#10 PEG_RX#10 PEG_RX#11 PEG_RX#12 PEG_RX#13 PEG_RX#14 PEG_RX#14 19 DMI_RXP[3:0] << G22 DMI TX0 D22 DMI_TX1 DMI_TX2 F20 C21 PEG_RX#15 C32 PEG_RXN \ddot{c} PEG_RXP[0..15] PEG_RXP[0..15] 83 PEG_RX0 J33 PEG_RXP16
PEG_RX1 L35 PEG_RXP14
PEG_RX2 PEG_RX2 H35 PEG_RXP12
PEG_RX4 H32 PEG_RXP11
PEG_RX4 G34 PEG_RXP11 RAPHI 19 FDL_TXN[7:0] < H19 FDIO_TX#0 PEG_RX4 PEG_RX5 G34 G31 Note: E19 FDIO_TX#2 Intel FDI supports both Lane F18 FDIO TX#3 PEG RX6 PEG_RX7 F33 B21 ਲ Reversal and polarity inversion FDI1_TX#0 FD PEG_RX7
PEG_RX8
PEG_RX9
PEG_RX9
PEG_RX9
PEG_RX10 C20 FDI1 TX#1 but only at PCH side. This is D18 FDI1_TX#2 enabled via a soft strap. F17 PEG_RX10 F32 F32 FDI1_TX#3 NOTE. If PEG is not implemented, the RX&TX pairs can be left as No Connect 19 FDI_TXP[7:0] < FDI0_TX0 G19 E20 Ø FDI0_TX1 FDI0_TX2 PEG Static Lane Reversal >>> PEG_TXN[0..15] 83 EXPRES **e**1 G18 FDI0_TX3 FDI1_TX0 PEG_TX#0 M29 PEG_C TXN15
PEG_TX#1 M32 PEG_C TXN14
PEG_TX#2 M31 PEG_C TXN14
PEG_TX#3 132 PEG_C TXN12
PEG_TX#3 129 PEG_C TXN12 C401 C402 SCD22U10V2KX-1GF SCD22U10V2KX-1GF B20 C19 FDI1_TX1 Int PEG_TXN13 PEG_TXN12 SCD22U10V2KX-1GI SCD22U10V2KX-1GI D19 FDI1 TX2 SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF SCD22U10V2KX-1GF PEG_IX#3 PEG_TX#4 PEG_TX#5 PEG_TX#6 PEG_TX#6 PEG_TX#7 PEG_TX#7 PEG_TX#8 PEG_TX#8 PEG_TX#8 PEG_TX#9 PEG_TX#9 PEG_TX#10 PEG_TX#10 PEG_TX#10 PEG_TX#10 PEG_TX#11 19 FDI_FSYNC0 19 FDI_FSYNC1 FDI0_FSYNC Note: J17 FDI1_FSYNC Lane reversal does not apply to 19 FDI INT H20 FDI sideband signals. FDI INT SH FDI0_LSYNC FDI1_LSYNC 19 FDL LSYNCO SCD22U10V2KX-1G SCD22U10V2KX-1G 19 FDI_LSYNC1 H17 Д PEG_TX#12 F27 SCD22U10V2KX-1GI SCD22U10V2KX-1GI 0719 Modify PEG_TX#12 D28 PEG_C TXN2
PEG_TX#13 F26 PEG_C TXN1 PEG_TXN2 un-stuff R403 base on Intel James feedback list. PEG_TX#14 F26 F25 24D9R2F-L-GP PEG_TX#15 PEG TXPI0..151 R402 1 A18 EDP_COMPIO 1D05V VTTO-→>> PEG_TXP[0..15] 83 M28 PEG C TXP1
M33 PEG C TXP1
M30 PEG C TXP1 ______A17 eDP_HPD B16 EDP ICOMPO PEG TX0 PEG_TX1 PEG_TX2 C420 C421 C422 C423 PEG_TX2 PEG_TX3 L28 PEG_C_TXP1 SCD22U10V2KX-1GI SCD22U10V2KX-1GI PEG_TX4 K30
PEG_TX5 K30 × C15 EDP_AUX SCD22U10V2KX-10 SCD22U10V2KX-10 EDP_AUX# PEG_TX5 PEG_TX6 PEG_TX7 PEG_C_TXP9 J29 PEG_C_TXP8 J27 PEG_C_TXP7 Signal Routing Guideline: Д C423 C424 C425 C426 C427 C428 C429 C430 SCD22U10V2KX-1G SCD22U10V2KX-1G SCD22U10V2KX-1G SCD22U10V2KX-1G SCD22U10V2KX-1G EDP ICOMPO keep W/S=12/15 mils and routing × C17 length less than 500 mils. EDP_TX0 H28 PEG C TXP C F16 PEG_TX9
PEG_TX10
PEG_TX11
PEG_TX12
PEG_TX12
PEG_TX14
PEG_TX14
PEG_TX14
PEG_TX15
PEG_TX15
PEG_TX16
PEG_TX16
PEG_TX170
PEG_TX10
PEG FDP TX1 PEG TX9 EDP COMPIO keep W/S=4/15 mils and routing C16 EDP_TX2 length less than 500 mils. G15 EDP_TX3 SCD22U10V2KX-1GF SCD22U10V2KX-1GF XC18 EDP_TX#0 X E16 EDP_TX#1 EDP_TX#1 EDP_TX#2 EDP_TX#3 C431 C432 SCD22U10V2KX-1GF SCD22U10V2KX-1GF PEG_TX15 NOTE. (GP) Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort. SANDY SKT-BGA989C470395-1H180 62.10055.421 2nd = 62.10040.771 Stuff to disable internal graphics A00 0103 add 3rd foxcon CPU1 at XBuild batch run function for power saving. 3rd = 62.10055.321Select a Fast FET similar to 2N7002E whose rise/ fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k£[pull-Up resistor on the motherboard. Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CPU (PCIE/DMI/FDI) **QUEEN 15** A00
















































































Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Size
Card Reader-RTS5138


Size
A00


Date: Tuesday, January 04, 2011


Sheet 32 of 108


0R0402-PAD-2-GP



















For actual location, need to be swap all pin


Close to Batt Connector





0930 X01 Modify: Change D3901-D3903 main source to 83.00099.Tll for 83.BAV99.Dll shortage issue.































SSID = PWR.Plane.Regulator_1D8V_S0





















SSID = VIDEO


LCD POWER for ROSA

















SSID = User.Interface (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. ITP/Fan Connector

Document Number Rev **A00** A3 QUEEN 15

Date: Tuesday, January 04, 2011

SSID = SATA


1123 X02 Modify: stuff EC5601 180pF from RF

> EC5601 SC180P50V2JN-1GP

fine tune result.


3D3V_S0


SATA HDD Connector



ODD Connector

0629 Modify:
Move All of 0.01uF cap closed to ODD
connector base on Layout guideline.







SSID = ESATA

USB CHARGER

1122 X02 Modify: Change TR5701CM choke to 69.10103.041 and un-stuff R5718,R5719 from EMC Neo Suggestion. 1123 X02 Modify: Change R5718,R5719 to 0603 from 0402.





Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

A00

ESATA


QUEEN 15

Document Number

Date: Tuesday, January 04, 2011

SSID = AUDIO

Speaker Connector



MB CON	IN. (WIRE)
Pin 4	AUD_SPK_L-C
Pin 3	AUD_SPK_L+C
Pin 2	AUD_SPK_R-C
Pin 1	AUD_SPK_R+C

0913 X01 Modify: Change SPK1 to 20.F0772.004 from 20.F1647.004 from Double updated. 0914 X01 Modify: Re-assign SPK1 pin define base on Roy updated excel file for 20.F0772.004

<Core Design>



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.


CDEA	KED	COMM	
JPEA	NEK	CONN	


Document Number Rev A00 **QUEEN 15** Date: Tuesday, January 04, 2011

TPAD14-GP AFTP5801


TPAD14-GP AFTP5802 1 AUD SPK R- C
TPAD14-GP AFTP5804 1 AUD SPK R- C
TPAD14-GP AFTP5804 1 AUD SPK R- C


















Finger Printer Connector

0707 Modify:
Add FP_DET# signal on FP1 pin1.
0715 Modify:
Add FP_DET# signal on FP1 pin1.
0806 Swap pin.
0810 Change to 4 pin.
0827 Change to 6 pin. 1123 X02 Modify: Add C6402 0.1uF,C6403 180pF and stuff C6401 47pF from RF fine tune result. 3D3V_S0

FP1	MB CONN.(FFC)		
7 -	Pin1	NC	
× 1 = 1	Pin2	GND	
× 3 DN15	Pin3	NC	
5 6 9	Pin4	Biometric_USBPN	
	Pin5	Biometric_USBPP	
ACES-CON6-13-GP	Pin6	3D3V_\$0	
20.K0320.006 2nd = 20.K0382.006		-	





Change FP1 connector part number to 20.K0320.004 base on ME EMN and DXF.

0630 Modify:

Change FP1 connector part number to 20.K0320.006 base on ME EMN and DXF. 0707 Modify:

Reassign Figer print pin define base on EXCEL FILE. 0713 Modify:


Reassign Figer print pin define base on EXCEL FILE. Removed FP_DET# on FP1.


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


RESERVED Number QUEEN 15


A00


Date: Tuesday, January 04, 2011











DN15


0624 Modify: Change KB Backlight control all of related

circuit component column to VOSTRO from DY.

0708 Modify: R6904 change to 51K 0402 from 100ohm for KB_LED_BL_DET to PCH GPIO. updated KBLIT1 pin define base on KB_DATA_SHEET.

18 KB_LED_BL_DET <<

27 KB_BL_CTRL >>>-



Q6901 P8503BMG-GP DN15


R6901 100KR2J-1-GP

DN15

(D)

GP84.P8503.031 2nd = 84.03404.C31

2nd = 20.K0613.004



TouchPad Connector

0715 Modify: Add R6908,R6909 for TPAD1 co-lay power option.



Change TPAD1 power source to 3D3V_S0 from 5V_S0 base on DELL latest spec A02.

0630 Modify: Change TPAD1 part number to 20.K0320.006 base on ME updated EMN&DXF. 0712 Modify:

TOUCH PAD DATASHEET.


TOTICH DAD DATASHEET

0713 Modify: Change TPAD1 pin define to follow

KB DET#.CAP LED | SN is mean small with numpad

Change TPAD1 part number to 20.K0320.004 from 20.K0320.006.





AFTP73 ₩

AFTP74

AFTP75

MB CONN.	(FFC)
Pin 4	TP_VDD
Pin 3	TPCLK
Pin 2	TPDATA
Pin 1	GND

SKEW	OPTION1	OPTION2	PIN	Feature	REMARK
DQ13	C12S		30		S is mean small
DN13	C12S	C12SB	30/25	Backlight	SB is mean small with backlight
DN15	C12s	C12SB	30/25	Backlight	

MB CONN. (FFC)		
Pin 1	+5V_KB_BL	
Pin2	KB_LED_DET_C	
Pin3	NC	
Pin4	KB BL CTRL#	


D015

C12SN


0901 X01 Modify: Change KBLIT1 to 20.K0320.004 from 20.K0218.004 base on ME updated X01 DXF&EMN. Re-assign KBLIT1 pin define sync with DQ15_NV. 0914 XO1 Modify: Add 2nd source 20.K0382.004 on KBLIT1 base on updated connector list. 0923 X01 Modify: Change KBLIT1 part number to 20.K0589.004 and re-assign pin define base on Roy updated.

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Key Board/Touch Pad A00


QUEEN 15





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Hall Sensor QUEEN 15
Date: Tuesday, January U4, 2011 A00




A00 1229 DB1 change to ZZ.00PAD.Y41(solder kmask type) and keep un-stuffat X-Build stage










PII	TYPE 🔻	FUNCTION -	RTS5138 NET ▼	
Pl	SD	SD-CD	SP6	
P2	SD	SD-WP	SP1	
P3	SD	SD-DAT1	SP3	
P4	SD	SD-DAT0	SP4	
P5	MMC_PLUS	MMC-DATA7	SP5	
P6	MemoryStick	MS-GND	GND	
P 7	SD	SD-GND	GND	
P8	MMC_PLUS	MMC-DATA6	SP7	
P9	MemoryStick	MS-BS	SP14	
P10	SD	SD-CLK	SP8	
P11	MemoryStick	MS-DATA1	SP12	
P12	MemoryStick	MS-DATA0	SP9	
P13	SD	SD-VCC	3D3V CARD S0	
P14	MemoryStick	MS-DATA2	SP8	
P15	SD	SD-GND	GND	
P16	MemoryStick	MS-INS	SP2	
P17	MMC_PLUS	MMC-DATA5	SP9	
P18	MemoryStick	MS-DATA3	SP5	
P19	SD	SD-CMD	SP10	
P20	MemoryStick	MS-SCLK	SP1	
P21	MIMC PLUS	MMC-DATA4	SP11	
P22	MemoryStick	MS-VCC	3D3V CARD S0	
P23	SD	SD-DATA3	SP12	
P24	MemoryStick	MS-GND	GND	
P25	SD	SD-DAT2	SP13	
	475	SD-WP COM		
P26	SD	/SDIO GND	GND	
P27	SD-CD COM		CINID	
127	SD	/SDIO GND	GND	
#1	XD	XD-CD	XD_CD#	
#2	XD	XD-R/B	SP1	
#3	XD	XD-RE	SP2	
#4	XD	XD-CE	SP3	
#5	XD	XD-CLE	SP4	
#6	XD	XD-ALE	SP5	
#7	XD	XD-WE	SP6	
#8	XD	XD-WP-IN	SP7	
#9	XD	XD-GND	GND	
#10	XD	XD-D0	SP8	
#11	XD	XD-D1	SP9	
#12	XD	XD-D2	SP10	
#13	XD	XD-D3	SP11	
#14	XD	XD-D4	SP12	
#15	XD	XD-D5	SP13	
#16	XD	XD-D6	SP14	
#17	XD	XD-D7	XD-D7	
#18	XD	XD-VCC	3D3V_CARD_S0	
#19	XD	XD-GND	GND	
<co< td=""><td>re Design></td><td></td><td></td></co<>	re Design>			
	—	Wistron (Cornoration	


20.10129.001




1122 X02 Modify: Change TR7501 CM choke to 69.10103.041 and un-stuff R7501,R7502 from EMC Neo Suggestion. Change R7501,R7502 to 0603 from 0402.




AFTE14P-GP AFTP107		
AFTEI4P-GP AFTP10 0 1 303V 50 AFTEI4P-GP AFTP10 0 1 105V 50 3 R AFTEI4P-GP AFTP10 0 1 USB PN13 R AFTEI4P-GP AFTP10 0 1 USB PN13 R AFTEI4P-GP AFTP10 0 1 USB PN13 R AFTEI4P-GP AFTP10 0 1 USB DN13 R AFTEI4P-GP AFTP10 0 1 SMB CLK AFTEI4P-GP AFTP10 0 1 SMB DATA AFTEI4P-GP AFTP10 0 1 PM SLP S3#	F14P-GP AETD107	3D3V_S5
AFTE14P-GP AFTP ₩ 0 1 105V SD AFTE14P-GP AFTP ₩ 0 1 USB PN13 R AFTE14P-GP AFTP ₩ 0 1 USB PN13 R AFTE14P-GP AFTP ₩ 0 1 CLK PCIE NEW REQ# CON AFTE14P-GP AFTP ₩ 0 1 SMB CLK AFTE14P-GP AFTP ₩ 0 1 SMB DATA AFTE14P-GP AFTP ₩ 0 1 PM SLP S3#		3D3V S0
AFTE149-QB AFTP1 0 1 USB PN13 R AFTE1419-QB AFTP1 0 1 USB PN13 R AFTE1419-QB AFTP1 0 1 CLK PCIE NEW REQ# CON AFTE1419-QB AFTP1 0 1 SMB CLK AFTE1419-QB AFTP1 0 1 SMB DATA AFTE1419-QB AFTP1 0 1 PM SLP S3# AFTE1419-QB AFTP1 0 1 PM SLP S3# AFTE1419-QB AFTP1 0 1 PM SLP S3# AFTE1419-QB AFTP1 0 1 PLT RST#	E14P GP AFTP	1D5V S0
AFTE14P-09 AFTP (6) — USB PP13 R AFTE14P-09 AFTP (6) — C.K. PCIE NEW REQ# CON AFTE14P-09 AFTP (6) — SMB CLK AFTE14P-09 AFTP (6) — SMB CLK AFTE14P-09 AFTP (6) — 1 — SMB DATA AFTE14P-09 AFTP (6) — 1 — PM SLP S3# AFTE14P-09 AFTP (6) — 1 — PM SLP S3# AFTE14P-09 AFTP (6) — 1 — PLT RST#	THE OF AFTERNOO	USB PN13 R
AFTE14P-OF AFTPH 0 1 CLK PCIE NEW REQ# CON AFTE14P-OF AFTPH 0 1 SMB CLK AFTE14P-OF AFTPH 0 1 SMB DATA AFTE14P-OF AFTPH 0 1 PM SLP S3# AFTE14P-OF AFTPH 0 1 PM SLP S3# AFTE14P-OF AFTPH 0 1 PM SLP S4# AFTE14P-OF AFTPH 0 1 PM SLP S4# AFTE14P-OF AFTPH 0 1 PM SLP S4# AFTE14P-OF AFTPH 0 1 PLT RST#	E14P-GP AFTP1-10	
AFTEI4P-OF AFTPH (0) SMB CLK AFTEI4P-OF AFTPH (0) SMB DATA AFTEI4P-OF AFTPH (0) SMB DATA AFTEI4P-OF AFTPH (0) PM SLP S3#	=14P-GP AFTP1(1) (6)	
AFTE14P-GP AFTP1% 0 1 SMB DATA AFTE14P-GP AFTP1% 0 1 PM SLP S3# AFTE14P-GP AFTP1% 0 1 PM SLP S4# AFTE14P-GP AFTP1% 0 1 PLT RST#		
AFTE14P-GP AFTP1 (6) 1 PM SLP S3# AFTE14P-GP AFTP1 (6) 1 PM SLP S4# AFTE14P-GP AFTP1 (6) 1 PLT RST#		
AFTE14P-GP AFTP1% 0 1 PM SLP S4# AFTE14P-GP AFTP1% 0 1 PLT RST#		
AFTE14P-GP AFTP1% 0 1 PLT_RST#	Ē14P-GP AFTP1 등 (Õ)—	
AFTET4F-GF AFTPT= (0)	Ē14P-GP AFTP1∰ ॅŏ—	
AETELAR CRAFTPAN X 1 CLK PCIE NEW# C	E14P-GP AFTP1 🗸 🍆	
	E14P-GP AFTP1(1) 6-	
AFTE14P-GP AFTP1 0 1 CLK_PCIE_NEW_C	F14P-GP AFTP1	CLK_PCIE_NEW_C
AFTE14P-GP AFTP120 6 1 PCIE_TXN8_CON	F14P-GP AFTP130	PCIE_TXN8_CON
AFTE14P-GP AFTP120 0 1 PCIE TXP8 CON	E14B CB AFTBAM	PCIE TXP8 CON
		PCIE RXN8 CON
		PCIF RXP8 CON
		PCIE WAKE# CON
AFTE14P-GP AFTP1 6 1 PCIE_WAKE#_CON	=14P-GP AF IP1-1 (0)	TOIL_TTTTLEOOT
(V)	(20)	
αΨ	ଔହ	










0913 X01 Modify:
Add R7503,R7504 and reserved EC7501,EC7502 on
CLK PCIE NEW &CLK_PCIE_NEW# for EMC suggestion.
0921 X01 Modify:
0921 X02 Modif












SSID = User.Interface





Note


- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.






























Frame Buffer Patition B Lower 32 bits.



Wistron Corporation
21F, 88, Sec.1, Hsin TailWü Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM(3/4)

Size

Document Number


QUEEN 15

Rev
A00

Date: Tuesday January 04, 2011

Sheet 90 of 108


Frame Buffer Patition B Upper 32 bits. 1D5V_VGA_S0 FBRAM7 ⟨⟨ ⟩⟩ FBBD[32..63] 84 1D5V_VGA_S0 E3 |FBBD4 K8 VDD K8 K2 N1 F7 FB VDD VDD DQL0 DQL1 VDD VDD DQL1 DQL2 K2 F7 ₁FB F8 F H3 F N1 R9 F2 F8 R9 B2 DQL2 DQL3 DQL4 DQL5 VDD VDD DQL3 DQL4 VDD D9 G7 1D5V_VGA_S0 N9 НЗ H8 VDD VDD DQL5 DQL6 VDD VDD D9 G7 H8 G2 G2 H7 IFBE VDD DQL6 DQL7 R1 H7 1D5V_VGA_S0 N9 DQL7 D7 D7 C3 FBBD5 DQU0 DQU1 VDDQ VDDQ DQU1 DQU2 __A1___C1___C9 C3 C8 C2 VDDQ A1 C1 VDDQ VDDQ DQU2 DQU3 VDDQ VDDQ DQU3 DQU4 A7 0730 swap pin C9 D2 D2 E9 A2 B8 VDDQ VDDQ DQU4 VDDQ VDDQ 0730 swap pin A2 DQU5 DQU6 E9 F1 0802 swap pin VDDQ VDDQ VDDQ VDDQ DQU6 DQU7 H9 DQU7 H2 - FBBDQSP7 84 0730 swap pin VDDQ FBBDQSP6 84 0730 swap pin DOSH VDDQ H1 VREFDQ L8 VREFDQ VREFCA VREFCA FBBDQSN5 84 DQSL DQSL# 2 R9105 1FBB ZQ2 Optimus Optimus ODT K1 FBB_CMD_19 < < < FBB_CMD_19 84 84,90 FBB_CMD_9 84,90 FBB_CMD_24 84,90 FBB_CMD_10 N3 P7 84,90 FBB_CMD_9 84,90 FBB_CMD_24 P7 A1 P3 A1 N2 A3 CS# 012 FBB CMD 18 84 RESET# 012 FBB CMD 20 FBB CMD 20 84,90 N2 A3 P8 A4 P2 A5 R8 A6 RESET# A2 84,90 FBB_CMD_13 84,90 FBB_CMD_26 84,90 FBB_CMD_26 84,90 FBB_CMD_22 P8 P2 A5 17 × 0729 - - 11 × 19 × J1 × 84,90 FBB_CMD_22 84,90 FBB_CMD_21 84,90 FBB_CMD_21 84,90 FBB_CMD_5 NC#T7 NC#L9 NC#L1 NC#J9 R0 R2 A7 T8 A8 R3 L7 A9 L7 A10/AP R8 R2 NC#L9 NC#L1 84,90 FBB_CMD_5 84,90 FBB_CMD_8 84,90 FBB_CMD_8 84,90 FBB_CMD_23 T8 T8 A8 A9 NC#J9 84,90 FBB_CMD_23 84,90 FBB_CMD_28 84,90 FBB_CMD_28 84,90 FBB_CMD_4 NC#J1 L7 A10/AP R7 A11 R7 A11 NC#J1 NZ A12/BC# 84,90 FBB_CMD_4 T3 A12/1 N7 A12/BC# VSS J8 VSS M1 84 FBB CMD 14 0729 M7 NC#M7 VSS VSS A13 X M7 A13 NC#M7 M1 M9 M9 J2 VSS M9 VSS J2 VSS VSS 84,90 FBB_CMD_29 84,90 FBB_CMD_6 VSS VSS VSS VSS M3 VSS VSS VSS VSS B3 VSS VSS VSS VSS A9 Optimus^{R9103} A9 T9 FBB CLK1 K7 CK# 84 FBB CLK1# VSS K9 CKE VSS 84 FBB_CMD_16 >> \(\frac{FBB_CMD_16}{} \) VSSQ VSSQ VSSQ F9 VSSQ VSSQ 0730 swap pin 84 84 VSSQ VSSQ VSSQ D8 D1 VSSO 84,90 FBB_CMD_25 84,90 FBB_CMD_15 84,90 FBB_CMD_11 VSSQ VSSQ L3c WE# K3c CASi K3 VSSQ VSSQ CAS# **Optimus** RAS# Optimus H5TQ2G63BFR-11C-GP H5TQ2G63BFR-11C-GP 72.52G63.A0U 72.52G63.A0U 2nd = 72.41164.I0U 2nd = 72.41164.I0U PCB Footprint = BGA96D0913H48 PCB Footprint = BGA96D0913H48 1112 XO2 Modify: All of VRAM PCB footprint change to CO-LAY type (DUMMY-BGA96D075133H48) from BGA96D0913H48 1112 X02 Modify: All of VRAM PCB footprint change to CO-LAY type (DUMMY-BGA96D075133H48) from BGA96D0913H48 R9104 1K05R2F-GP Optimus **@** Optimus C9102 1K05R2F-GP Optimus © SCD01U50V2KX-1GP **© Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. VRAM(4/4) **QUEEN 15** A00




(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. LVDS_Switch A00 108 QUEEN 15
Date: Tuesday, January 04, 2011

(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CRT_Switch A00 108 OUEEN 15


SSID = SDIO (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **TOUCH PANEL** A00 QUEEN 15
January 04, 2011





Huron River Platform Power Sequence (AC mode) red word: KBC GPIO Within logic high level and disable if 3D3V_AUX_S5 it is less than the logic low level. KBC GPIO34 control power on by 3V_5V_EN +5VA_PCH_VCCSREFSUS KBC GPIO43 to PCH PCH to KBC GPIO00 KBC GPO84 to PCH Press Power button Platform to KBC PSL_IN2 KBC GPIO20 to PCH PCH to KBC GPIO44 PCH to KBC GPI001 PM_SLP_S3# KBC GPIO23 to LAN Enable by PM_SLP_S4# 1D5V_S3 0D75V_S0 1D8V_S0 & 1D5V_S3 power ready 1.05VTT_PWRGD 0D85V_S0 TPS51461RGER PGOOD CPU SVID BUS VCC_GFXCORE S ISL95831 PGOOD to system KBC GPIO77 to PCH This signal represents the Power Good for all the non-CORR and non-graphics power rails. PCH to CPU PCH to CPU 1ms< T35 <100ms PCH to all system N12P-GE Power-Up/Down Sequence RT8208 PGOOD 1D5V_VGA_S0(FBVDDQ) IV-FBVDDQ >0ms VGA_CORE,1V_VGA_S0 1D5V VGA S0.3D3V VGA S0 Last rail to power down For power-down, reversing the ramp-up sequence is recommended.














Thermal Block Diagram



Audio Block Diagram






				1				
VERSION	DATA	PAGE	Change Iteam		VERSION	DATA	PAGE	Change Iteam
	08/25	14	SWAP SA0_DM1 and SA1_DIM1 each other for DM2 can't boot up issue.			09/06	15	DM1 2nd=62.10017.Q31, 3rd=62.10017.K01.
	08/29	28	Change U2802 Main source to 74.00991.031, 2nd 74.02793.A31,3rd 74.05606.071			09/06	14	DM2 2nd=62.10017.P31, 3rd=62.10017.K11.
	08/29	61	Add 2nd 77.C1071.20L on TC6101.			09/07	68	Add 2nd source 20.K0343.004 on PWRBTN1& PWRBTN2 base on updated connector list.
	08/29	64	Re-assign FP1 pin define.			09/07	69	Add 2nd source 20.K0343.004 on KBLIT1 base on updated connector list.
	08/29	71	Un-stuff Debug port connector(DB1) on X01.			09/07	82	Add 2nd source 20.F0085.040 on CRTBD1 base on updated connector list.
	08/29	37	Change U3701 pin2 to RUNPWROK from 0D75V_EN. Reserved R3717 0ohm between PM_DRAM_PWRGD and VDDPWRGOOD_R.			09/07	64	Add 2nd source 20.K0382.006 on FP1 base on updated connector list.
	08/29	37	Change R2724 to 20K 0402 from 10K for X01 stage.	1		09/07	75	Add 2nd source 20.K0382.026 on NEW1 base on updated connector list.
	08/29	40	Change 3D3V_AUX_S5 to 3D3V_AUX_KBC to avoid leakage Voltage to 3D3V_AUX_KBC under DC mode.			09/07	4~10	Updated CPU1 footprint to SKT-BGA989C470395-1H180 from SKT-BGA989C470395-1H186 base on data base updated.
	08/31	51	HDMI1 change to 22.10296.311 from 22.10296.271					Add 2nd source 62.10040.771 on CPU1 base on updated connector list.
	08/31	28	FAN1 change to 20.F0772.003 from 20.F1639.004			09/07	75	Change CARD1 to 20.I0129.001 from 62.10051.931 from ME double updated latest DXF&EMN on X01.
	08/31	57	E-SATA1 change to 22.10321.W11 from 22.10290.141			09/07	93	PQ9308 change name to PQ9311.
	09/01	41	PU4104 and PU 4105 horizontally mirror.			09/07	ALL	Change all of single 2N7002 to 84.2N702.J31 from 84.2N702.D31 due to 84.2N702.D31 will EOL.
	09/01	83	R8305 Change to 30K ohm.			09/07	28	Change U2801,U2803 to 74.02800.A71 from 74.02800.071 from vender updated parts. Change R2803&R2817 to 107K from 499K,R2804&R2818 to 226K from 102K base on updated ADJ Table.
	09/01	97	H1, H5, H13, H7 and H15 change to ZZ.00PAD.J91 from ZZ.00PAD.D01.					
	09/01	56	HDD1 add 2nd=62.10065.121.			09/08	18, 22	Change FFS_INT2_R from PCH GPIO48 to GPIO14 Keep PCH_GPIO5 PH R2201,PCH_GPIO48 PH R2220. Add R1818.
	09/01	79	U7901 change main source to 74.00351.0B3.			09/08	82	1.Rename IOBD1 pin20,22,26,28 to IOBD1_20,22,26,28 from PCIE_TXN5,PCIE_TXP5,PCIE_RXP5,PCIE_RXN5. 2.Add RN8207,RN8208 for optional USB3.0 PCIE or USB2.0 signal.
X01	09/01	42	PR4226 change to 5.62K ohm.					
	09/01	45	PTC4502 change to 79.3971V.30L.		X01	09/08	18	Reserved USBP9-USBP10 to IOBD1 pin20,22,26,28.
	09/03	61	U6101 add 2nd=74.00547.079.			09/08	37	Stuff Q3704,R3710; un-stuff R3716. U3701 pin2 change to 1.05VTT_PWRGD from RUNPWROK.
	09/03	49	U4901 add 2nd=74.09724.09F.			09/08	20	DY R2002.
	09/03	40	PU4002 and PU4003 add 2nd=84.P1403.B37.			09/08	47	Mount PC4710.
	09/03	24	L2401,L2402,L2403 add 2nd=68.10090.10B.			09/08	98	Update N12P power sequence.
	09/03	27	DY C2713. Add C2722.			09/09	82	R8201, R8202 and R8203 change to 62 ohm.
	09/03	47	Add PR4702			09/10	45	Change PL4501 to 68.2R210.20C from IND-D56UH-27-GP base on Brian updated.
	09/03	22	Change FFS_INT2_R from PCH GPIO48 to GPIO15 Removed R2220 and change R2201 default pull up to pull down.			09/10	41	Change PL4101,PL4102 to 68.2R210.20B from 68.2R210.20Q base on Brian updated.
						09/10	82	Rename IOBD1 pin14 to IOBD1_14 from USB30_SMI#. Add R8207 for USB20 USB_OC#10_11
	09/06	20	X2001 add 3rd=82.30020.A31.					Add R8206 for USB30 USB30_SMI# Add R8208 for USB20 USB signal.
	09/06	56	U5601 add 2nd=74,02191,079.					Add R8207 for USB30 PCIE signal.
	09/06	93	PU9303 add 2nd=74.05930.03D.			09/10	49	Add TPNL1 for touch panel solution 4pin connector. Change LCD1 to 20.F1816.030 for 30pin
	09/06	37	U3701 add 2nd=73.7SZ08.DAH.					Re-assign LCD1 pin define base on Roy updated cable pin define list.
	09/06	23	Add 2nd and 3rd for L2301.			09/10	51	Change HDMI1 part number to 22.10296.331 from 22.10296.311 base on ME Double updated.
	09/06	23	R434 change name to PR9321. Add PC9324 and PR9319 for soft start.					<core design=""></core>
	09/06	61	TC6101=80.10715.B1L, 2nd=77.C1071.21L, 3rd=77.C1071.20L.					
	09/06	56	ODD1 add 2nd and 3rd source. HDD1 add 3rd source.					Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
	09/06	49	LCD1 add 2nd source.					Title Change History
	09/06	69	TPAD1 add 2nd.					Size A3 Document Number Rev A00
		5	4		3			Date: Tuesday, January 04, 2011 Sheet 103 of 108

VERSION	DATA	PAGE	Change Iteam
	09/13	83	Change X8501 to 82.30034.641;2nd 82.30034.651;3rd 82.30034.681 from sourcer suggestion.
	09/13		Change KBLIT1, PWRBTN2 and TPAD1 2nd source from 20.K0343.004 to 20.K0382.004.
	09/13	47	Change 1.8V power solution.
	09/14	82	Change R8201-R8203 to 470ohm from 100ohm. Add RN8209 PH 5V_S5 on MEDIA_LED1~3# for PWM OD mode.
	09/14	40	Add 2nd source 84.04835.H37 on PU4002,PU4003 base on Brian updated 2nd source excel file.
	09/14	58	Change SPK1 to 20.F0772.004 from 20.F1647.004 from Double updated.
	09/14	51	Add R5101~R5108and reserved TR5101~TR5104 on all of HDMI differential pair for EMC suggestion. Rename HDMI1 CONN NET name.
	09/14	29	Add R2920,R2921 and reserved EC2901,EC2902 on AUD_DMIC_CLK &AUD_DMIC_IN0 for EMC suggestion.
	09/14	75	Add R7503,R7504 and reserved EC7501,EC7502 on CLK_PCIE_NEW &CLK_PCIE_NEW# for EMC suggestion. Rename NEW1 pin24,25 to USB_PP13_R&USB_PN13_R. Rename NEW1 pin8,9 to CLK_PCIE_NEW_C&CLK_PCIE_NEW#_C
	09/14	20	Reserved EC2004,EC2005 on CLK_PCIE_NEW &CLK_PCIE_NEW# for EMC suggestion.
	09/14	49	Reserved EC4910-EC4915 on LVDS signal for EMC suggestion.
	09/15	58	Re-assign SPK1 pin define base on Roy updated excel file for 20.F0772.004
	09/15	51	Add 2nd source 22.10296.311 on HDMI1 from updated connector list.
	09/15	68	Add 2nd source 20.K0382.004 on PWRBTN1& PWRBTN2 base on updated connector list.
X01	09/15	82	Re-assign CRTBD1 pin define base on EMC suggestion.
	09/15	49	Change BLON_OUT_C to pin 15 and pin 4 to NC on LCD1.
	09/15	28, 51,82	Add test point for WKS AFTE request.
	09/15	All	ADD 2nd source follow Power team suggestion.
	09/15	92, 93	Modify PR9318 and PR9228 power source from 3D3V_AUX_S5 to 3D3V_S5.
	09/15	86	Reserve Q8602, C8603 and R8606 for VGA over temp.
	09/15	20	RN2005 swap net.
	09/15	19	RN2005 swap net.
	09/15	48	Change PR4809 to 10K from 100K PH power source change to 3D3V_S0 from S5.
	09/15	82	Re-assign CRTBD1 pin define base on EMC suggestion.
	09/15	97	Reserved EC9701~EC9723 0.1uF for RF suggestion.
	09/15	41	Un-stuff PU4101,PD4105,PR4124, PR4125,PR4101 at X01 stage for 5mW issue.
	09/15	69	un-stuff R6907 and stuff R6905,Q6902,R6906 for 5V drive CAP LED.
	09/17	82	Change IOBD1 part number to 20.F1849.080 base on Double updated latest DXF&EMN.
	09/17	49,57 32,64	stuff TR4901 and un-stuff R4911,R4912 at X01 stage from EMC Neo suggestion. stuff TR4902 and un-stuff R4908,R4909 at X01 stage from EMC Neo suggestion. stuff TR5701 and un-stuff R5718,R5719 at X01 stage from EMC Neo suggestion. stuff TR3201 and un-stuff R3211,R3210 at X01 stage from EMC Neo suggestion. stuff TR6401 and un-stuff R6403,R6404 at X01 stage from EMC Neo suggestion.
	09/17	20	Change RN2010~RN2016 to 33ohm from 0ohm from EMC Neo suggestion.
	09/17	37	Change R3710 to 100K from 00hm to avoid impact 1.05VTT_PWRGD turn off sequence directly.
	09/17	17	Add R1703~R1705 on RGB signal and reserved EC1701~EC1703 0.1u from EMC Neo suggestion.
		5	4

VERSION	DATA	PAGE	Change Iteam]
	09/17	40,41	Stuff EC4002 0.1uF from EMC Neo suggestion. Stuff EC4008 0.1uF from EMC Neo suggestion. Stuff EC4102_EC4103 0.1uF from EMC Neo suggestion. Stuff EC4107 0.1uF from EMC Neo suggestion. Stuff PC4119_PC4120 0.1uF from EMC Neo suggestion. Stuff EC4006_EC4007 0.1uF from EMC Neo suggestion.	
	09/17	60,18	EC6001 change to 10p from 4.7p and default stuff from Neo suggestion. EC1801 change to 10p from 4.7p and default stuff from Neo suggestion.	
	09/17	44	default stuff EC4407,EC4405,EC4403,EC4410 base on EMC Neo suggestion.	
	09/17	49	Add 2nd source 20.F1561.004;3rd source 20.F1686.004 on TPNL1 from updated connector list.]
	09/17	49	Add 2nd source 20.F1561.004;3rd source 20.F1686.004 on TPNL1 from updated connector list.	
	09/17	82	Change R8201-R8203 to 430ohm.	
	09/17	48	Change PR4809 to 4.7K from 100K PH power source change to 3D3V_S0 from S5.]
	09/17	40,27,83	Rename PCIE_RST# to AD_IA_HW2 on KBC GPIO50 for power Tom suggest. Reserved PQ4004,PR4036,PR4037 for AD_IA_HW2 function.	
	09/17	68	Rename CHARGER_LED1 to CHARGERLED1. Rename FPOWER_LED1 to FPOWERLED1. Rename HDD_LED1 to HDDLED1. Rename TP_LOCK_LED1 to TPLOCKLED1. Rename TP_LOCK_LED2 to TPLOCKLED2. Rename WLAN_LED1 to WLANLED1	
X01	09/17	21,22	Base on layout routing, Add RN2104 10K instead of R2111 10K. Move EC_SCI#, DBC_EN to RN2201. Move S_GPIO to RN2103. Move PSW_CLR# to RN2104.	
	09/17	56	Change R5605 to 100K from 10K and PH to 5V_S0 from 3D3V_S0 to meet Vgs>2V turn on.	
	09/17	56	Add Q2706 2N7002 to avoid leakage loop from 3D3V_S5 to 3D3V_AUX_KBC issue when 10mW latched fail timing.	
	09/17	ALL	Change all of 0402 0ohm to 0R0402 short pad. PR4008,PR4010,PR4012,PR4020,PR4023,PR4024,PR4027,PR4028,PR4029,PR4225PR4102,PR4113,PR4118, PR4121,PR4203,PR4204,PR4215,PR4222,PR4231,PR4243,PR4301,PR4509,PR4510,PR4801,PR4804,PR4805, PR4808,PR4810,PR9211	
			F4902,PR4017,PR4018,PR4106,PR4611,PR4710,PR4807,R2304,R2403,R2406,R2409,R2702,R2902,R2903,R2904 R2305	
	09/20	9	Add 2nd for TC901.	
	09/20	83	Add 2nd for L8303.	1
	09/20	82	Add 2nd for LD8201.	
	09/20	86	Add 2nd for Q8601.	
	09/20	83	Add R8321. C8353 and C8354 change to 12pF.	1
	09/20	82	Redefine IOBD1.	1
	09/20	75	AFTP111 and AFTP110 connect to USB_PP13_R and USB_PN13_R.	1
	09/20	51	Change P/N of Q5102.	1
	09/21	42	Change PU4201 VDD power source to 5V_S5 from 5V_S0 to avoid abnormal MVP_PWRGD waveform.	1
	09/21	47	stuff PC4714 22uF from Brian updated.	1
	•	•	<core design=""></core>	-



			7		ı		T	
VERSION	DATA	PAGE	Change Iteam	VERSION	DATA		Change Iteam	
	09/21	45	Change PR4507 to 20K from 20.5K from Brian updated.		09/27	49, 57 32, 64	TR4901, TR4902, TR5701, TR3201 and TR6401 DY. Stuff 0 ohm.	
	09/21	46	Change PR4602 to 110K from 68K from Brian updated.		09/27	69	AFTP73 connect to TP_VDD.	
	09/21	42	Change PR4217 to 1.27K from 1K from Brian updated. Change PR4213 to 3.6K from 3.16K from Brian updated.		09/27	85	U8501 power change to 3D3V_S0.	
			Change PR4236 to 3.01K from 3.32K from Brian updated.		09/27	92	PL9201 change like CPU core power choke.	
	09/21	44	Change PC4410 to 0.01u from 0.022uF from Brian updated.		09/28	83, 84	L8303, L8401, L8402, L8502 and L8503 follow NV DG spec.	
	09/21	39	Add 2nd 83.00099.K11;3rd 83.00099.T11 on D3901,D3902,D3903 from Sourcer Eden suggestion.		09/28	46	Change PR4606 to 4.02K from 240ohm for fine tune 1.5V output Voltage.	
	09/21	39	Add 2nd 84.02143.011;3rd 84.00143.N11 on 6801,Q6804,Q6805,Q6806,Q6807,Q6808 from Sourcer Eden suggestion.		09/28	92	PTC9202, PTC9203 and PTC9204 2nd=79.47719.9BL	
	09/21	43	Change PU4303,PU4306,PU4309 dummy field only for QC CPU stuff. Change PC4307,PC4316 dummy field only for QC CPU stuff. Add 2nd for PTC4306.		09/28	60	Change R2220 to 10K from 100K. EC6001 change to 10p from 4.7p and default un-stuff from Neo suggestion. EC1801 change to 10p from 4.7p and default un-stuff from Neo suggestion	
	09/21	41	PD4101, PD4103, PD4104 and PD4105 add 2nd source.				Ector change to 100 from 4.7 p and detault di-stain from two suggestion	
	09/21	69	Q6902 add 2nd source.		09/28	27	Change R2710, R2739, R2724 and R2726 change to 1%.	
	09/21	40	PD4001 add 2nd source.		09/29	27	Default mount R2756, Dummy R2734.	
	09/21	19	move PCH_WAKE# to RN1901 pin4;Add R1909 PH 100K on AC_PRESENT.		10/04	24	Add 2nd source 68.1001E.10N on L2401,L2402,L2403 from sourcer Renee Lee updated.	
3 704	09/21	37	R3710 change to 0ohm. Remove R3701 and C3701.		10/07	43	PTC4306 cahnge second source to 79.47612.60L.	
X01	09/21	42	Add PR4214, PC4230, PR4216 and PC4231 from Brian updated.	X01	10/09	85	Change L8503 to 68.00375.091,and add second source 68.00206.171	
	09/23	20	RN2016, RN2010, RN2011, RN2012, RN2014 and RN 2013 keep 0ohm.		10/09	85	Change L8502 to 68.00115.191,and add second source 68.00206.131	
	09/23	ALL	PR9216, R504, R1812,R1813,R1815,R1817, R1903, R1906,R1910,R1912,R1913,R1924,R1925, R2213,R2219, R2711,R2720,R2733,R2761, R2807,R2814, R3708, R5125, R5127, R5721, R5722.		10/09	84	Change L8401 and L8402 to 68.00115.181,and add second source 68.00206.341	
	09/23	75	Add R7505~R7508 0ohm and reserved EC7503~EC7506 on PCIE_TX8&RX8 signal base on EMC Lance suggestion.		10/09	83	Change L8303 to 68.00375.101, and add second source 68.00119.101	
			Add R7509,R7510 0ohm and reserved EC7507,EC7508 on CLK_PCIE_NEW_REQ#&PCIE_WAKE# signal base on EMC Lance suggestion.		10/09	83	Change L8301 to 68.00115.161,and add second source 68.00206.111	
	09/23	ALL	RN5101, RN2201, RN1702, RN1901, RN1705 swap pin.		10/09	42	Change PR4217 to 64.84505.6DL for Dual-core OCP	
	09/23	79	DUMMY G-SENSOR.		10/09	42	Change PR4213 to 64.23715.6DL for Dual-core loadline	
	09/23	92	Update value of PR9210, PR9209 and PR9213 for N12P.		10/09	42	Change PR4207 to 64,22025.6DL for CPU(35W) Turbo setting	
	09/23	43	PR4320 change to 4 m ohm.		10/09	42	Change PR4202 to 64.22025.6DL for GFX Turbo setting	
	09/23	68	Add 2nd source 83.00110.170 on FPOWERLED1,HDDLED1,WLANLED1 from Sourcer Anya suggestion. Add 2nd source 83.00326.G70 on CHARGERLED1from Sourcer Anya suggestion.		10/09	20,83	Dummy R2004 R2003 and PQ8309, stuff R2005	
			Add 2nd source 83.00190.Z70 on TPLOCKLED1,TPLOCKLED2 from Sourcer Anya suggestion.		10/19	28	Change R2817 from 107K to 124K (64.12435.6DL) for VGA temperature setting change	
	09/23	69	Change KBLIT1 part number to 20.K0589.004 and re-assign pin define base on Roy updated.		10/25	84	Change R8402 from 40D2R to 60D4R (64.60R45.6DL) for meeting the spec	
	09/23	42, 44	Add 2nd source 69.60011.201 on PR4405,PR4245 from Sourcer Kitty suggestion.		10/25	14 15	Add DM1 and DM2 second source:62.10017.Q41 and 62.10017.P61	
	09/23	42	Add 2nd source 69.60037.021 on PR4246,PR4247 from Sourcer Kitty suggestion.		10/25	85	Ventura SMBC_INA219_C and SMBD_INA219_C add 3.3V pull high schematic	
	09/24	23	Add 2nd source 68.00214.211 on L2301 updated from DN13ATI.		11/01	51 85	Change HDMI HPD schematic for cost down	
	09/24	68, 69	Change R6806,R6808,R6811-R6813,R6801,R6803,R6815,R6906 to 390ohm from 1K to fine tune all of MB LED for 5mA spec.	X02	11/10	27	Change R2724 to 64.33025.6DL for PCB version change	
			ior one a speci		11/10	83	Change L8301 to 68.00115.181,and add second source 68.00206.341	
	09/27	51	Reserve R5114 and R5115.				<core design=""></core>	
	09/27	85	Reserve R8510 and R8513.				·	
	09/27	83	DY U8301, mount R8323.				Wistron Corporation 21F, 88, Sec.1, Hish Tai Wu Rd., Hsichih, Tajpei Hsien 221, Taiwan, R.O.C.	
	09/27	92	R9206 change to 10K, PC9211 mount 0.1u.				Title	
	09/27	93	R9312 change to 1K.			Size A3 Document Number QUEEN 15		
_		5	4	3			A3 QUEEN 15 A0	

VERSION	DATA	PAGE	Change Iteam		VERSION	DATA	PAGE	Change Iteam			
	11/11	14	DM2 1st change to 62.10017.P61; 2nd change to 62.10017.N41 on ST stage from ME updated connector list.			11/18	28	Rename U2801&U2804 pin 8 to THERM_SYS_SHDN#_OTZ from HERM_SYS_SHDN#.			
	11/11	15	DM1 1st change to 62.10017.Q41; 2nd change to 62.10017.N11 on ST stage from ME updated connector list.			11/18	20	Change X2001 to 82,30020,D41 from 82,30020.851 from Sourcer Dick updated.			
						11/18	23	Reserved R2308,R2309 on VCCVRM power rail.Reserved U2302 LDO circuit on VCCVRM power rail			
	11/11	60	U6001 1st change to 72.25Q32.A01; 2nd change to 72.25320.C01; 3rd change to 72.25P32.C01 on ST stage			11/18	22 82	Rename USB3_PWR_ON to PCH_GPIO57. Add R8209,R8210 for PM_SLP_S4# and VGA_THRM to control USB3_PWR_ON			
	11/11	68	Change CHARGERLED1 2nd to 83.00327.D70 from Sourcer updated.					1144 1020 pt. 121 11 11 11 11 11 11 11 11 11 11 11 11			
	11/11	37	Change U3701 1st to 73.7SZ08.EAH;2nd to 73.01G08.L04;3rd to 73.7SZ08.DAH from Sourcer Eason updated.			11/18	48	Change PTC4801 to 100u(77.21071.07L) from 150u from power team Brian updated			
	11/11	69	Add 2nd 20.K0592.030 on KB1 from ME updated connector list.			11/19	74	Add 2nd 20.I0135.001 on CARD1 from ME updated connector list.			
	11/11	0,5	Aut 21d 25/A05/22550 on AD2 Hom AD2 upunted connector usu	1		11/19	82	Add 2nd 20.F1908.080 on IOBD1 from ME updated connector list.			
	11/11	82	Add 2nd 20.K0465.008 on MEDIA1 from ME updated connector list.			11/20	3	Updated PCIE ROUTING			
	11/11	58	Add 2nd 20.F1804.004 on SPK1 from ME updated connector list.	-		11/20	28	Change U2801,U2804,U2805 VCC power to 3D3V_DAC_S0 from 3D3V_S0. Stuff R2812, un-stuff R2805			
	11/11	28	Add 2nd 20.F1841.003 on FAN1 from ME updated connector list.	-	X02			Still R2012, iii-still R2003			
	11/11	70	Add 2nd 20.F0962.010 on HALL1 from ME updated connector list.			11/20	23	Reserved R2308 on VCCVRM power rail. Reserved U2302 LDO circuit on VCCVRM power rail.			
	11/11	23	Add G9091 LDO circuit for CRT DAC power to avoid monitor noise issue. Change VCCADAC power source to 3D3V_DAC_S0 from 3D3V_S0.					Reserved 22.502 22.50 Circuit on VCCVRN point rain.			
X02	11/11	60		-		11/20	48	Set TPS51461 PWM solution dummy field for VCCSA_PWM and APL5916 LDO solution dummy field for VCCSA_LDO. defualt stuff VCCSA_LDO at ST stage			
	11/11	28	Add Q6002,R6007 fo FACTORY RTC detect function			11/20	22	Parama CEV CDB DET & CSENSOD DET as CHONO			
	11/11	28	ADJ&ADJ_VGA power source change to 3D3V_DAC_S0 from 3D3V_S0 to solve T8 shut down issue.					Rename GFX_CRB_DET to GSENSOR_DET on GPIO39.			
	11/11	28	Reserved G709T1UF for T8 solution sync with DN13.			11/20	60	Un-stuff R6007 10M.			
	11/12	82	Change R8201, R8202, R8203 from 430 ohm to 1K ohm (63.10234.1DL) for soluting media board LED brightness is too light issue			11/20	82 82	Reserved EC8201,EC8202 0.1u(closed H3) between AGND and GND from EMC Neo suggestion. Reserved EC8203-EC8205 470p on all of MEDIA_LED# signal from EMC Neo suggestion.			
	11/15	49	Add 2nd 20.F1860.030 on LCD1 from ME updated connector list.	1		11/20	82	Add RN8205 base on HSYNC&VSYNC report			
	11/15	8	Reserved C802-C804,C806,C807 10uF 0603 for power team fine tune Vcore quality			11/20	61	Removed R6101 and connect USB_PWR_EN# to U6101 pin4 directly.			
						11/20	22	Rename PCH_GPIO12 to RTC_DET# on GPIO12.			
	11/15	88 89 90 91	All of VRAM(VRAM1~VRAM8) PCB footprint change to CO-LAY type (DUMMY-BGA96D075133H48) from BGA96D0913H48 same as DW30.					Reserved U6102 USB POWER related circuit to separate EATA and CRT USB power in ST build.			
						11/20	61 22 18	Reserved USB2_CRT_ON# to control U6102 USB power switch from PCH GPIO57. Reserved USB_OC#0_1 connect from PCH GPIO59.			
	11/15	68 69	Change R6813, R6906 from 390 ohm to 1K ohm (63.10234.1DL) for soluting LED brightness is too light issue			11/20	82	Reserved R8211,R8212 0ohm 0805 on CRTBD1 pin37,39 to separate EATA and CRT USB power in ST build.			
	11/15	20	Dell required us to disable PCIE port of WWAN slot ,If PCIE port 1 is disabled, it will cause all PCIE port			11/22	82	Swap RN8205 pin4,3 and pin2,1 each other base on Connie swap report.			
	11/15	20	disabled,so change WWAN to PCIE port 3 from port1 at ST stage.	-		11/22	82	stuff EC8201,EC8202 0.1u(closed H3) between GND and GND from EMC Neo suggestion.			
	11/16	97	Change HHD1 HDD4 HGPU1 HGPU2 2nd from 34.4CK01.201 to 34.4CK01.401 from ME update connector list			11/22	62	stuff EC8206 between 3D3V_S5 and GND from EMC Neo suggestion.			
	11/16	68	Change R6808, R6811 from 390 ohm to 1K ohm (64.10234.1DL) for soluting LED			11/22	23	base on layout condition change 3D3V_DAC_S0 circuit. Stuff R2301 and un-stuff L2301.			
	11/10		brightness is too light issue	-		11/22	82	stuff EC8203-EC8205 470p on all of MEDIA_LED# signal from EMC Neo suggestion.			
	11/16	28	stuff both G709T1UF and P2800 related circuit, add R2805 0ohm default un-stuff at ST stage.			11/22	23	Removed U2302 LDO for VCCVRM.			
	11/17	48	CO-LAY APL5916 related circuit for VCCSA LDO solution.					<core design=""></core>			
	11/18	23	Add G9091 LDO circuit for CRT DAC power to avoid monitor noise issue. Change VCCADAC power source to 3D3V_DAC_S0 from 3D3V_S0. Stuff R2301 and un-stuff L2301.		<core design=""> Wistron Co 21F, 88, Sec.1, Hsin Ta Tappei Hsien 221, Talwa</core>						
	11/18	28	Add R2805 0hm between THERM_SYS_SHDN#_OTZ and THERM_SYS_SHDN#. Add R2812 0ohm between THERM_SYS_SHDN# and U2805 pin3.					Change History Size A3 QUEEN 15 Rev A00			
		5		3				Date: Tuesday, January 04, 2011 Sheet 106 of 108			

		5	4			_	2				
VERSION	DATA	PAGE	Change Iteam	VERSION	DATA	PAGE	Change Iteam				
	11/22	29	change R2920,R2921 to 220hm from 00hm and stuff EC2901,EC2902 22p from EMC Neo updated.		11/24	57	Add 2nd(22.10339.261)on ESATA1 from Karl updated.				
	11/22	61	Change U6101 to dual USB power switch from single for Layout limitation and placement. Reserved USB2 CRT ON# to control U6102 USB power switch from PCH GPIO57.		11/24	28	un-stuff VGA P2800 related circuit from Niki confirmed.				
	11/22	01	Reserved USB_OC#0_1 connect from PCH GPIO59.	_	11/24	64	rename C6401,C6402,C6403 to EC6401,EC6402,EC6403				
	11/22	49	stuff C4908 0.1uF from EMC Neo suggestion.	X02	11/24	22	Dummy R2206				
	11/22	57	Change TR5701 to $69.10103.041$ and un-stuff R5718,R5719 from EMC Neo Suggestion.	AUZ							
	11/22	49	Change TR4902 CM choke to 69.10103.041 and un-stuff R4908,R4909 from EMC Neo Suggestion.		11/25	28	Dummy R2817 R2818 C2816				
	11/22	49	Swap TR4901 pin4,3 and pin2,1 each other base on Connie swap report.	-	11/25	69	Add 3rd(83.00110.R70) on FPOWERLED1,HDDLED1,WLANLED1 from Anya provide				
	11/22	49	Change TR4901 CM choke to 69.10103.041 and un-stuff R4911,R4912 from EMC Neo Suggestion.	-	11/25	69	Add 3rd(83.00192,J70) on TPLOCKLED1 and TPLOCKLED2 from Anya provide.				
	11/22	75	Change TR7501 CM choke to 69.10103.041 and un-stuff R7501,R7502 from EMC Neo Suggestion.		11/25	69	Add 3rd(83.01108.070) on CHARGERLED1 from Anya provide.				
	11/22	58	stuff EC5801-EC5804 470pF from EMC Neo suggestion.	_	11/26	43 92	Charac DC0317 DC4210 4- 0 1- 50V				
	11/22	9 39	stuff EC901, EC3903, EC4501, EC4909, EC4907 0.1uF from EMC Neo suggestion.		11/26	43 92	Change PC9217 PC4319 to 0.1u 50V				
		45 49		_	11/29	83	Change C8353 C8354 to 15PF ,R8320 stuff from vendor suggestion.				
	11/22	49	Change RN4901 to 1000hm 4p from 8p for improve layout place.		11/29	83	Change Co335 Co354 to 1511, 3xo320 stain from ventori suggestion.				
X02				_	11/29	36	Stuff D3602				
	11/22	48	Updated VCCSA_LDO circuit from Power team Brian updated.	_							
	11/22	83 84 85	Change L8301 L8401 L8402 to 0 ohm resistor (63.00000.00L)	_	11/30	68	Change 2nd source to 83.00322.070 from 83.00110.J70				
	11/22	60	stuff R6007 10M.		11/30	85	Change L8502 L8503 to 0 ohm				
	11/23	49 57 75	SWAPTR4901 TR4902 TR5701 TR7501 pin1&4 and pin2&3 each other base on Connie swap report.		11/30	92	Stuff PR9237 DY PR9321				
	11/23	49 37 73	5WAY 1 K4701 1 K4702 1 K5701 1 K7501 pint@4 and pin2@5 each other base on Comme swap report.	_	12/01	8	Change C837,C826 to 22uF from 10uF and default stuff from Power Brian updated.				
	11/23	60	Change U6101 1st(74.02182.071);2nd(74.00546.A7D);3rd(74.02062.079) from Sourcer Harrison suggestion.		12/01	8	Change C801~C807 and C817 10uF stuff at QC CONFIG from power Brian updated.				
	11/23	64	Add C6402 0.1uF,C6403 180pF and stuff C6401 47pF from RF fine tune result.		12/21	ALL	Change 0402 pad(ZZ.00PAD.M11): R1404 R1405 R1503 R1504 R1703 R1704 R1705 R1807 R2301 R2306 R2307 R2308 R2404 R2405 R2735 R2737 R2758 R2759 R2760 R2762 R3614 R3710 R5114 R5801 R5802 R5803 R5804 R8210 R8323 R8511 R8512				
	11/23	57 49 75	Change R5718,R5719,R4908,R4909,4911,R4912,R7501,R7502 to 0ohm 0603 from 0402.		12/21	82	Change 0603 pad(ZZ.00PAD.M21): R8206 R8207				
			stuff EC9739,EC9737,EC9735 47pF from RF fine tune result.	-	12/21	17 20	Change resistor pad(ZZ.0R04P.ZZZ): RN1704 RN2010 RN2011 RN2012 RN2013 RN2014 RN2015 RN2016				
	11/23	56 97	stuff EC5601 180pF from RF fine tune result. Stuff EC9738 0.22uF closed EC9739 from RF fine tune result.		12/21	83 84 85	Change L8301, L8401,L8402,L8502,L8503 to 0R0603 pad(ZZ.00PAD.M21)				
	11/23	97	stuff ECEC9729,EC9730 470pF from EMC Neo suggestion.		12/21	ALL	Change to Parallel resistor R1501,R1502; R2739,R2774;R8202,R8203;R8501,R8502;R8506,R8507;R2123,R2124				
	11/23	45	Change PR4501 to 75K from 45.3K for 1.05V OCP set to 20A from Brian.	A00	12/21	82	RN8205 change to R8201, R8202				
				-	12/21	93	PR9237 rename to PR9337				
	11/23	82	Removed R8211,R8212 and connect 5V_USB2_S3 to CRTBD1 pin 37 directly.								
	11/23	61	Removed C6105,C6103.		12/21	56 61 68	Delete 77.C1071.21L(TC6101), delete 83.01108.070(CHARGERLED) , delete 62.10065.121(HDD1)				
	11/23	69 70	Change AFTP 80 81 to AFTP 83 84; change AFTP 83 to AFTP82; change AFTP 82 to AFTP85.				<core design=""></core>				
	11/24	20	Add 2nd(82.30020.G71);3rd(82.30020.G61) on X2001 from Sourcer Dick updated.				Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.				
	11/24	69	Add 2nd(20.K0613.004)on KBLIT1 from Karl updated.	Title Size A3 D							
		5	4	3			A3 QUEEN 15 A00 Date: Tuesday, January 04, 2011 Sheet 107 of 108				

	VERSION	DATA	PAGE	Change Iteam
		12/22	27	R2724 change to 47K resistor for XBulid
		12/22	27	R2301 change to 0 resistor for CRT debug
0		12/22	40	1.Change PR4032,PR4034,PR4037 to ZZ.00PAD.M11 2.Stuff PQ4003,PQ4004 3.Change PR4047 to 174K(64.17435.6DL) 4.Change PR4035 to 300K(64.30035.6DL) 5.Change PR4036 to 76.8K(64.76825.6DL) 6.Change PR4031 to 150K(64.15035.6DL)
		12/23	68	1.FPOWERLED1 rename to FPLED1 2.HDDLED1 rename to HDLED1 3.CHARGERLED1 renamtpe to CHLED1 4.WLANLED1 rename to WLED1 5.TPLOCKLED2 rename to TPLED2 6.TPLOCKLED1 rename to TPLED1 7.PWRBTN1 rename to PWRBT1 8.PWRBTN2 rename to PWRBT2
		12/23	43	Delete PR4323,PR4324,PR4325; Stuff PR4320 for all BOM ,not co-lay Ventura
		12/23	92	Delete PR9220,PR9222,PR9223; Stuff PR9217 for all BOM ,not co-lay Ventura
		12/23	51	Change 5V_HDMI to 5V_CRT_S0_R for HDMI power leakage
•	A00	12/24	All	PRN3901 rename to PN3901 PTC9202-04 rename to PT9202-04 PTC4301-04 rename to PT4301-04 PTC4306 rename to PT4306 PTC4308-09 rename to PT4308-09 PTC4401-03 rename to PT4401-03 PTC4502 rename to PT4502 PTC4602 rename to PT4602 PTC4102 rename to PT4102 PTC4104 rename to PT4104
		12/24	28	Change U2802 3rdto 74.05606.A71 at X-Build batch run
3		12/24	82	Change RN8205 to 66.22036.04L from 66.22036.040at X-Build stage
		12/24	82	Reserved R8211 0603 0ohm on F8201
		12/24	36	Reserved Q3603 2N702 on IMVP_PWRGD to fine tune glitch waveform when AC lose and DC lose.
		12/24	28	Change 3D3V_S0 to 3D3V_DAC_S0
		12/24	45 46 93	Change to short pad: PR4502,PR4607,PR9311,PR9312,PR9326. DUMMY PC4501
		12/27	28	If stuff P2800EA1 then must stuff R2803,R2804,C2805 but if stuff P28003B0 should be unstuff.
		12/27	42	PR4207,PR4213,PR4217 DUMMY field set to DC&QC option
		12/28	51	Change 5V_HDMI to 5V_CRT_S0_R on RN5101
		12/28	28	Un-stuff U2805 G709T1UF related circuit and R2812 then stuff R2805 at XBuild
			5	

VERSION	DATA	PAGE	Change Iteam
	12/28	27	Change R2756, R2763, R2766 to short pad
	12/28	36	Stuff Q3603
	12/28	28 86	Cancel VGA Thermal sensor P2800 ciruit
	12/28	27 28 82	Change to VGA_THRM to USB3_PWR_ON
	12/28	23	Change R2301 to short pad
	12/29	51	Change HDMI resistor to short pad
	12/29	49,57,75	Delete USB DUMMY resistor for no-lay
	12/29	32	Change USB 0 resistor to short pad for no-lay
	12/29	5	Reserve EC502 ,EC504 for EMI suggestion,add DUMMY EC505 for EMI
	12/29	82	Delete PM_SLP_S4# line, directly link to USB3_PWR_ON
	12/29	23	Add 3rd Richtek(74,09198,G7F) on U2301 at XBuild batch run config
	12/29	68	Not use Liteon LED(83.00322.070) for package
	12/30	5	Add DUMMY diode EC506 for BUF_CPU_RST# as EMI suggestion
	12/30	42	PC4227 change to 78.33420.5FL as 78.33423.5FL obsoleted
A00	12/30	49	Change R4904 to short pad
	12/31	86	Add probe point for P2800_VGA_DXN/P2800_VGA_DXP
	01/03	68	Change TPLED1,2 1st to 83.01921.P70 ,2nd to 83.00190.S7A,3rd to 83.00191.H70; R6813 change to 390R from 1K same as DN13 LED part.
	01/03	49	Delete R4908, R4909 for USB_Camera not co-lay
	01/03	4~10	Add 3rd foxconn(62.10055.321) on CPU1 at X-Build batch run config
	01/03	82	Add 3rd T-conn(20.F1932.040) on CRTDB1at X-Build batch run config
	01/03	97	Add 3rd LIDON(34.4CK01.501) on HHD1,HHD4,HGPU1,HGPU2 at X-Build batch run config
	01/04	68	Delete 83.00191.H70 for TPLED1,2 as cost high
	01/04	49,57,75	Add 2nd TAI-TECH(69.10084.071) on TR4901,TR4902,TR5701,TR7501 at X-Build batch run config
			<core design=""></core>

