Essentials Oak 14 Schematic Chief River


2012-09-05

REV: A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed



Project code: 91.4WT01.001

91.4XP01.001

Oak14 Block Diagram

CHARGER BO24727

SYSTEM DC/DC


OUTPUTS

DCBATOUT

INPUTS

RT+

PCB P/N : 12204 Revision: A00



| PCH Strapp | ing Chief River Schematic Checklist Revision 1.5 |
|--|--|
| Name | Schematics Notes |
| SPKR | The signal has a weak internal pull-down. Note: the internal pull-down is disabled after PLTRST# deasserts. If the signal is sampled high, this indicates that the system is strapped to the "No Reboot" mode (Panther Point will disable the TCO Timer system reboot feature). |
| INIT3_3V# | This signal has a weak internal pull-up. Note: The internal pull-up is disabled after PLTRST# deasserts. NOTE: This circul pendle not be welled low. Lower as No Corport. |
| INTVRMEN | NOTE: This signal should not be pulled low. Leave as "No Connect". Integrated 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when high NOTE: This signal should always be pulled high External 1.05 V VRM Enable / Disable. Integrated 1.05 V VRMs is enabled when Low. NOTE: This signal should be pulled down to GND through 330 kOhms resistor |
| GNT3#/GPI055 GNT2#/GPI053 GNT1#/GPI051 | $CNT[3:0]$ f functionality is not available on Mobile. Used as GPIO only. Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3 power rail. |
| DF_TVS | This signal is a strap for selecting DMI and FDI termination voltage. For INV Bridge processor only implementation: DF_TVS needs to be pulled up to VcoDFTEMM power rail through 2.2 kOhms ±5% resistor. For future processor compatibility: Inneeds to be connected to PROC_BELECT through a to kohms ±5% series resistor. The PROC_SELECT signal would need a 2.2 kOhms ±5% pull-up resistor to FOR VeoDFTERNM. |
| SATA1GP/ GPI019 | Bitll Bit 10 Boot BIOS Destination 0 1 Reserved 1 0 PCT 1 1 SPI 0 DLPC 10 LPC NOTE: If option 00 LPC is selected BIOS may still be placed on LPC, but all platforms with Panther Point require SPI flash connected directly to the Panther Point's SPI bus with a valid descriptor in order to boot. NOTE: Booting to PCI is intended for debut/testing only. Boot BIOS Destination Select to LPC/PCI by functional strap or via Boot BIOS Destination Bit will not affect SPI accesses initiated by Management Engine or Integrated GBE LAN. NOTE: PCI Boot BIOS destination is not supported on mobile. |
| SATA2GP/ GPI036 | Reserved. This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled. |
| SATA3GP/ GPIO37 | Reserved This signal has a weak internal pull-down. NOTE: The internal pull-down is disabled after PLTRST# deasserts. NOTE: This signal should not be pulled high when strap is sampled. |
| HDA_DOCK_EN# /GPIO33 | High Definition Audio Dock Enable: This signal controls the external Intel HD Audio docking isolation logic. This is an active-low-signal. When deassetted the external docking switch is in isolate mode. When assetted the external docking switch electrically connects the Intel HD Audio dock signals to the corresponding Panther Point signals. This signal can instead be used as GPIO33. |
| HDA_SDO | Signal has a weak internal pull-down. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default).If sampled high, the Flash Descriptor Security will be overridden. This strap should only be asserted high via external pull-up in manufacturing/debug environments ONLY. ONLY. Note: The weak internal pull-down is disabled after PLTRST# deasserts. Asserting the HDA_SDO high on the rising edge of PMROK will also halt Intel Management Engine after chipset bring up and disable runtime Intel Management Engine features. This is a debug mode |
| HDA_SYNC | and must not be asserted after manufacturing/ debug. This signal has a 20k internal pull down resistor. This signal has a weak internal pull-down. On Die PLL VR is supplied by 1.5 V from VCCVRM when sampled high, 1.8 V from VCCVRM when sampled low. Needs to be pulled High for Chief River platform. Note: HDA_SYNC signal also serves as a strap for selecting VRM voltage to the PCH. The strap is sampled on the rising edge of RSMRS7# signal. Due to potential leakage on the codec (path to GND), the strap may not be able to achieve the Vihmin at PCH input. Therefore, platform may need to isolate this signal from the codec during the strap phase. Refer to the example circuits provided in |
| GPIO15 | the latest Chief River platform design guide. TLS Confidentiality Low (0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality This signal has a weak internal pull-down. NOTE: The weak internal pull-down is disabled after RSMRST# deasserts. NOTE: A strong pull-up may be needed for GPTO functionality. |
| L_DDC_DATA | LVDS Detected. When 'l' - LVDS is detected; When '0' - LVDS is not detected. This signal has a weak internal pull-down. NOTE:The internal pull-down is disabled after PLTRST# deasserts. |
| SDVO_CTRLDATA | Port B Detected When '1'- Port B is detected; When '0'- Port B is not detected This signal has a weak internal pull-down. NOTE:The internal pull-down is disabled after PLTRST# deasserts. |
| DDPC_CTRLDATA | Port C Detected. When 'l'- Port C is detected; When '0'- Port C is not detected This signal has a weak internal pull-down. NOTE:The internal pull-down is disabled after PLTRST# deasserts. |
| DDPD_CTRLDATA | Port D Detected. When 'l'- Port D is detected; When '0'- Port D is not detected This signal has a weak internal pull-down. NOTE:The internal pull-down is disabled after PLTRST# deasserts. |
| GPIO28 | The On-Die PLL voltage regulator is enabled when sampled high. When sampled low the On-Die PLL Voltage Regulator is disabled.If not used, 8.2-Kb to 10-Kb gull-up to 4.9.3 Ab power-rail. GPIC28 signal also needs to be pulled up to 3.3V_SUS with 4.7% resistor to ensure proper strap setting when use as the chipset test interface.Refer to the latest platform debug design guide and platform design guide for more details. NOTE:This signal has a weak internal pull-up. The internal pull-up is disabled after RSMRST# deasserts. |
| GPIO29/ SLP_LAN# | GP1029 is multiplexed with SLP_LAN#. If Intel LAN is implemented on the platform, SLP_LAN# must be used to control the power to the PHY LAN (no other implementation is supported). If integrated Intel LAN is not supported on the platform, GP1029 can be used as a normal GP10. As soft strap determines the functionality of GP1029, either as SLP_LAN# or GP10. By default, the soft strap enables SLP_LAN# functionality on the pin. If the soft trap is changed to enable GP10 functionality, then SLP_LAN# functionality is no longer available, and the signal can be used as a normal GP10 (default to GP1). |

Processor Strapping

Chief River Schematic Checklist Revision 1 5

| | | Chief River Schematic Checklist Revision | 1 1.5 |
|-----------|---|---|------------------|
| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | Default Value |
| CFG[0] | | Connect a series 1 kOhms resistor on the critical CFG[0] trace in a manner which does not introduce any stubs to CFG[0] trace. Route as needed from the opposite side of this series isolation resistor to the debug port. ITP will drive the net to GND. | |
| CFG[2] | PCIe Static x16 Lane Numbering Reversal. | 1: Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed | 1 |
| CFG[4] | Display Port Presence strap | 1:Disabled - No Physical Display Port attached to Embedded DisplayPort No connect for disable 0:Enabled - An external Display Port device is connected to the Embedded Display Port Pull-down to CND through a 1KQ ± 5% resistor to enable port | 1 |
| CFG[6:5] | PCIE Port Bifurcation Straps | 00 = 1 x 8, 2 x 4 PCI Express 01 = reserved 10 = 2 x 8 PCI Express 11 = 1 x 16 PCI Express | 1 |
| CFG[17:7] | Reserved configuration lands. A test point may be placed on the board for these lands. | | |

Power Plane

D

| POWER PLANE | VOLTAGE | Voltage Rails active in | DESCRIPTION |
|---|--|----------------------------|---|
| 5V_50 3D3V_50 1D5V_50 1D5V_90 1D5V_9VTT 0D85V_50 0D75V_50 VCC_CORE VCC_GFECORE 1D5V_VGA_50 3D3V_VGA_50 1V_VGA_50 | 5V 3.3V 1.8V 1.5V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V | SO | CFU Core Rail Graphics Core Rail |
| 5V_USBX_S3 1D5V_S3 DDR_VREF_S3 | 5V 1.5V 0.75V | S3 | |
| BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_S5 3D3V_S5 | 6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V | All S states | AC Brick Mode only |
| 3D3V_LAN_S5 | 3.3V | WOL_EN | Legacy WOL |
| 3D3V_AUX_KBC | 3.3V | DSW, Sx | ON for supporting Deep Sleep states |
| 3D3V_AUX_S5 | 3.3V | G3, Sx | Powered by Li Coin Cell in G3 and +V3ALW in Sx |

Sandy Bridge + Ivy Bridge Compatibility Requirements Chief River Schematic Checklist Revision 1.5

| Pin Name Configuration | | Schematic Notes | |
|------------------------------|---|--|--|
| DDR3 VREF | Sandy Bridge + Ivy Bridge | DDR3 VREF M1 and M3 Guidelines are required. Note: The M3 traces are routed to the Sandy Bridge Processor reserved pins. | |
| | Ivy Bridge | No change. | |
| PROC_SELECT# | Sandy Bridge + Ivy Bridge | Connect DF_TVS signal of the PCH to PROC_SELECT# of the processor through a 1K±5% series resistor. PROC_SELECT# also needs a 2.2K±5% pull up resistor to PCH VccDFTERM rail. | |
| DF_TVS | Ivy Bridge | No change. | |
| VCCIO VR Implementation | Sandy Bridge + Ivy Bridge | The POR for Ivy Bridge mobile parts is now 1.05 V. There is no longer a requirement for a separate VCCIO VR for Sandy Bridge + Ivy Bridge compatibility. | |
| | Ivy Bridge | No change. | |
| VCCSA_SEL connection to | Sandy Bridge + Ivy Bridge | VCCSA_SELECT[0:1] which should be connected to VID[1:0] of the System Agent (SA) VR controller. | |
| VCCSA_VID[1:0] lines | Ivy Bridge | No change. | |
| Layout Requirement | Sandy Bridge + Ivy Bridge | The total motherboard length for a pair of consecutive PCI Express Tx lanes be length matched within 100 mils (2.54 mm) | |
| Gen3 | Ivy Bridge | No change. | |
| GT Core VR Implementation | Sandy Bridge + Ivy Bridge | Depending on the PDDG specifications, some IVB GT2 SKUs may require a new VR controller and 2 phase VCC GT core VR. | |
| | Ivy Bridge | No change. | |
| Processor PCI Express | Sandy Bridge + Ivy Bridge (PCIe Gen3): | To support Gen 3 PCI Express Graphic, the value of the AC coupling capacitor should be 180 - 265 nF. | |
| Graphics Guidelines | Ivy Bridge | No change. | |

PCIE Routing

| LANE1 | х |
|--------|-------------------|
| LANE2 | х |
| LANE3 | Mini Card1 (WLAN) |
| LANE 4 | x |
| LANE5 | х |
| LANE 6 | Onboard LAN |
| LANE7 | х |
| LANE8 | х |

USB Table

Ε


| Pair | Device |
|------|-------------------------------|
| 0 | USB3.0 port1 |
| 1 | USB3.0 port2, with Debug Port |
| 2 | USB2.0 port3 |
| 3 | x |
| 4 | x |
| 5 | Touch Panel |
| 6 | HM76 NC |
| 7 | HM76 NC |
| 8 | x |
| 9 | x |
| 10 | CARD READER |
| 11 | Mini Card (WLAN) |
| 12 | x |
| 13 | CAMERA |


SATA Table


| | SATA |
|--------|--------|
| Pair | Device |
| 0 | HDD1 |
| 1 | x |
| 2 3 | x |
| 3 | x |
| 4 | ODD1 |
| 5 | x |
| | |

D


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Table of Content OAK14 Chief River DIS A00










SSID = CPU




























































| Voltage Rail | Voltage (V) | |
|--------------|-------------|-------|
| V_PROC_IO | 1.05/1.0 | 0.002 |
| V5REF | 5 | 0.001 |
| V5REF_Sus | 5 | 0.001 |
| Vcc3_3 | 3.3 | 0.178 |
| VccADAC | 3.3 | 0.063 |
| VccADPLLA | 1.05 | 0.075 |
| VccADPLLB | 1.05 | 0.075 |
| VccCore | 1.05 | 1.73 |
| VccDMI | 1.1 | 0.047 |
| VccIO | 1.05 | 3.799 |
| VccASW | 1.05 | 0.803 |
| VccSPI | 3.3 | 0.01 |
| VccDSW3_3 | 3.3 | 0.001 |
| VccDFTERM | 1.8 | 0.002 |
| VccRTC | 3.3 | 6uA |
| VccSus3_3 | 3.3 | 0.065 |
| VccSusHDA | 3.3 | 0.01 |
| VccVRM | 1.5 | 0.147 |
| VccClkDMI | 1.05 | 0.075 |
| VccSSC | 1.05 | 0.095 |
| VccDIFFCLKN | 1.05 | 0.05 |
| VccALVDS | 3.3 | 0.001 |
| VccTX_LVDS | 1.8 | 0.04 |

Refer to chipset EDS V.1.8


check









(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C. A00 105





Fan controller NCT3940S-A










OAK14 Chief River DIS
dnesday, September 05, 2012 | Sheet 28 of


A00










SSID = SDIO































Placement: Close to Batt Connector















1/F cap: CHIF CAF C 100 20V A0003 XM/ /8.10522.511
Inductor: CHIF IND 3.3H PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: CHIF CAP POL 220U 6.3V M 6.3*4.5 /Matsuti/ 17mohm / 77.52271.09L
H/S:SIS412DNT1-CE3 / 24mohm/30mohm@4.5Vgs / 84.00412.037
L/S:SIS406DN-T1-GE3 / 11.5mohm/14.5mohm@4.5Vgs / 84.00410.037












SSID = PWR.Plane.Regulator 1p5v0p75v



| State | s3 | S5 | VDDR | VTTREF | VTT |
|------------|----|----|------|--------|-----------|
| S0 | Hi | Hi | On | On | On |
| S 3 | Lo | Hi | On | On | Off(Hi-Z) |
| S4/S5 | Lo | Lo | Off | Off | Off |

MODE

| PR4608 | Frequency | Discharge Mode | | |
|----------|-----------|------------------------|--|--|
| 200k ohm | 400kHz | Tracking Discharge | | |
| 100k ohm | 300kHz | | | |
| 68k ohm | 300kHz | Non-tracking Discharge | | |
| 47k ohm | 400kHz | Non-cracking Discharge | | |


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L Inductor: CHIP CHOKE 1.0UH PCMB104T-IROM/ 3.3mohm/ Isat =28A rms /68.1R01C.10Q O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L H/S: RJK03J6DPA-00#J5A / 10mohm/13m0hm@4.5Vgs/ 84.00036.037

L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vqs/ 84.003K3.037





1D5V PWR


1D5V S3

























SSID = User.Interface (Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. ITP/Fan Connector


A00

OAK14 Chief River DIS v, September 05, 2012 Sheet 55 SSID = SATA

SATA HDD Connector









SSID = ESATA (Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **ESATA** A00 A3 OAK14 Chief River DIS


Date: Wednesday, September 05, 2012 Sheet 57




SSID = LOM

LAN TransFormer





RJ45



Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


XFOM&RJ45


Size
A3


Document Number
A00

A00













(Blanking)

























CPU XDP

























(Blanking)








(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Free Fall Sensor


A00


A3 OAK14 Chief River DIS

Date: Wednesday, September 05, 2012 Sheet 79













LVDS Interface







HDMI Interface









N13P-GS1

| Strap Pin Logical strapping Nmae name bit#3 | | Logical strapping name bit#2 | Logical strapping name bit#1 | Logical strapping name bit#8 | | | | |
|---|----------|------------------------------------|---------------------------------|---------------------------------|------------------|---------------------|--|--|
| ROM_SCLK | | PCI_DEVID[4] | SUB_VENDOR | PCI_DEVID[5] | PEX_PLL_EN_TER_M | | | |
| | | | 0 | | 0 | | | |
| | ROM_SI | RAMCFG[3] | RAMCFG[2] | RAMCFG[2] | RAMCFG[0] | | | |
| | | | | | | | | |
| | ROM_SO | FB[1] | FB[0] | SMB_ALT_ADDR | VGA_DEVICE | | | |
| _ | | 1 | 0 | 0 | 1 | 10K ohm pull-up | | |
| | STRAPO | USER[3] | USER[2] | USER[1] | USER[0] | | | |
| _ | | 1 | 1 | 1 | 1 | 45K ohm pull-up | | |
| _ | STRAP1 | 3GIO_PADCFG[3] | 3GIO_PADCFG[2] | 3GIO_PADCFG[1] | 3GIO_PADCFG[0] | | | |
| _ | OTD + DO | PCI DEVID[3] | 0 | 0 | 0 | 5K ohm pull-down | | |
| - | STRAP2 | POT DE AID[3] | PCI_DEVID[2] | PCI_DEVID[1] | PCI_DEVID[0] | | | |
| <u> </u> | STRAP3 | SOR3 EXPOSED | SOR2 EXPOSED | SOR1 EXPOSED | SOR® EXPOSED | | | |
| | OTHER 9 | OOKS_EAR OOLD | aore_ext odeb | 0 | B SONG_ENTOSED | 5K ohm pull-down | | |
| | STRAP4 | RESERVED | PCI SPEED CHANGE GENS | PCIE MAX SPEED | DP PLL VDD33V | | | |
| - Citalit | | | 1 | - 1 | 1 | 45K ohm | | |
| | | | | | GPU | N13P-GS | | |
| | | | | STRA | P0 | PULL UP 45.3K | | |
| | | | | STRA | P 1 | PULL DOWN 4.99K | | |
| | | | | STRA | P 2 | PULL DOWN 15K | | |
| | | | | STRA | P3 | PULL DOWN 4.99K | | |
| | | | | STRA | P4 | PULL DOWN 45.3K | | |
| | | Number Value | PCB Footprint | ROM_SO | | PULL UP 10K | | |
| 8621(DIS_ROM SI) 64.20025.6DL 20KR2F-L-GP R402H16 | | | | ROM_SCLK | | PULL UP 4.99K | | |
| | | 5025.6DL 15KR2F | | | VRAM | ROM_SI pin | | |
| | | 4825.6DL 34K8R2 5325.6DL 45K3R2 | | 128M1 | 16 DDR3 Samsung | Pull down 24.9K ohm | | |
| 521 | | 0325.6DL 45K3K2 | | K4W2 | G1646E-BC11 | Full down 24.9K onm | | |
| 521 521 | | J143JDDL 3UK1K4 | | 128M* | *16 DDR3 Hynix | Pull down 30K ohm | | |
| 521 521 521 521 521 | | 4925.6DL 24K9R2 | E L CD DAOOU16 | | | | | |

N13M-GSR


Table 4. Binary Strap Mode Mapping

| Strap Pin Name | Strap Mapping | Resistance | Polarity |
|----------------|----------------|------------|--|
| ROM_SCLK | SMB_ALT_ADDR | 10k Ω | Pull-down to GND |
| ROM_SI | SUB_VENDOR | 10k Ω | Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM |
| ROM_SO | VGA_DEVICE | 10k Ω | Pull-down to GND (no display) |
| STRAP0 | RAM_CFG[0] | 10k Ω | See Note |
| STRAP1 | RAM_CFG[1] | 10k Ω | See Note |
| STRAP2 | RAM_CFG[2] | 10k Ω | See Note |
| STRAP3 | RAM_CFG[3] | 10k Ω | See Note |
| STRAP4 | PCIE_MAX_SPEED | 10k Ω | Pull-down to GND |


| GPU | N13M-G | Š | | | | | | | | | | |
|----------------------|-----------|-----|--------|------|-----|------|------|-----|------|-------|-----|-----|
| STRAP 4 | PULL DOWN | 10K | | | | | | | | | | |
| ROM_SCLK | PULL DOWN | 10K | | | | | | | | | | |
| ROM_SO | PULL DOWN | 10K | | | | | | | | | | |
| ROM_SI | PULL DOWN | 10K | | | | | | | | | | |
| VRAM | STRAP |) | S | TRAP | 1 | | TRAP | 2 | | STRAP | 3 | |
| 128M*16 DDR3 Samsung | PULL UP | 10K | PULL I | JP | 10K | PULL | DOWN | 10K | PULL | UP | 10K | Oxe |
| 128M*16 DDR3 Hynix | PULL DOWN | 10K | PULL I | NWOC | 10K | PULL | UP | 10K | PULL | UP | 10K | 0x0 |
| 256M*16 DDR3 Samsung | PULL UP | 10K | PULL I | NWO | 10K | PULL | DOWN | 10K | PULL | DOWN | 10K | 0x1 |
| 256M*16 DDR3 Micron | PULL UP | 10K | PULL D | NWO | 10K | PULL | UP | 10K | PULL | DOWN | 10K | 0x5 |

4/9 update GPU strappin







Frame Buffer Patition A-Lower Half




Frame Buffer Patition A-Upper Half




Frame Buffer Patition B-Lower Half




Frame Buffer Patition B-Upper Half






1/P cap: 100 25V K0805 X5R/ 78.10622.51L Inductor: CHIP CHR 0.360B FCML047-830MB 1.05mohm/ Isat -60A rms68.R3610.20S O/P cap: CHIP CAP 4700F 2V EEFSX00471XJ, 3.5Arms Panasonic/79.47719.2BL R/S: RR03150PA-0813A / 10mohm/13mbm84.579gF 84.0035.037





1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core VGA_Core should ramp-up before 1D5V_VGA_S0 1D5V_VGA_S0 should ramp-up before 1D05V_VGA_S0 1.05V +/- 5% VCCP CPII 1D05V VGA S0 2.872A PU9303 AO4468, SO-8 Decap Id=?A, Qq=9~12nC Rdson=17.4~22m ohm PC9308 SC10U6D3V3MX-GF OPS AO4468-GP 84.04468-GP 84.04468.037 2nd = 84.02659.037 3rd = 84.04178.037 4th = 84 PC9305 SC10U6D3V3MX-GP 1D05V VGA S0 I OPS 2 **Discharge Circuit** 0R0402-PAF PQ9305 ME2N7002DKW-G-GP ~ @<u>~</u> PR9313 OPS 100KR2J-1-GP 22,27,92 DGPU_PWROK >>> PR9307 1 QPS 1KR2J-1-GP PC9306 SCD1U25V2KX-GP



NV do not need 1.8V

M14 DIS

Wistron Corporation
21F, 38, Sec. 1, Hain Ta Wü Rd., Heichih,
Taipel Heien 221, Telwan, R.O.C.

Filide DISCRETE VGA POWER

Size Document Number OAK14 Chief River DIS A00
Date: Wednesday, Satember 05, 2012 Shoet 83 of 105

(Blanking)




(Blanking)




SSID = SDIO (Blanking)








Chief River Platform Power Sequence (AC mode) Red Words: Controlled by EC GPIO KBC GPIO34 control power on by 3V_5V_EN KBC GPIO43 to PCH PCH to KBC GPI000 KBC GPO84 to PCH Press Power Button 3D3V AUX KBC Platform to KBC PSL_IN2 KBC GPIO20 to PCH After Power Button PCH to KBC GPIO44 PCH to KBC GPI001 PM_SLP_S3# KBC GPIO47 to LAN Enable by PM_SLP_S4# DDR_VREF_S3(0.75V) 0D75V_S0 1D8V_S0 & 1D5V_S3 power ready VCC_GFXCORE KBC GPI077 to PCH PCH to CPU PCH to CPU 1ms< t25 <100ms PCH to all system N13M-GS Power-Up/Down Sequence PCH GPIO54 output 8209A_EN/DEM_VGA(Discrete only) RT8208 PGOOD VGA_CORE,1D05V_VGA_S0 1D5V_VGA_S0,3D3V_VGA_S0 For power-down, reversing the ramp-up sequence is recommended












OAK14 DIS CLK Block Diagram




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **CLK Block Diagram** OAK14 Chief River DIS A00

5


3

2

Thermal Block Diagram





Audio Block Diagram





| ersion | Date | PAGE | Description of Required Change |
|--------|------|------|--|
| X01 | 5/10 | P38 | Dummy R3818 R3813 for DT Mode |
| X01 | 5/10 | P20 | Change CLK_PCIE_WLAN_REQ# PU from 3D3V_S5 to 3D3V_S0 & change port 3 to port 2(non AOAC) |
| X01 | 5/10 | P86 | Dummy R8613 (for N13M-GS1 strappin) |
| X01 | 5/28 | | Update connector list(5/28) for X01 |
| X01 | 5/30 | P49 | Add TPNL1 (USB20 port#3) |
| X01 | 5/30 | P29 | Add delay circuit for Audio Jack JD pin |
| X01 | 5/30 | P59 | Change RJ45 Conn |
| X01 | 6/1 | P38 | Stuff PQ3801 PR3814 PR3815 for DT mode |
| X01 | 6/1 | P37 | Change R3713 to 10k for sequence timming |
| X01 | 6/1 | P31 | Change R3118 to 20k for sequence timming |
| X01 | 6/1 | P69 | Add KBL1 and keyboard backlight function |
| X01 | 6/1 | P27 | Change PCB version from X00 to X01 |
| X01 | 6/5 | P46 | Fine tune the level of 1d5v_vga_s0: PR4601 (47K -> 57.6K) |
| X01 | 6/5 | P58 | Add TVS at combo JACK & RJ45 for EMI request |
| X01 | 6/5 | P18 | Move the KB_LED_BL_DET from GPIO5 to GPIO4 |
| X01 | 6/11 | | Implement EMI change request 6/11 |
| X01 | 6/11 | P27 | Delete RN2702 , DY R2716, Stuff R2717 For DT Mode |
| X01 | 6/11 | P21 | Add VRAM detect circuit at PCH_GPIO57 |
| X01 | 6/11 | P51 | Change D5101 to 83.00056.G11 for lower internal cap |
| X01 | 6/12 | P18 | Move USB2.0 from port4# to port2# |
| X01 | 6/12 | P49 | Modify CAMERA1 to CAM1 |
| X01 | 6/13 | P61 | Separate the USB3.0 PWR to USB30_VCCA & USB30_VCCB |
| X01 | 6/14 | P49 | Add LCD Back Light control circuit from KBC GPI033 |
| X01 | 6/14 | P40 | implement Power team request item |
| X01 | 6/15 | P31 | Change C3102=C3103=18pf for Xtal vendor request |
| X01 | 6/15 | P62 | Modify cap value for USB30_VCCA & USB30_VCCB |
| X01 | 6/18 | P69 | DY the Keyboard back light parts, add R6916 for PU |
| X01 | 6/18 | P61 | Change TC6102 & TC6104 to 78.10710.52L; TC6103 to 79.10710.60L |
| X01 | 6/18 | P20 | Move WLAN from PCIE 4# to PCIE 3# |
| X01 | 6/18 | P51 | implement EMI team request item (6/15) |
| X01 | 6/18 | P69 | Remove R6916 Stuff R6912 |
| X01 | 6/18 | P69 | Change Q6801~Q6805 & Q6902 to 84.00144.P11 |





| Version | Date | PAGE | Description of Required Change |
|---------|------|------|---|
| A00 | 9/4 | | change 0 ohm to short pad |
| A00 | 9/4 | | combine CM choke & 0 ohm |
| A00 | 9/4 | | change close gap & DB1 to symble with solder mask |
| 00A | 9/4 | 27 | change PCB version from SC to -1 |
| A00 | 9/4 | 74 | Replace EC7401 ~ EC7410 from 10p to 6.8p |
| A00 | 9/4 | 61 | Remove CM Choke at USB3.0 side, dummy U6204 U6205 |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Change History

Size Document Number Rev

A00

A3 OAK14 Chief River DIS

Date: Wednesday, September 05, 2012 Sheet 106 of