

Compal Confidential

Schematics Document

Intel

ARRANDALE with IBEX PEAK-M

U3X

LA-5792P


2010-06-21

REV:1.0

Security Classification		Compal Secret Data		Title	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	SCHEMATIC, MB A5791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401831
Date:				Thursday, July 15, 2010	Sheet 1 of 55

U3/U32 USB2.0 / U3L


Fan Control
Page 4



Voltage Rails (O MEANS ON X MEANS OFF)

<div>power plane</div> <div>State</div>	+RTCVCC	+B +3VL	+5VALW +3VALW	+1.05VM_LAN	+3VM +1.05VM	+1.5V +1.05V +3V	+5VS +3VS +1.5VS +VCC_GFXCORE +VCCP +CPU_CORE +1.05VS +1.8VS +0.75VS +1.2VS
S0	O	O	O	O	O	O	O
S3 / DC	O	O	O	O	X	O	X
S3 / AC	O	O	O	O	O	O	X
S3 / S4 / S5 WoLAN	O	O	O	O	X	X	X
S5 S4/AC	O	O	O	O	O	X	X
S5 S4/ Battery only	O	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X	X

Symbol Note :



@ : means just reserve , no build
CONN@ : means ME part.

Install below 45 level BOM structure for ver. 0.1

45@ : means just put it in the BOM of 45 level.

Install below 43 level BOM structure for ver. 0.2

LV: LV@+FEL@+LC@+HQE@+USB3@
VA: VA@+LC@+SW@+LVDS@+USB2@
VE: VA@+VE@+FEL@+LVDS@+USB2@
LV WO/HQE USB3: LV@+FEL@+LC@+LVDS@+USB2@
LV W/HQE WO/USB3: LV@+FEL@+LC@+HQE@+USB2@
U3L(VA): VA@+LC@+SW@+LVDS@+USB2@
U32(LV WO/HQE W/USB3): LV@+FEL@+LC@+LVDS@+USB3@









SMBUS Control Table

	SOURCE	BATT	XDP	SODIMM	CLK CHIP	MINI CARD	DOCK	NIC	THERMAL SENSOR	G-SENSOR
SMB_EC_CK1 SMB_EC_DAI	SMSC1098	V	X	X	X	X	X	X	X	X
SMBCLK SMBDATA	Calpella	X	V	V	V	V	V	X	X	V
SML0CLK SML0DATA	Calpella	X	X	X	X	X	X	V	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	X	X	V	X


Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra / Rc	100K +/- 5%			
Board ID	Rb / Rd	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Layout rule: 10mil width trace
length < 0.5", spacing 20mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	SCHEMATIC, MB A5791
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	401831
				Rev	F
				Date:	Thursday, July 15, 2010
				Sheet	4 of 55



CFG Straps for PROCESSOR

CFG0 R67 1 2 3.01K_0402 1%

PCI-Express Configuration Select
1: Single PEG
CFG0 0: Bifurcation enabled
Not applicable for Clarkfield Processor

CFG3 R69 1 2 3.01K_0402 1%

CFG3-PCI Express Static Lane Reversal
CFG3 1: Normal Operation
0: Lane Numbers Reversed
15 -> 0, 14 -> 1,


CFG4 R70 1 2 3.01K_0402 1%


CFG4-Display Port Presence
CFG4 1: Disabled: No Physical Display Port
attached to Embedded Display Port
0: Enabled: An external Display Port
device is connected to the Embedded
Display Port





CFG7 R68 1 2 3.01K_0402 1%


Only temporary for early CFD samples (rPGA/BGA)

Security Classification		Compal Secret Data		Title	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	SCHEMATIC, MB A5791	Rev F
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	401831
Date: Thursday, July 15, 2010				Sheet 5 of 55	













For ME/iAMT debug

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	SCHEMATIC, MB A5791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	401831	F
Date:				Thursday, July 15, 2010	Sheet	9 of 55


DDR3 SO-DIMM B
REVERSE +1.5V




Layout Note:
Place near JDIMMB



Layout Note:
Place near JDIMMB.203 & JDIMMB.204







Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	SCHEMATIC, MB A5791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					401831	F
				Date:	Thursday, July 15, 2010	Sheet 10 of 55





Note





Main Source:
RTM875N-632-VB-GRT
2nd Source:
ICS91RS3197AKLFT
2nd Source(low power):
RTM890N-632-GRT
Add R110 R110 Del R112




PIN	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz











09/18 DG V2.0



Security Classification		Compal Secret Data		Compal Electronics, Inc. <i>Schematic, MB A579I</i>	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	401831
				Date:	Thursday, July 15, 2010
				Sheet	16 of 55




07/08 Add Form for NDCP Comment




LV mode : Do not Need

VP mode : Need



HOE LVDSA0+ LVDS@ 2 R1842 1 0.0402 5% HOE LVDSA0+ R	R1240 LVDS@ 1 0.0402 5% GMCH LVDSAC+
HOE LVDSA0- LVDS@ 2 R1843 1 0.0402 5% HOE LVDSA0- R	R1242 LVDS@ 1 0.0402 5% GMCH LVDSAC-
HOE LVDSA1+ LVDS@ 2 R1844 1 0.0402 5% HOE LVDSA1+ R	R1244 LVDS@ 1 0.0402 5% GMCH LVDSA0+
HOE LVDSA1- LVDS@ 2 R1845 1 0.0402 5% HOE LVDSA1- R	R1246 LVDS@ 1 0.0402 5% GMCH LVDSA0-
HOE LVDSA2+ LVDS@ 2 R1846 1 0.0402 5% HOE LVDSA2+ R	R1248 LVDS@ 1 0.0402 5% GMCH LVDSA1+
HOE LVDSA2- LVDS@ 2 R1847 1 0.0402 5% HOE LVDSA2- R	R1250 LVDS@ 1 0.0402 5% GMCH LVDSA1-
HOE LVDSA3+ LVDS@ 2 R1848 1 0.0402 5% HOE LVDSA3+ R	R1252 LVDS@ 1 0.0402 5% GMCH LVDSA2+
HOE LVDSA3- LVDS@ 2 R1849 1 0.0402 5% HOE LVDSA3- R	R1254 LVDS@ 1 0.0402 5% GMCH LVDSA2-
HOE LVDSB0+ LVDS@ 2 R1850 1 0.0402 5% HOE LVDSB0+ R	R1230 LVDS@ 1 0.0402 5% GMCH LVDSBC+
HOE LVDSB0- LVDS@ 2 R1851 1 0.0402 5% HOE LVDSB0- R	R1232 LVDS@ 1 0.0402 5% GMCH LVDSBC-
HOE LVDSB1+ LVDS@ 2 R1852 1 0.0402 5% HOE LVDSB1+ R	R1234 LVDS@ 1 0.0402 5% GMCH LVDSB0+
HOE LVDSB1- LVDS@ 2 R1853 1 0.0402 5% HOE LVDSB1- R	R1236 LVDS@ 1 0.0402 5% GMCH LVDSB0-
HOE LVDSB2+ LVDS@ 2 R1854 1 0.0402 5% HOE LVDSB2+ R	R1238 LVDS@ 1 0.0402 5% GMCH LVDSB1+
HOE LVDSB2- LVDS@ 2 R1855 1 0.0402 5% HOE LVDSB2- R	R1240 LVDS@ 1 0.0402 5% GMCH LVDSB1-
HOE LVDSB3+ LVDS@ 2 R1856 1 0.0402 5% HOE LVDSB3+ R	R1242 LVDS@ 1 0.0402 5% GMCH LVDSB2+
HOE LVDSB3- LVDS@ 2 R1857 1 0.0402 5% HOE LVDSB3- R	R1244 LVDS@ 1 0.0402 5% GMCH LVDSB2-





Pin name	Description
X1	LVDS Single/Dual selector (L: Single-Link, H: Dual-Link)
X2	RXX Power Down (L: Active for 30bit Color, H: Power Down for 18/24 bit Color)
X3	RXD Power Down (L: Active for 24/30bit Color, H: Power Down for 18 bit Color)
X4	TXE Power Down (L: Active for 30bit Color, H: Power Down for 18/24 bit Color)
X5	TXD Power Down (L: Active for 24/30bit Color, H: Power Down for 18 bit Color)
RS0	EEPROM Capacity (size) setting 12C type 0: 2K, 1: 4K, 2: 8K, 3: 16K, 4: 32K-512K Microwrite type 1: 2K, 2: 4K, 3: 8K, 4: 16K, 5: 32K, 6: 64K
ST0	NPUI/T selector 0: 12C/ONVDS, 2: 4-write, 3: NO MPU
ST1	EEPROM setting 0: 12C, 1: 8P, 2: Microwrite 8bit, 3: Microwrite 16bit
FIM	MPU 17F 12C slave address selector 0: 0x2C(W), 0x2D(R) 1: 0x5C(W), 0x5D(R)
ALSB	FPD Link array switch (L: VESA, H: JEIDA)
RA0	EEPROM BANK setting: ROW control data 0-7
RA1	
RA2	



CRT





Remove reserve circuit: EMI reserve circuit



LCD

LCD POWER CIRCUIT



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	SCHEMATIC, MB A5791
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev F
Date:	Thursday, July 15, 2010	Sheet	21	of	55

EQUALIZATION SETTING:
[PC1,PC0]=00,8dB
[PC1,PC0]=01,4dB (Recommended)
[PC1,PC0]=10,12dB
[PC1,PC0]=11,0dB

Follow Intel
Feedback putting
2.2K ohm

0824 EMI requirement

0824 EMI requirement


2009/07
Modify


HDMI Connector

2009/07
Modify


07/10 Modify Q108 route


Security Classification		Compal Secret Data		Title	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401831	F
Date: Thursday, July 15, 2010				Sheet	22 of 55











Function Select					
UDIO3	UDIO4	VPPEN0	SD	MS	
0	0	0	X	X	
0	0	1	X	X	Enable
0	1	0	X		Enable
0	1	1	X	Enable	Enable
1	0	0	Enable	X	X
1	0	1	Enable	X	Enable
1	1	0	Enable	Enable	X
1	1	1	Enable	Enable	Enable









Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date		2009/6/19	Deciphered Date	2009/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC, MB A5791	
					Document Number	Rev
					401831	F
Date:		Thursday, July 15, 2010		Sheet	27	of 55


TPM 1.2 Conn




Bluetooth



BUZZER



LED Circuit





1208 Dimmer circuit

WLAN (Mini Card1)


Reserve for port80 card use for FCS in factory side. 10/17

Killer switch




GUTS(Mini Card3)

(+1.5VS=0.5A) (+3VS=1A)




SSD(Mini Card2)


Add Tx debug



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title	SCHEMATIC, MB A5791
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401831	Rev	F	
Date	Thursday, July 15, 2010	Sheet	29	of	55







TouchPad




2008-04-29 NECP request


INT_KBD CONN.









Close to JEXP1








2008-03-05 EMI



Security Classification	Compal Secret Data		Compal Electronics, Inc	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title				SCHEMATIC, MB A5791
Document Number				401831
Date				Thursday, July 15, 2010
Sheet				32 of 55








Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2009/6/19		Deciphered Date		2009/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				SCHEMATIC, MB A5791			
				Document Number			
				401831			
				Rev F			
				Date: Thursday, July 15, 2010			
Sheet 33 of 55							



USB_EN Hi=Enable, Low=Disable IP0D USB power


	BIOS MENU	S0	S3	S4	S5
AC	ON	ON	ON	ON	ON
DC	OFF	ON	OFF	OFF	OFF

Function/B CONN.



09/01 Add for tune vgate falling-time

Update Symbol



Security Classification		Compal Secret Data		Title	
Issued Date	2009/6/19	Deciphered Date	2009/12/31	SCHEMATIC, MB A5791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					401831
				Date:	Thursday, July 15, 2010
				Sheet	36 of 55

+3VALW to +3VM Transfer

The schematic diagram illustrates the +3VALW to +3VM Transfer circuit. Key components and connections include:

- Inputs:** +3VALW and +3VM (1.5A).
- Resistors:** R773 (47K_0402_5%), R774 (4.7K_0402_5%).
- Capacitors:** C80 (0.1u_0402_16V7K-N), C799 (10u_0805_10V4Z), C814 (0.1u_0402_16V4Z-N).
- MOSFETs:** Q40 (Si2301CDS-T1-GE3_SOT23-3), Q43 (2N7002_SOT23-3).
- Other Labels:** 30.49 PM_SLP_LAN#, 0824 Fix inrush current (highlighted in a dashed oval).

Discharge circuit-2 for V-M

+1.5VS_VDDQ_PP discharge

+1.5VS_CPU_VDDQ

R2084
220_0603_5%

SUSP 2 G

Q115
SSM3K7002FU_SC70-3

09/14 Reserve for S3
power saving

+3VALW to +3VS Transfer

The diagram illustrates the +3VALW to +3VS Transfer circuit. It features a 3+ BIAS input connected to a 330K 0402 5% resistor (R776). The circuit is controlled by a RUNON signal and a SUSP2 signal. A central node, connected to both RUNON and SUSP2, drives the gates of two MOSFETs: U45 (AO4430L S08) and Q45A (2N7002KD/W 2N SOT-363-B). The output of the circuit is a 4.5A current source, which is connected to a 100U 0603 5.3V6M capacitor (C805) and a 100K 0402 5% resistor (R778). The circuit also includes a 0.01U 0402 25V7K-N capacitor (C808) and a 4.5A current source. The output is labeled 100U 0603 5.3V6M.

+1.05V_M_LAN to +1.05VM Transfer

The schematic diagram illustrates the transfer of power from the +5V_ALV supply to the +1.05VM_LAN supply. The circuit includes a 3.3V regulator (R943) and a 2.5A current source (U55 VE@ SI7326DN-T1-GE3_PAK1212-8-5). The output of the current source is connected to a 330uF, B2, 35M, R15M capacitor. The circuit is powered by +5V_ALV and +1.05VM_LAN. A note indicates to modify Q58 for AMT.

+1.5V to +1.5VS Transfer

08/06 S3 Power Reduction
08/21 Add the voltage divider and Cap
04/8 C47nag RC timing to 36.5k and 2200P

[illegible]


+5VALW to +5VS Transfer

The diagram shows a voltage transfer circuit from +5VALW to +5VS. An AD4430L SO8 op-amp (U46) is configured as a voltage follower. The non-inverting input (+) is connected to +5VALW. The inverting input (-) is connected to the output and a feedback network consisting of a 10k resistor (R2099) and a 0.01uF capacitor (C1570) to ground. The output is connected to +5VS through a 100uF capacitor (C810) and a 10V capacitor (C811). The output current is labeled 4.5A.






Discharge circuit-1

The diagram shows seven parallel discharge paths. Each path includes a MOSFET (Q50-Q56) and a resistor (R781-R787). The MOSFETs are 2N7002 or 2N7002-KDW. The resistors are 470 ohms or 22 ohms, 5% tolerance. The gates are connected to SUSP or SYSON#. The sources are grounded. The drains are connected to various voltage sources: +1.05V, +3V, +1.5V, +1.5V, +5V, +1.8V, and +0.75V.

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2009/6/19	Deciphered Date	2009/12/31	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A5791		
				Size	Document Number 401831	Rev F
				Date:	Thursday, July 15, 2010	Sheet 37 of 55




Vin Detector			
	Max.	typ.	Min.
H-->L	18.234	17.841	17.449
L-->H	17.597	17.210	16.813




ACIN			
Precharge detector			
	Min.	typ.	Max
H-->L	14.589V	14.84V	15.243V
L-->H	15.562V	15.97V	16.388V

BATT ONLY			
Precharge detector			
	Min.	typ.	Max
H-->L	4.92V	5.1V	5.25V
L-->H	6.062V	6.244V	6.43V






	Max.	typ.	Min.
L-->H	13.741	13.483	13.228
H-->L	13.028	12.786	12.541


Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2009/06/24				Deciphered Date			
2009/06/24				2009/06/24				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				SCHEMATIC, MB A5791			
Date: Thursday, July 15, 2010				U3				Rev F			
Sheet 39 of 55											



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/06/24	Deciphered Date	2009/06/24	Title	SCHMATIC, MB A5791
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev F
				Custm	401831
				Date: Thursday, July 15, 2010	Sheet 41 of 55







Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Schematic	Rev.
1	44	PWR-CPU_CORE	2009/08/04	COMPAL	Change the CPU current gaing meet Arrandale CPU	DEL(SD028100180 S RES 1/16W 1K +-5% 0402) Location :PR135 PR140 ADD(SD028100180 S RES 1/16W 1K +-5% 0402) Location :PR136 PR139		0.1
2	44	PWR-CPU_CORE	2009/08/04	COMPAL	Change the resiter value to same with common circuitry	Change (SD028470280 S RES 1/16W 47K +-5% 0402) to (SD000009080 S RES 1/16W 1.91K +-1% 0402) Location :PR146		
3	41~49	PWR-1.5VP, 1.05VSP, VCCPP, 1.05VM	2009/08/04	COMPAL	Change the output capacity to same with common circuitry	Change (SGN00000500 S NBO CAP 330U 2.5V M Y NOJ H2.0) to (SGA19331360 S POLY C 330U 6.3V M D3L ESR25M TPE H2.8) Location :PC68 PC75 PC89 PC211		
4	39	PWR-Charger	2009/08/04	COMPAL	Change the schematic to same with common circuitry	Change (SB000009610 S TR SSM3K7002FU 1N SC70-3) to (SB301150000 S TR DTC115EUA NPN (UMT3)) Location :PQ12 ADD (SCSB715F000 S SCH DIO RB715F UMD3) Location:PD20		
5	39	PWR-1.5VSP VCCPP	2009/08/04	COMPAL	Change the MOSFET to meet NECP rule	Change (SB00000DA00 S TR SI4634DY-T1-E3 1N SO8) to (SB00000LC00 S TR SI4166DY-T1-GE3 1N SO8) Location :PQ31 PQ35		
6	44	PWR-CPU_CORE	2009/08/04	COMPAL	Change the schematic to same with common circuitry	Change (SD028470280 S RES 1/16W 47K +-5% 0402) to (SD000009080 S RES 1/16W 1.91K +-1% 0402) Location :PR146		
7	46	PWR-VCC_GFXCOREP	2009/08/04	COMPAL	FOR INTESIL suggest to add 0 ohm resister	ADD (SD013000080 S RES 1/10W 0 +-5% 0603) Location :PR280 281		
8	48	PWR-0.75VSP/1.8VP	2009/08/04	COMPAL	ADD two posester for HW request	ADD(SL2000000S00 S THERM_ 470 +-50% PRF18BA471QB5RB 0603) Location :PR278 PR279		
9	46	PWR-VCC_GFXCOREP	2009/09/30	COMPAL	FOR HW POWER BUDGUT	Change(SB00000CG00 S TR AO4466 1N SO8) to(SB000008L80 S TR SI7686DP-T1-E3 1N POWERPAK SO8) Location :PQ43		
10	48	PWR-0.75VSP/1.8VP	2009/09/30	COMPAL	For HW power saving enable request	ADD(SB000009080 S TR SSM3K7002F 1N SC59-3) Location :PQ50		
11	46	PWR-VCC_GFXCOREP	2009/09/30	COMPAL	FOR HW POWER BUDGUT	Change(SB00000DA00 S TR SI4634DY-T1-E3 1N SO8) to(SB00000F000 S TR SI7170DP-T1-GE3 1N POWERPAK SO8) Location :PQ44		
12	47	PWR-INV_9VP	2009/09/30	COMPAL	For customer adjust current limit	Change(SD021180D80 S RES 1W .018 +-1% 2512) to(SD021120D80 S RES 1W .012 +-1% 2512) Location :PR204		
13	48	PWR-0.75VSP/1.8VP	2009/09/30	COMPAL	For HW power saving enable request	ADD(SD034100280 S RES 1/16W 10K +-1% 0402) Location :PR282		
14	48	PWR-0.75VSP/1.8VP	2009/09/30	COMPAL	For HW power saving enable request	ADD(SD034100380 S RES 1/16W 100K +-1% 0402) Location :PR283		
15	39	PWR-Charger	2009/09/30	COMPAL	Change the CP point to 65W	Change(SD034100280 S RES 1/16W 10K +-1% 0402) to(SD034110280 S RES 1/16W 11K +-1% 0402) Location :PR62		
16	48	PWR-0.75VSP/1.8VP	2009/09/30	COMPAL	For HW power saving enable request	ADD(SE076104KN0 S CER CAP .1U 16V K X7R 0402) Location :PC228		

Compal Electronics, Inc.

Title	SCHEMATIC, MB A5791	Rev	F
Document Number	401831	Date	Thursday, July 15, 2010
Sheet	50	of	55

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS
UNCLASSIFIED INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Schematic	Rev.
1	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	ADD(SB0000009080 S TR SSM3K7002F 1N SC59-3) Location :PQ50		0.1
2	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	ADD(SD034100280 S RES 1/16W 10K +-1% 0402) Location :PR282		
3	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	ADD(SD034100380 S RES 1/16W 100K +-1% 0402) Location :PR283		
4	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	ADD(SE076104KN0 S CER CAP .1U 16V K X7R 0402) Location :PC228		
5	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	DEL(SE076104KN0 S CER CAP .1U 16V K X7R 0402) Location :PC200		
7	48	PWR-0.75VSP/1.8VP	2009/09/30	NEC	For HW power saving enable request	DEL(SD034100280 S RES 1/16W 10K +-1% 0402) Location :PR257		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS INFORMATION THAT IS UNCLASSIFIED, BUT IS NOT TO BE RELEASED TO THE PUBLIC OR TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF ROU DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
SCHEMATIC, MB A5791		
Drawing Number		Rev
401831		F
Date:	Thursday, July 15, 2010	Sheet 50 of 55

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	20		7/28	NECP	NECP comment	Change Y13 from 8MHZ 20PF 50PPM X8A008000IK1H to 8MHZ 20PF +-20PPM X5H008000DK1H	0.2
2	31		7/28	Compal	Auto wake up	Connect EC_EMAIL_BTN to R1704 pull high	0.2
3	37		7/28	Compal	System can not wake on LAN	Del Q57 Add Q40, Q41, R772 on LV and VE model	0.2
4	28		7/28	Compal	System can not power on with BT	Change BT_DET# from PCH to ENE3810 GPIO06	0.2
5	10		7/28	Compal	DIMM II can not use	Change DIMMII_SAL from GND to pull high 10K ohm	0.2
6	21		7/28	NECP	NECP comment	Remove MSEN # and REF_GND	0.2
7	4		8/6	Compal	S3 Power Reduction	Add reset and Gate circuit for reduce S3 power consumption.	0.2
8	31		8/6	Compal	HQE button signal is NC	Connect to KB926 GPIO41	0.2
9	23		8/6	Compal	Power leakage from OZ888	Change U83 and U129 power source to +3VS and add Gate for MMI_LED	0.2
10	28		8/20	NECP-AI	TPM timing sequence	Add SUS_STAT# for meet TPM timing requirement and change TPM CONN	0.2
11	34		8/20	Compal	USB3.0 CONN	Add JUSB4/5 for co-lay USB 2.0/3.0	0.2
12	11, 21		8/20	NECP	SUPER I/O reference CLK	Add reference CLK for superIO from CLK_GEN	0.2
13	31		8/20	Compal	EC debug port	Add Tx/Rx from EC to Mini card2 for debug	0.2
14	37		8/21	NECP	NECP commet for MOS-FET Spec	Add the voltage divider and soft star circuit	0.2
15	31, 37		8/21	NECP-AI	iAMT timing requirement - M_PWROK<->VccLAN	Add SLP_M# signal control by EC and remove SLP_LAN to control +1.05VM power rail	0.2
16	34		8/21	Compal	USB EMI requirement	Add COMM-CHOKE for USB	0.2
17	23		8/24	NECP	OZ888 power sequence	Change Enable pin to +3VS	0.2
18	37		8/24	NECP	+3VM inrush current	Change C814 to 0.1uF	0.2
19	12		8/24	Compal	SATA port re-ddfine for BIOS	Port 0:SSD; Port 1: HDD; Port4:ODD; Port5: eSATA	0.2
20	33, 34		8/24	Compal	USB 3.0 and e-SATA pin definition problem	Update JUSB1, JUSB2, JESATA CONN pin definition	0.2
21	34		8/24	Compal	UPD720200 boot-up sequence	Use USB_RST# to reset	0.2
22	22		8/24	Compal	Set up 4db for EQUALIZATION SETTING:	Change Pin 10,3,4 of ASM1442 to Low,High,High	0.2
23	15		8/25	Compal	Set up for distinguish SKU	Add pull down for GPIO 36 and GPIO 37	0.2
24	11,13,18, 23,26,34		8/27	NECP	NECP comment	Change X1,X1,Y4,Y5,Y11,Y12 to 20PPM	0.2
25	21		8/27	NECP	NECP comment	Add C7,C8 for EDID_CLK and EDID_DATA.	0.2
26	27		8/27	Compal	U87 will be EOL.	Co-lay U7 for tri-run.	0.2
27	23		8/30	NECP	NECP comment	Update OZ888 circuits	0.2
28	21		8/31	NECP	INV current protect	Change F3 to 5A	0.2
29	23		8/31	NECP	IO current protect	Add R115, R116, R117 posestor for NECP comment	0.2
30	36		9/01	NECP	Add for tune vgate falling-time	Add U131, R38 for NECP comment	0.2
31	23		9/01	NECP	Add for discharge	Add Q112, Q113 for NECP comment	0.2
32	34		9/01	NECP	USB	Add R118, R119, R120, R121 for USB2.0 layout	0.2
33	33		9/02	Compal	Wrong connection in USB port.	Switch signal of R1729,R1730	0.2
34	18		9/02	Compal	Add for EMI test	Add L7-L14	0.2
35	29		9/14	Compal	The power of WLAN card can't be turn on.	Add pull-high to WLANPW_DIS#	0.3
36	33		9/14	Compal	The signals of ESATA are swap.	Swap SATA_PTX_C_DRX_P4 and SATA_PTX_C_DRX_N4	
37	21		10/1	Compal	Already mount in sub board.	Remove form M/B	
38	18		11/2	Compal	Add L11-L18>Delete R1945-R1965 (exclude R1952,R1957,R1963)		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS UNCLASSIFIED AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED HEREIN MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title

SCHEMATIC, MB A5791

Document Number

401831

Date

Thursday, July 15, 2010

Rev

F

Sheet

52

of

55

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	22, 37, 45		10/26	NECP	System power on when insert AC	Change B+_BIAS circuit	0.4
2	21		10/29	Compal	Remove reserve circuit	Remove reserve circuit: EMI reserve circuit	0.4
3	27		10/29	Compal	Remove Co-lay circuit	Remove Co-lay circuit: speaker trace	0.4
4	30		10/31	Compal	Remove Jump	Remove Jump: HDD/ODD power	0.4
5	34		10/31	Compal	USB3.0 power switch can not enable.	Change U104/U105	0.4
6	4, 5		11/3	Compal	Remove reserve circuit	Remove reserve circuit: XDP	1.0
7	21		11/4	NECP	Add panel ID for HQE	Add LCDCH_DET_2 signal to JLCD1 Pin19	1.0
8	30, 34		11/4	NECP	USB3.0 power switch	Add control signal USB3.0_EXTTPWR_OFF	1.0
9	35		11/4	NECP	Change WLAN LED power	Add resistor to JFUN1 Pin25	1.0
10	35		11/4	Compal	ESD protect	Add C15, C16 for ESD team recommend.	1.0
11	23		11/8	NECP	LED On immediately after Power turned On	Add U6, Delete R2012	1.0
12	13		11/8	Compal	BOM for USB3.0	Modify C1005, C1006, R2048 BOM for USB3.0	1.0
13	21		11/9	NECP	Display OFF circuit	Modify DISPLAY_OFF circuit to follow NECP recommend	1.0
14	30, 31, 34		11/9	NECP	Rename for Net	USB_EN# --> USB_EN; USB3.0_EXTTPWR_OFF --> USB3.0_EXTTPWR_ON	1.0
15	23		3/8	NECP	Some particular memory card can't be detected.	Change R2004 from 33 ohm to 0 ohm	1.0
16	30, 34		3/19	NECP	NEC comment	Use TEPSLD1A157M(40)12R for 150u capacitor.	1.0
17	33		4/8	NECP	Faildchild's bus-switch fail when EA test.	Use TS3USB221RSER for USB bus-switch	1.0
18	37		4/8	NECP	Abnormal auto-reboot happen when S3 test	Chnage RC timing to 36.5K and 2200P	1.0
19	21		4/8	NECP	2nd and 3rd source fail when EA test	Use 74AHCT1G125GW for H/V sync buffer	1.0
20	26		4/8	Compal	1.6mm of height is over 1.5mm of limit-height	Change C545 from 1.6mm to 1.25mm	1.0
21							
22							
23							
24							
25							
26							
27							
28							
29							
30							
31							
32							

Compal Electronics, Inc.

Title	SCHEMATIC, MB A5791		
Document Number	401831		
Date	Thursday, July 15, 2010	Sheet	53 of 55
Rev	F		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF YOUR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

