MODEL NAME: VAW00

PROJECT CODE: ANRVAW0000 PCB NO: LA-9104P (Thames XT)

DA60000VV00 LA-9104P M/B

DA40001FO00 LS-9101P POWER BUTTON/B

DA40001FP00 LS-9102P USB/B

DA40001FO00 LS-9103P TP BUTTON/B





# **Dell / Compal Confidential**

## **Schematic Document**

Intel Chief River Ivy Bridge(BGA) + Panther Point OAK 15" UMA/DIS AMD Thames XT

2012-08-22

Rev: 1.0

46@: for 46 level

@: Nopop Component

**CONN@: Connector Component** 

KB9012@: ENE KB9012 Implemented

**UMA@: Only for UMA EMC@:EMI/ESD parts** 

GCLK@: Green CLK implemented GCLKUMA@: Green CLK for UMA

GCLKDIS@: Green CLK for DIS XTAL@: X'tal implemented

XTALDIS@: X'tal with DIS implemented

i3R1@: CPU i3-3217 1.8G R1@: R1 P/N

i3VOSR1@: CPU i3-2365 1.4G R3@: R3 P/N

i5R1@: CPU i5-3317 1.7G

i7R1@: CPU i7-3517 1.9G

**CELR1@: CPU Celeron 887 1.5G** 

PENR1@: CPU Pentium 997 1.6G

**DIS@: Only for Discrete** 


TH@/THR1@: Thames-XT


MS@/MSR1@: Mars Pro

X76@:

**SPI-ROM & VRAM Group** 

Security Classification	Co	mpal Secret Data			Compal Elec	ctronic	s. I	nc.		
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	Comer Done					
DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY NOT BE T	RANSFERED FROM THE CUS IICS, INC. NEITHER THIS SHE	CTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS IT OF COMPANY IS CETEDONICS, INC.	NTIAL R& Custor						Rev 1.0
MAT BE OSED BY ON DISC	LOSED TO ANT THIRD PARTT WITHOU	I FRIOR WAITTEN CONSEN	IT OF COMPACELECTHONICS, INC.	Date:	Wednesday, August 29, 2012	Sheet	7	of	57	







5	100K	+/- 5%	1.	372 V		1.650	V	1.838 V		0x6A-0x8E		5		0.3	0.3	$\Pi E$	5
6	200K	+/- 5%	1.	851 V		2.200	V	2.420 V		0x8F-0xBB	П	6	1.0			ПΓ	6
7		IC .	2.	433 V		3.300	V	3.300 V		0xBC-0xFF		7		1.0	1.0	$\Box \Box$	7
													UMA	THM	MARS		
SMBUS (	Control Ta	ble															
		SOURCE	MINI1	MINI2	BATT	SODIMM	Express Card	Thermal Sensor	FFS	VGA Thermal Sensor	VGA	XDP	Charg	er			
EC_S EC_S	MB_CK1 MB_DA1	KB9012			V								V				
EC_S EC_S	MB_CK2 MB_DA2	KB9012								V	V				$\leftarrow$		
PCH_ PCH_	SMLOCLK SMLODATA	PCH														Lin	k
PCH_ PCH_	SML1CLK SML1DATA	PCH												•	$\leftarrow$		

V

V<sub>AD\_BID</sub> typ

0.503 V

0.819 V

1.185 V

V

0 V 0.250 V  $V_{AD\_BID}$  max

0.155 V

0.362 V

0.621 V

0.945 V

1.359 V

V

PCI1 PCI2

PCI3

PCI4

	DIFFERENTIAL	DESTINATION	FLE	X CLOCKS	;		
	CLKOUT_PCIE0	CLKOUTFLEX					
	CLKOUT_PCIE1	MINI CARD WLAN	CLK	OUTFLEX	1		
	CLKOUT_PCIE2	CLK	CLKOUTFLEX2				
CLK	CLKOUT_PCIE3	None	CLKOUTFLEX				
	CLKOUT_PCIE4	None					
	CLKOUT_PCIE5	None			Т		
	CLKOUT PCIE6	None	1	CLKOUT	L		
	_		┨	PCI0	l		
	CLKOUT_PCIE7	None	]	PCI1	T		
	CLKOUT_PEG_B	None			╀		
			_	DCI2	ı		

V

V

V<sub>AD\_BID</sub> min

0.168 V

0.375 V

0.634 V

0.958 V

0 V

#### Symbol Note:

: means Digital Ground

: means Analog Ground

#### ROARD ID Table

EC AD3

0x00-0x0C

0x0D-0x1C

0x1D-0x30

0x31-0x49

0x4A-0x69

BOARD ID Table									
ID	PCB	Revis	ion						
0	0.1								
1		0.1	0.1						
2	0.2								
3		0.2	0.2						
4	0.3								
5		0.3	0.3						
6	1.0								
7		1.0	1.0						
	UMA	THM	MARS						

V

**DESTINATION** 

None

None

None

None

**DESTINATION** 

PCH\_LOOPBACK **EC LPC** 

None

None

None

#### **Project ID Table**


ID	Project Revision								
0									
1									
2									
3									
4									
5	UMA								
6	DIS THAMES								
7	DIS MARS PRO								


I		USB PORT#	DESTINATION
		0	USB conn.2
		1	USB conn.1
		2	USB conn.3
		3	USB conn.4 (DB)
		4	NC
		5	NC
	PCH	6	NC
		7	NC
		8	MINI CARD (WLAN)
		9	Touch Screen
		10	Card Reader
		11	Camera
		12	NC
		13	NC


SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

										1
Security Classification	Compal Secret Data				Compal Elec	Electronics, Inc.				
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	Mater Lint					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDI AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF					Notes List				Rev	
DEPARTMENT EXCEPT AS	S AUTHORIZED BY COMPAL ELECTRONIC	CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS		LA-9104P				1.0	
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	Wednesday August 29 2012	Sheet	4	of	57	







### CFG Straps for Processor UC1E i5R1@ +SA DIMM VREFDQ +SA DIMM VREFDQ PEG Static Lane Reversal - CFG2 is for the 16x 1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed +VCC CORE <6> CFG10 <6> CFG11 <6> CFG12 <6> CFG13 <6> CFG14 +VCC\_GFXCORE\_AXG @ RC121 RC112 1K\_0402\_1% Display Port Presence Strap 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port @ RC120 50 0402 1% PAD~D T40 @ PCIE Port Bifurcation Straps @ T124 PAD-D 11: (Default) x16 - Device 1 functions 1 and 2 disabled CFG[6:5] \*10: x8, x8 - Device 1 function 1 enabled; function 2 AV8063801058002-SR0N8-L1-1.7G BGA1023~D disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled @ RC118 1K\_0402\_1% PEG DEFER TRAINING 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Security Classification

Compal Secret Data


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPENSE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSPERED FROM THE CLISTODY OF THE COMPETENT DIVISION OF R DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THEIR DRATY WITHOUT PROF WRITTEN CONSENT OF COMPACT LECTRONICS, IN

Deciphered Date

Compal Electronics, Inc.

PROCESSOR(4/6) RSVD,CFG


LA-9104P





CPU Power Rail Table								
Voltage Rail	Voltage	S0 Iccmax Current (A)						
vcc	0.65-1.3	53						
VCCIO	1.05/1	8.5						
VAXG	0.0-1.1	33						
VCCPLL	1.8	1.2						
VDDQ	1.5	5						
VCCSA	0.65-0.9	6						
+1.5V_MEM	1.5	12-16 *						


5A to Mem controller(+1.5V\_CPU\_VDDQ) 5-6A to 2 DIMMs/channel 2-5A to +1.5V\_RUN & +0.75V\_DDR\_VTT


Security Classification Compal Secret Data Compal Electronics, Inc. 2012/08/22 2013/08/31 Deciphered Date PROCESSOR(5/6) PWR,BYPASS THIS SHEET OF ENGINEERING DRAWNING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SCIPE INFORMATION. THIS SHEET TAN YOUT BE TRANSFERED FROM THE CLISTON OF THE COMPETENT DIVISION OF RR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WHITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA-9104P



























Voltage Rail	Voltage	S0 Iccmax Current (A
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06


Security Classification	,				npal Eleci	ronics	, Inc	c.			
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Т		O DII/D					
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT	NSFERED FROM THE CUS S, INC. NEITHER THIS SHE	TODY OF THE COMPETENT DIVIS ET NOR THE INFORMATION IT CO	NTAINS	PCH (6/ Document Number LA-9104						Rev 1.0
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSEN	TOF COMPALELECTRONICS, INC.	. Da	te: Wednesday, Aug	ust 29, 2012	Sheet	18	of	57	













Security Classification	Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	GCLK					
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PE	OPERTY OF COMPALELE	CTRONICS, INC. AND CONTAINS CONFIDENT STODY OF THE COMPETENT DIVISION OF RE	Šize	Document Number					Rev
DEPARTMENT EXCEPT AS		S, INC. NEITHER THIS SHE	ET NOR THE INFORMATION IT CONTAINS	ľ	LA-9104P					1.0
MAT BE USED BY OR DISC	LUSED TO ANY THIRD PARTY WITHOUT	PHICH WHITTEN CONSEN	I OF COMPAL ELECTHONICS, INC.	Date:	Wednesday, August 29, 2012	Sheet	23	of	57	

#### GFX PCIE LANE REVERSAL





#### **LVDS** Interface








Security Classification	Compal Secret Data				Compal Electronics, Inc.				
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	ATI Thomas VT MO DOIE!! VDC				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPA LELCTRONICS, INC. AND CONTANS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DIVISION OF RAD DIVISION OF THE COMPETENT DIVISION OF									
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSEN	T OF COMPAL ELECTRONICS, INC.	Date:	Wednesday, August 29, 2012 Sheet 24 of 57				












































## POWER/B




## Touch pad








## INT\_KBD Conn.



Security Classification Compal Secret Data					Compal Electronics, 1	nc.		
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	EAN/TD/VD/DWD CW			
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PR RIMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC BLOSED TO ANY THIRD PARTY WITHOUT	Size D	FAN/TP/KB/PWR SW  Document Number LA-9104P			Rev 1.0		
MAT BE USED BY OR DISC	LUSED TO ANY THIRD PARTY WITHOUT	PHICH WHITTEN CONSEN	I OF COMPAL ELECTHONICS, INC.	Date:	Waringerlay August 20, 2012 Shoot 30	of	57	










Item Pag		t Title	Date	Versi Request Owner	on Change List (P. I. R. List)  Issue Description	Page 1 Solution Description	Rev.
1	21,39	LVDS	2012/05/17	SED	Add FHD Panel CE_ENABLE, DBC_ENABLE function from SED request	Add CE_EN, DBC_EN control pin to EC	0.2
	21	LVDS	2012/05/22	SED	Follow SED team request disable CE_EN function	Change RV62 to DE-POP and RV100 to POP for disable CE_EN function	0.2
3	33	Audio codec	2012/05/23	CODEC	Follow CODEC vendor suggestion	Add AUDIO JACK PLUG delay circuit, Spearate NET JACK_PLUG to -> JACK_SENSE# & -> JACK_PLUG#	0.2
4	16,21	Touch Screen	2012/05/29	HW	Add touch screen function	Add RV217, RV218, RV219, RV249, CV59, CV60, CV328, DV13, GV16, JTOUCH	0.2
5	39	Board ID	2012/05/30	HW	Board ID change for PT	Change RE5 from 8.2k_0402(SD028820180) to 33k_0402(SD028330280)	0.2
6	21,39	Touch Screen	2012/05/30	HW	Add touch screen function power control	Add NET "TOUCH_ON#" from JTOUCH to UE1.82(KB9012) for TOUCH SCREEN PANEL power control	0.2
7	33	Audio codec	2012/05/30	HW	Follow RealTek suggestion remove, delete reserve MUTE circuit	Delete D1,QA1,QA2,QA3,RA24,RA26,RA60,RA62,RA68,RA109,CA72,CA73	0.2
8	15,16, 39,41	ESD	2012/05/30	ESD	ESD ask CAP for reserve	Reserve 0.1u/0402 CH104,C223,CH105,CE27,CE29	0.2
9	14	Green CLK	2012/05/30	HW	For Green CLK test	Change RH31,RH41,RV232 Oohm form "GCLK@" to "@" for break the clock signal to device	0.2
10	10,26,41	DC/DC	2012/05/31	HW	Change "+1.5V_CPU_VDDQ", "+1.5VS", "+1.5VGS" derating	Change RC150 330K/0402 to 2M/0402, RC151 100K/0402 to 470K/0402, R218 100K/0402 to 470K/0402, RV115 0/0402 to 2M/0403	0.2
	41	DC/DC	2012/05/31	HW	For power sequence trunning	Change RZ15 to DE-POP	0.2
12	06,15,16,	ESD	2012/05/31	ESD	Follow ESD team request	Change 0.1u/0402 from "8" to POP	0.2
13	39,41	Green CLK	2012/05/31	HW	Change for Green CLK bom control	Change 0.10/0402 from "0" to "GCLK0"	0.2
14	41	DC/DC	2012/06/15	HW	For WLAN card power sequence issue	Change R24,R213 from 470K/0402 56K/0403	0.2
				HW		Change R24,R213 110H 470K/0402 56K/0403	
15	35,41	Schematic page modify	2012/06/18		Schematic page modify for easily maintain.		0.2
16	41	ODD	2012/06/18	HW	Change component location for easily maintain.	Move CH9,CH10 from Page.13 to Page.41	0.2
17	39	FAN	2012/06/29	HW	Fan speed noise issue	Reserve 220p/0402 CE24	0.2
8	6 21,35,	CPU	2012/06/29	ESD	System boot-up shot down issue.	Change CC151 from POP to "@"  1. Swap P.35 & P.41and move touch screen circuit from P.21 to P.41.	0.2
19	39,40,4	Circuit adjuest	2012/07/01	HW	Circuit & page adjust for OAK 15" & OAK 17"	2. Swap P.39 & P.40 page no	0.2
20	40	LID SW	2012/07/01	HW	LID SW need a trace for debug and switch.	Add RE81 for LID SW.	0.2
21	25	GPU	2012/07/01	HW	Follow AMD request, MarsPro will used MPLs.	Change RV75,RV76,RV81 from "DIS@" to "TH@"	0.2
22	29	GPU	2012/07/01	HW	Follow AMD request, MEM_CALRP2 is not need for Mars ASIC now.	Change RV205 from "MS@" to "@"	0.2
23	38	MINI card	2012/07/03	HW	Power Control for Mini card didn't need	Change R17 to "@"	0.2
24	23	GREEN CLK	2012/07/06	HW	S3 return hang issue  Follow Green CLK FAE suggestion	Change RC89 from "8" to POP  1. Change UGI 2(-3VLH) 5 UGI 8(-3VALH) connect to +LAN_IO  2. Add R787 connect from +RTCBATT to C5.2 & UGI.10  3. Change C14 from 0.1 ut 0.5p/0402  4. Change C8 connect from +3V_ALW to +LAN_IO  5. Add R788 cohm/0402 from +RTCVCt to UGI for GCLK & DHI select	0.2
26	35	MOAT	2012/07/09	ESD	For ESD request reserve CAP.	Reserve those CAP for ESD MOAT.	0.2
27	18	LVDS	2012/07/10	HW	Change RES and reserve CAP for LVDS issue	Change RH185 from Oohm-short to Oohm/0805, and reserve CH106 1U/0402	0.2
28	13	PCH	2012/07/11	ESD	Follow ESD team request	Add RH44,RH48,RH70 & NET PCH_JTAG_TMS_R, PCH_JTAG_TDI_R, PCH_JTAG_TDO_R for break signal trace	0.2
29	40	PCH	2012/07/11	ESD	Follow ESD team request	1.Change NET NAME "N59110727" to "WL_BT_LED#_R"  2. Reserve 0.1u/0402 on "WL_BT_LED#_R" for ESD	0.2
30	21	LVDS	2012/07/11	HW	Reserve for CE function for LVDS connector	Change CE_EN_R from dummy to JLVDS.18	0.2
31	32	Connector	2012/07/12	ME	For ME request	Change JLAN CPN from "DC234004V00" to "SP011207090"	0.2
12	40	FAN	2012/07/16	HW	For FAN_SPEED1 noise issue	Change CE29 from "%" to POP	0.2
33	14	Touch PAD	2012/07/17	SED	Change Touch PAD SMBUS port for SMBUS issue	Change Touch PAD SMBUS port for SMBO to SMB	1.0
34	32	GREEN CLK	2012/07/19	HW	Follow Silego FAE request	Change RL21 from 510 ohm to 0 ohm/0402	1.0
15	41	Touch Screen	2012/08/07	SED	Follow SED team request change JTOUCH USB signal conatct.	Change JTOUCH Pin define.	1.0
6	34	Card Reader	2012/08/14	ESD	Follow ESD team request	Reserve CR11 100p/0402 close to JREAD	1.0
7	23	GREEN CLK	2012/08/14	HW	Fixed GCLK output abnormal issue	Change UG1.2(UG1/VDD) from +LAN_IO to+3VALW	1.0
8	33	CODEC	2012/08/16	HW	The issue already fixed by new CODEC.	Remove delay circuit and POP RA4	1.0
38	23	GREEN CLK	2012/08/16	HW	For RTC discharge issue		1.0
						De-pop R788	
40	32,34	LAN Could Bookley	2012/08/17	HW	For LAN Chip abnormal leakage issue	Pop RL34 and de-pop RE21	1.0
1	34	Card Reader	2012/08/20	ESD	Follow ESD team request	Change CR11 from 100p/0402 to 10p/0402 and POP	1.0
						Security Classification   Compal Secret Data   Issued Date   2012/08/22   Deciphered Date   2013/08/31	


Security Classification Compal Secret Data						Comp	al Electro	nics	Inc	<u>.                                    </u>	
Issued Date	2012/08/22	Deciphered Date	2013/08/31		Title	HW-PIR					
THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS MAY BE USED BY OR DISC	Size D	Document Number  LA-9104P					Re				
MAT BE OSED BY OR DISC	LOSED TO ANT THIRD PARTT WITHOUT	PRIOR WAITTEN CONSEN	IT OF COMPACELECTHONICS, IN	•0.	Date:	Wednesday, August	29, 2012 Sh	et 4	.3 of	57	






	Security Classification		Con	mpal Elect	ronics	s, Inc	c.					
	Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	DIVD D	CIND AT	F ((A))	737//	מידים		
Π	THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PE			CIN/BAT	CU	V/V/U	<u> </u>		_		
			CTRONICS, INC. AND CONTAINS CONFIDENT STODY OF THE COMPETENT DIVISION OF RE	Size	Document Number	4D					Rev 1.0	
		AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT		LA-9104								
	MAN DE COED BY ON DISC	COOLD TO ALL THIND PARTY WITHOUT	TEN CONSEN	. O. COM AL LLLO MONIOS, INC.	Date:	Wednesday, Au	gust 29, 2012	Sheet	45	of	57	







Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2012/08/22 Deciphered Date 2013/08/31 Title


This SHEET OF ENDINEERING DRAWING IS THE PROPRIET ANY PROPRETTY OF COMPAL ELECTRONICS, INC. AND CONTAINS COMPIDED

THIS SHEET OF ENDINEERING DRAWING IS THE PROPRIET ANY PROPRETTY OF COMPAL ELECTRONICS, INC. NOT THE CUSTOM OF OF THE COMPETENT DIVISION OF RADIES

DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NORT THE INFORMATION IT CONTAINS


MAY BE USED BY OR DISCLOSED TO ANY THIRD PROF WRITTER CONSENT OF COMPAL ELECTRONICS, INC. Deliver 1. Sheet 48 of 57






VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.85V
1	0	0.775V
1	1	0.75V

output voltage adjustable network





The 1k PD on the VCCSA VIDs are empty. These should be stuffed to ensure that VCCSA VID is 00 prior to VCCIO stability.




reserve for Pentium and Celeron only


Security Classification Compal Secret Data						Compal Elec	<u>tronic:</u>	s, In	c.		
Issued Date	2012/08/22	Deciphered Date			Title DIVID . IVCCCA1						
AND TRADE SECRET INFO	IING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC	VISION OF R&	Size	PWR_+VCCSAP Document Number I.A-9104P					Rev 1.0		
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOUT	Date:	Wednesday, August 29, 2012	Sheet	51	of	57				








Security Classification						Compal Elec	tronics				
Issued Date	2012/08/22	Deciphered Date	2013/08/31		Title	DUD . UDDCID					
AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT	Size	PWR_+VDDCIP Document Number LA-9104P					Rev 1.0			
MAT BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSEN	TOF COMPAL ELECTRONICS, IN	ec.	Date:	Wednesday, August 29, 2012	Sheet	54	of	57	





Version Change List (P. I. R. List)

Page 1

				, ,,,,,,	In Change List ( T. 1. M. List )	Lui ) Yuge 1						
tem	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.					
1.	51	VCORE	12/05/11	Morris	adjust VR parameter	change PL700 and PL701 from 0.36u to 0.22u change PC707 and PC740 from 0.047u to 0.033u change PC750 from 649 to 365 change PR711 from 649 to 392 change PR714 from 191k to 1.78k change PR705 from 150k to 33.2k	X00					
2	44 45 46	DCIN/BATT CONN/OTP CHARGER 3.3VALWP/5VALWP	12/05/11	Morris	follow SSI memo for part shortage issue	change PQ112,PQ114,PQ1111,PQ206,PQ904 from SB00000CQ00 to SB00000PV00	x00					
	49	+1.5VP/1.5VDGPU/0.75VSP	12/05/15	Morris	design change	change PR302 from 12k to 8.66k	X00					
	50	+VCCSAP	12/05/23	Morris	for Pentium and Celeron special BOM	add PR607 and reserve	X00					
	49	+1.5VP/1.5VDGPU/0.75VSP	12/07/06	Morris	design change to reduce low-side mosfet induce	add PC316 1000pf	X01					
	45	CHARGER	12/07/17	Morris	from EMI request	change PR114 from 0 to 2.2 add PR141 and PC121	X01					
	45	CHARGER	12/07/17	Morris	design change to solve Battery LED is still on after unplug AC when SUT in S3S4S5 issue	change PR142 from 210k to 232k for ISL88731C (X76) change PR142 from 309k to 324k for BQ24747 (X76)	X01					
3	44	DCIN/BATT CONN/OTP	12/07/17	Morris	revise OTP setting to 96C from thermal request	change PR927 from 12.1k to 11k	X01					

Security Classification	Compal Secret Data				Compal Elect	ronics	, Inc	c.		
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	מות מעות					
DEPARTMENT EXCEPT AS	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT Star DOGUMENT NUMBER OF THE PROPRIETARY PROPERTY OF COMPACT NUMBER OF THE PROPERTY OF THE PRO									Rev 1.0
MAT BE USED BY ON DISC	ALOSED TO ANT THIRD PARTY WITHOUT	PRIOR WAITTEN CONSEN	IT OF COMPACELECTHONICS, INC.	Date:	Wednesday, August 29, 2012	Sheet	57	of	57	