http://shop65127737.taobao.com

# **Compal Confidential**

Gx00/Gx00 DIS M/B Schematics Document
Intel Ivy Bridge Processor with DDRIII + Panther Point PCH


**AMD Mars XT / SUN Pro** 

2013-02-27

LA-9631P

REV:1.0

Security Classification		Compal Secret Data			Compal Elec	tronic	s, Inc	C.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Cover I	2000				
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRI	Cover Page								
AND TRADE SECRET INCO	RING DRAWING IS THE PROPRI IRMATION. THIS SHEET MAY NO	FRENZE	Document Number					Rev		
	AUTHORIZED BY COMPAL ELI	is Custon	" LA-9631P					1.0		
MAT BE OSED BT ON DISC	ECOSED TO ANT THIRD FARTT	WITHOUT THICH WHITTEN CONSE	TO COM AL LELOTHONIOS, INC.	Date:	Wednesday, February 27, 2013	Sheet	1	of	60	



**Voltage Rails** +5VS +3VS power +1.5VS plane +V1.05S VCCP +5VALW +1.5V +VCC\_CORE +VGA\_CORE +B +3VALW +VCC\_GFXCORE\_AXG +1.8VS State +0.75VS +1.05VS S0 0 0 0 0 s3 0 0 0 X S5 S4/AC 0 0 X X S5 S4/ Battery only 0 X X X S5 S4/AC & Battery X X X X don't exist

## EC SM Bus1 address

## **EC SM Bus2 address**

 Device
 Address
 Device
 Address

 Smart Battery
 0001 011x
 Thermal Sensor
 0100 1100

### **PCH SM Bus address**

### **AMD-GPU SM Bus address**

 Device
 Address
 Device
 Address

 DDR\_JDIMM1
 1010 000x
 A0h
 Internal thermal sensor
 0100 0001
 41h

 DDR\_JDIMM2
 1010 010x
 A4h

## **SMBUS Control Table**

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	РСН
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	Х	+3VALW	Х	Х	Х	Х	Х
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VS	+3VGS	Х	Х	Х	Х	+3VS	+3VALW
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	Х	Х	Х	+3VS	+3VS	Х	Х
PCH_SMLOCLK PCH_SMLODATA	PCH +3VALW	Х	Х	Х	Х	Χ	Х	Х
SML1CLK SML1DATA	PCH +3VALW	+3VGS	Х	+3VS	Х	Х	+3VS	Х

## http://shap65127737.taobao.com

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	
•	

40040.00111											
STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock			
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON			
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW			
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF			
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF			
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF			

Vcc	3.3V	Board ID	Board ID / SKU ID Table for AD channel									
R694	100K +/- 1%											
Board ID	R695	V <sub>AD_BID</sub> min	$V_{\mathtt{AD\_BID}}$ typ	$V_{\mathtt{AD\_BID}}$ max	EC AD							
0	0	0 V	0 V	0 V	0x00 - 0x0B	MP						
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C	PVT						
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26	DVT						
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30	EVT						

## **USB Port Table**

	USB 2.0	Port	3 External USB Port	
	UHCI0	0	USB Port (Left Side)psB3.0	
	onero	1	USB Port (Left Side)psB3.0	
	UHCI1	2	Touch Screen	
EHCI1	OHCII	3	Camera	
EHCII	UHCI2	4		
	OHCIZ	5		
	UHCI3	6		
	UNCIS	7		
	UHCI4	8		
	UHCI4	9	USB Port (Right Side USB-I	BD
EHCI2	UHCI5	10	Mini Card(WLAN)	
EHCIZ	UNCIS	11	Card Reader	
	UHCI6	12		
	OHCIO	13		

## **BOM Structure Table**


Item	BOM Structure
VIWGP (14")	140
VIWGR (15")	15@
HDMI Logo	45@
LAN 10/100	8162@
LAN 10/100	8172@
LAN Switch mode	SWR@
LAN LDO Mode	LDO@
LAN Gas tube	GAS@
Camera	CMOS@
HDMI	HDMI@
PCH is HM76	HM76@
PCH is HM70	HM70@
PCH is NM70	NM70@
VGA is Mars XT	Mars@
VGA is Sun Pro	Sun@
For VGA	PX@
For VRAM and Strap	X76@
For UMA Strap	UMA@
Microphone	MIC@
Touch Screen	TS@
Connector	ME@
Board ID for EVT	EVT@
Board ID for DVT	DVT@
Board ID for PVT	PVT@
For USB2.0 (All PCH)	USB2@
For USB3.0 (HM76,HM70)	USB3@
For share ROM	SROM@
For non-share ROM	NOSROM@

Security Classification	Con	npal Secret Data			Compal El	ectroni	ics, Ind	<b>)</b> .	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Nete	- 1 :-+			
THIS SHEET OF ENGINEER	IIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE ID TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RE					s List			Rev
DEPARTMENT EXCEPT AS	EPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS								1.0
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSE	NT OF COMPAL ELECTRONICS, INC.	Date:	LA-9631P Wednesday, February 27, 2013	Sheet	3 of	60	$\vdash$


#### http://shop@s-lp2ovnzegue/cetao "Mars" has the following requirements with regards to power-supply Mars XT VRAM STRAP sequencing to avoid damaging the ASIC: x76@ X76@ • All the ASIC supplies must reach their respective nominal voltages within 20 ms UV5, UV6, UV7, UV8 R\_pu of the start of the ramp-up sequence, though a shorter ramp-up duration is PS\_3[2] PS\_3[1] ID PS\_3[3] RV20 RV27 preferred. The maximum slew rate on all rails is 50 mV/µs. UV9, UV10, UV11, UV12 • The external pull ups on the DDC/AUX signals (if applicable) should ramp up Samsung 2048Mbits ZZZ4 SA000068U00 before or after both VDDC and VDD\_CT have ramped up. 2GBytes 0 0 0 NC 4.75K MS2G0 128Mx16 K4W2G1646E-BC1A • VDDC and VDD\_CT should not ramp up simultaneously. For example, VDDC Micron 2048Mbits should reach 90% before VDD\_CT starts to ramp up (or vice versa). SA000067500 · For power down, reversing the ramp-up sequence is recommended. 2GBvtes Λ 0 1 8.45K 2.K 128Mx16 MT41J128M16JT-093G:K 1 MM2G Hynix 2048Mbits 7.7.7.6 SA000065300 2GBytes 2 0 1 0 4.53K 2K MH2G@ 128M16 H5TQ2G63DFR-N0C Samsung 1028Mbits SA00004GS00 4.99K 1GBytes 3 0 1 1 6.98K 64Mx16 K4W1G1646G-BC11 MS1G@ VDDR3(3.3VGS) 7.7.7.1 \$400006H400 0 0 4.53K 4.99K 2GBytes 1 128Mx16 H5TC2G63FFR-11C MH2GN PCIE VDDC(0.95VGSV) Hynix 1024Mbits SA000041SB0 1GBytes 4.75K NC 64Mx16 H5TQ1G63EFR-11C MH1G@ VDDR1(1.5VGS) 777 7776 ZZZ15 777R VDDC/VDDCI(1.12V) Samsung\_2G MS2G@ X7646738L01 Micron\_2G MM2G@ Hynix\_1G MH1G@ X7646738L04 Samsung\_1G MS1G@ X7646738L03 Hynix 2G MH2G@ Hynix 2G MH2GN@ VDD CT(1.8V) **PERSTb Sun PRO VRAM STRAP REFCLK** X76@ X76@ Vendor R\_pd ID PS 3[3] PS 3[2] PS 3[1 **Straps Reset** UV9, UV10, UV11, UV12 RV20 RV27 Samsung 4096Mbits SA000068R00 2GBytes 0 0 0 0 NC 4.75K Straps Valid 256Mx16 K4W4G1646B-HC11 SS2G@ Micron 4096Mbits ZZZ10 SA000065D00 2GBytes 0 0 1 8.45K 2K **Global ASIC Reset** 256Mx16/1866 MT41K256M16HA-10<sup>1</sup>G:E SM2G@ Hynix 4096Mbits SA00006DG00 T4+16clock 0 0 4.53K 2K 2GBytes 256MX16 H5TQ4G63MFR-11C SH2G@ R pu (Ω) R\_pd (Ω) Bits [3:1] Samsung 2048Mbits 7.7.7.1.2 SACCOCESTICO 4750 1GBytes 3 0 1 1 6.98K 4.99K 128Mx16 K4W2G1646E-BC1A SS1G@ 8450 2000 001 Hynix 2048Mbits ZZZ16 SA00006H400 4530 2000 010 1GBytes 1 0 0 4.53K 4.99K SH1GN 2 128Mx16 H5TC2G63FFR-11C 6980 4990 011 SA000067500 7.7.7.1.3 4530 4990 100 1GBytes 128Mx16 MT41J128M16JT-093G:K 6 1 1 0 3.4K 10K SM1G@ 3240 5620 101 SA000065300 3400 10000 110 1 1GBytes 4.75K NC 128M16 H5TQ2G63DFR-N0C SH1G@ NC ZZZ10 ZZZ11 ZZZ13 ZZZ14 ZZZ16 Note: 0402 1% resistors are required. Samsung\_2G SS2G@ X7646738L05 Micron\_2G SM2G@ Hynix 2G SH2G@ Samsung\_1G SS1G@ X7646738L07 Micron\_1G SM1G@ Hynix\_1G SH1GN@ Hynix 1G SH1G@ Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date VGA Notes List THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONCS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE GUSTODY OF THE COMPETENT DIVISION OF HERE'S DEPORTMENT OF THE INFORMATION IT CONTAINS ANY BE USED BY OF DISCLOSED BY COMPACT RECEIVED. INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OF DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPACT RECROICS, INC. Rev 1.0

LA-9631P


Wednesday, February 27, 2013 | Sheet 4 of 60



### http://shop65127737.taobao.com C26 PROC\_SELECT# <19> H\_SNB\_IVB# SC CLOCKS AN34 SKTOCC# M +V1.05S VCCP H\_CATERR# AL33 CATERR# 62 0402 5% AN33 THERMAL SM\_DRAMRST# R8 H\_DRAMRST# <7> <42> H PECI < +V1.05S\_VCCP DDR3 MISC 56 0402 5% H\_PROCHOT#\_R AL32C PROCHOT# 42.46.47.54> H PROCHOT# SM\_RCOMP[0] SM\_RCOMP[1] SM\_RCOMP[2] AN32 THERMTRIP# DDR3 Compensation Signals <19> H\_THRMTRIP# AR27 XDP\_TMS AP30 XDP\_TRST# C46 100P 0402 50V8J MANAGEMENT <16> H\_PM\_SYNC < PM SYNC <19> H\_CPUPWRGD UNCOREPWRGOOD AL35 XDP\_DBRESET# R28 2 1 1K 0402 5% 0+3VS PM\_DRAM\_PWRGD\_R V8 SM\_DRAMPWROK 10K\_0402\_5% 22P\_0402\_50V8J C45 47P\_0402\_50V8J BUF\_CPU\_RST# AR33 RESET# BPM#[4] BPM#[5] BPM#[6] TYCO\_2013620-2\_IVY BRIDGE +3VALW **Buffered reset to CPU** +1.5V CPU VDDQ R30 200 0402 5% +V1.05S\_VCCP +3VSO 1 R161 2 10K 0402 5% 75\_0402\_5% <16> PM DRAM PWRGD 74AHC1G09GW\_TSSOP5 R34 43\_0402\_1% 3V SN74LVC1G07DCKR SC70-5 Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date PROCESSOR(2/7) PM,XDP,CLK THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE AND TRADE SCOPET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPRETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRICE WRITTEN CONSENT OF COMPALE TOFONICS, INC. Rev 1.0 LA-9631P Wednesday, February 27, 2013 | Sheet 6 of 60



# http://shop65127737.taobac.comfor Processor






# PEG Static Lane Reversal - CFG2 is for the 16x 1: Normal Operation; Lane # definition matches socket pin map definition \* 0:Lane Reversed



# Display Port Presence Strap \* 1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port





PCIE Port Bifurcation Straps							
	11: (Default) x16 - Device 1 functions 1 and 2 disabled	_					
CFG[6:5]	★10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled						
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)						
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled						





PEG DEFE	R TRAINING
CFG7	1: (Default) PEG Train immediately following $\ensuremath{xxRESETB}$ de assertion
	0: PEG Wait for BIOS for training


Security Classification	001419045				Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DDOCESCOD(A/7) DSVD CEC	
	RING DRAWING IS THE PROPE RMATION. THIS SHEET MAY N AUTHORIZED BY COMPAL EI LOSED TO ANY THIRD PARTY		LA-70311	Rev 1.0		
				Date:	Wednesday, February 27, 2013 Sheet 8 of	60
























#### http://shop65127737.taobao.com U4D R438 ENBKL <42> ENBKL BKLTEN SDVO\_TVCLKINN AP43 SDVO\_TVCLKINP AP45 <33> PCH ENVDD \_VDD\_EN 100K 0402 1% P45 <33> PCH\_PWM< BKLTCTL SDVO STALLN AM40 SDVO\_STALLP <33> EDID CLK \_DDC\_CLK L DDC\_DATA K47 AP39 AP40 <33> EDID\_DATA SDVO INTN SDVO\_INTP \_CTRL\_CLK P39 CTRL DATA +3VS LVDS IBG 2.37K 0402 1% R206 HDMICLK NB -355 LVD IBG SDVO CTRLCLK M39 HDMIDAT N AF36 SDVO CTRLDATA HDMIDAT NR <35> LVD VBG AE48 AE47 LVD\_VREFH LVD\_VREFL DDPB AUXN DDPB AUXP TMDS\_B\_HPD# <35> DDPB\_HPD <33> LVDS ACLK# LVDSA CLK# HDMI@ HDMI@ HDMI@ .1U\_0402\_16V7K .1U\_0402\_16V7K .1U\_0402\_16V7K .1U\_0402\_16V7K AK40 Ø AV42 AV40 <33> LVDS ACLK LVDSA CLK DDPB 0N HDMI TX2- CK <35> 2.2K 0804 8P4R 5% HDMI D2 DDPB\_0P AV45 T HDMI\_TX2+\_CK <35> <33> LVDS\_A0# HDMI\_TX1-\_CK <35> HDMI\_TX1+\_CK <35> LVDSA\_DATA#0 ΔΜ47 AV46 T HDMI D1 LVDSA\_DATA#1 DDPB\_1P AU48 T ΛK47 HDMI@ .1U\_0402\_16V7 HDMI <33> LVDS\_A1# HDMI\_TX1+\_GK <35> DDPB\_2N AU47 TM DDPB\_2P AV47 TM AJ48 HDMI D0 LVDSA DATA#3 HDMI\_TX0+\_CK <35> HDMI@ C206 1 .1U 0402 16V7K DDPB\_3N DDPB\_3P >HDMI\_CLK-\_CK <35> >HDMI\_CLK+\_CK <35> .1U 0402 16V7K **HDMI CLK** <33> LVDS A0 LVDSA DATA0 AM49 <33> LVDS\_A1 LVDSA\_DATA1 LVDSA\_DATA2 AK49 <33> LVDS A2 CAP move on Conn, side LVDSA DATA3 DDPC\_CTRLCLK P46 × DDPC\_CTRLDATA LVDSB CLK# AF39 DDPC\_AUXN AP49 LVDSB\_CLK DDPC\_AUXP DDPC\_HPD AH45 AT38 LVDSB DATA#0 AH47 LVDSB\_DATA#0 AF49 LVDSB\_DATA#1 150 0804 8P4B 1% DDPC\_0N AY47 DDPC\_0P AY43 DDPC\_1N DDPC\_1P BA47 LVDSB\_DATA#3 Di Max = 800 milsAH43 LVDSB DATA0 DDPC 1P DDPC 2N DDPC 2P DDPC 3N DDPC 3P DDPC 3P AH49 AF47 gital LVDSB\_DATA1 AF43 LVDSB\_DATA2 LVDSB\_DATA3 <34> DAC\_BLU Ωį <34> DAC\_GRN DDPD\_CTRLCLK M43 × DDPD\_CTRLDATA CRT\_BLUE CRT\_GREEN DAC RED P49 <34> DAC RED CRT RED DDPD\_AUXN DDPD\_AUXP BH41 <34> CRT DDC CLK CRT\_DDC\_CLK CRT\_DDC\_DATA <34> CRT DDC DATA DDPD HPD BB43 BB45 DDPD\_0N +3VS DDPD\_OP BF44 <34> CRT HSYNC CRT HSYNC DDPD 0P DDPD 1N DDPD 1N DDPD 1P DDPD 2N DDPD 2P DDPD 2P BJ42 <34> CRT\_VSYNC CRT\_VSYNC DAC IREE T42 R550 CRT IRTN DDPD\_3N DDPD\_3P BG42 2.2K\_0402\_5% 2.2K 0402 5% R211 PANTHER-POINT FCBGA989 1K\_0402\_1% HM76@ Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date PCH (4/9) LVDS.CRT.DP.HDMI THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAID DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Document Numbe 1.0 LA-9631P Wednesday, February 27, 2013 Sheet












## http://shop65127737.taobao.com





THIS SHEET OF ENGINEERING DRAWING IS THE PROPPIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE.


AND TRADE SCRIET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE QUISTODY OF THE COMPETENT DIVISION OF BAPE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIDE WHITTEN CONSENT OF COMPAL ETCRONICS, INC.


ATI\_MarsXTX\_M2\_PCIE/LVDS


LA-9631P Wednesday, March 06, 2013 | Sheet 23 of 60 1.0




























## http://shop65127737.taobao.com



Security Classification				Compal Electi	al Electronics. Inc.					
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	CDT C	,	_			Ш
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY P RMATION. THIS SHEET MAY NOT BE TR AUTHORIZED BY COMPAL ELECTRONI BLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONT		Document Number  LA-963  Wednesday, February 27, 2013		04	-1 0	Rev 1.0	



## ://shop65127737.taobao.com Mini Card for WLAN/WIMAX(Half) +3VS\_WLAN +3VS 80mil +1.5VS JUMP\_43X79 <16> PCIE\_WAKE# <19> PCH\_BT\_ON# <15> CLKREQ\_WLAN# <15> CLK\_PCIE\_WLAN1# <15> CLK PCIE WLAN1 18 20 22 24 26 28 30 32 34 36 38 40 42 PCH\_WL\_OFF# <18> PLT\_RST# <18,23,37,42> <15> PCIE\_PRX\_DTX\_N2 <15> PCIE\_PRX\_DTX\_P2 -O+3VS\_WLAN SMB\_CLK\_S3 <12,13,15> <15> PCIE\_PTX\_C\_DRX\_N2 <15> PCIE\_PTX\_C\_DRX\_P2 31 33 35 35 37 39 39 41 SMB\_DATA\_S3 <12,13,15> USB20 N10 <18> +3VS\_WLAN >USB20\_P10 <18> 41 43 45 45 47 42 44 46 46 48 100 0402 1% <42,43> EC\_TX <42,43> EC\_RX 100\_0402\_1% GND<sub>1</sub> GND2 <19> INTEL\_BT\_OFF# BELLW\_80003-8041 For EC to detect debug card insert. 100K\_0402\_5% Compal Electronics, Inc. Compal Secret Data Security Classification 2011/06/15 2012/07/11 Title Issued Date Deciphered Date


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Mini-Card/NEW Card/SIM


Wednesday, February 27, 2013 Sheet


LA-9631P


Rev 1.0

























































Security Classification	urity Classification Compal Secret Data				Compal Electro	onic	s. I	nc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DUM DRAGEGGAR E	na.	, ^***	NT TNT/	7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				Size	PWR - PROCESSOR D  Document Number	ECC	<u>UUI</u>	LING	Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS					LA-9631P				1.0
MAY BE USED BY OR DISCL	MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					eet	56	of 60	

### **VIWGP/R PWR PIR List**

# http://shop65127737.taobao.com

Item	Page	MODIFICATION LIST	PURPOSE EVT TO DVT
1	P. 46	Add PR102, PC108, PC109	For ADP_ID pin detect
2	P. 47	Add PR225, PR227, PR228, PQ206, PQ207, PQ208	For protect adapter function
3	P. 49	Add PR410, PC433	For 3VALWP/5VALWP sequence
4	P. 49	Add PC434, PC435, PC436, PC437	For EMI solution
5	P. 49	Add PC432 and change PL404 from 1.5uH to 3.3uH	For improve output voltage ripple
6	P. 50	Change PR502 from 49.9k to 64.9k	For +0.75VSP sequence
7	P. 51	Add PC637	For +0.95VGSP sequence
8	P. 54	Change PC907, PR912, PR927, PC928	For CPU Transient Compensation
			PVT TO PVT2
9	P. 48	Add PR326 and PQ314	For battery health function
10	P. 49	Add PR411, PC432	To delay +3VALW enable. PR411 change to 10K and PC432 change to 0.047uF
11	P. 49	Change PC439 from 4700P to 10nF , PC436 from 47nF to 6.8nF	Adjust +3VALW and +5VALW rising time.
12	P. 51	Add PR614	For Celeron CPU SA_PGOOD
13			<del>-</del>
14			
15			
16			
17			
18			
19			
20			
21			
22			
23			

Security Classification Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	IIII DIDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDEN AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF B DEPARTMENT EVECTOR AS INTRODUCED IN COMPANIANCE OF THE INFORMATION IT CONTAINS				N TAGE	HW-PIR1 Document Number	Rev
DEI AITIMENT EXCELT AC	DHMATION. THIS SHEET MAY NOT BE TH S AUTHORIZED BY COMPAL ELECTRONI CLOSED TO ANY THIRD PARTY WITHOUT	Custom	LA-9631P	1.0		



### VIWGP/R HW PIR List

# http://shop65127737.taobao.com

Item	Page	MODIFICATION LIST	PURPOSE EVT TO DVT
1	P. 46	Change C726, C727 to 2.2nF	For Sequence
2	P. 36	Add R405	For Intel Combo Card
3	P. 35	Delete RP19. Add RP26, RP27	Because ME modify MIC location
4	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes
5	P. 42	Add EC_SPI_SO, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes
6	P. 42	Add PCH_PWR_EN to EC Pin.107	Reserve for improvement factory processes
7	P. 42	Reserve R410	Reserve Pull-high for GPIO
8	P. 5~32	Change footprint of JCPU1, U4, UV1, UV5, UV6, UV7, UV8, UV9, UV10, UV11, UV12	For Lenovo rule
9	P. 25	Change RV41 to 240K. Change CV53 to 0.1uF	For VGA sequence
10	P. 21	Add Q21, R40, C237, R225, C243	Reserve for power consumption
11	P. 34	Add R411, R412, C411, C412	Reserve for EMI
12	P. 25	Change CV36, CV37 to 8.2pF	For Crystal fine-tune
13	P. 42	Add ADP_65 to EC Pin. 21	For adapter protection
14	P. 42	Add ADP_90 to EC Pin.68	For adapter protection
15	P. 42	Add ADP_135 to EC Pin.85	For adapter protection
16	P. 42	Change EC_FAN_PWM from EC Pin.34 to EC Pin.26	For common design
17	P. 42	Change NOVO# from EC Pin.26 to EC Pin.34	For common design
18	P. 42	Add ADP_ID to EC Pin.66	For adapter
19	P. 42	Change PCH_ENBKL from EC Pin.73 to EC Pin.76	For common design
20	P. 42	Change IMVP_IMON from EC Pin.76 to EC Pin.73	For common design
21	P. 42	Add VGATE to EC Pin. 74	Reserve for sequence
22	P. 42	Add SYS_PWROK to EC Pin.86	Reserve for sequence
23	P. 42	Change EC_TS_ON# from EC Pin.85 to EC Pin.97	For common design
24	P. 42	Change DGPU_PWR_EN from EC Pin.107 to EC Pin.123	For common design
25	P. 42	Change SUSCLK from EC Pin.123 to EC Pin.122	For common design

Security Classification Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	IIII DIDI	
	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERD FROM THE CUSTODY OF THE COMPETENT DIVISION OF REDEPARTMENT EXCEPT AS AUTHORIZED BY COMPALELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCI OSED TO ANY THIST PRAFTY WITHOUT PRIOR WRITTER CONSENT OF COMPAGE IS EXTREMELY.			NTIAL Custon Date:	LA-30311	Rev 1.0

### VIWGP/R HW PIR List

# http://shop65127737.taobao.com

Item	Page	MODIFICATION LIST	PURPOSE DVT TO PVT
1	P. 40	Delete R416, Add J9	No need Zero ODD Function
2	P. 36	Reserve R508	For leakage current issue of Atheros WLAN
3	P. 33	Add R509	protect BKOFF# damage
4	P. 42	Reserve R416	Reserve +3VLP power rail to EC
5	P. 42	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC.
6	P. 42	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC.
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design
8	P. 14	Delete R266, R221, U6	It is for 2MB ROM, we don't need it
1	P. 41	Reserve resistance to +3VLP and +3VALW.	For Speaker Noise in S5
2	P. 42	Reserve resistance in EC for share ROM.	Follow common design
3	P. 51	Reserve +V1.05S_VCCP_PWRGOOD of +V.05S_VCCP to connect to SA_PGOOD	For Celeron CPU

Security Classification Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	IIII DIDA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDER AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPAL LECTRONICS. INC.				NEIAL Size Custon	HW-PIR2 Document Number LA-9631P	Rev 1.0
MATTER GOLD BY GIT BIOC	LOOLD TO ANT. THILD THAT I WITHOUT	· · · · · · · · · · · · · · · · · · ·	AT OF COMM ALE LELECTRICATION, INC.	Date:	Wednesday, February 27, 2013 Sheet 60 of 60	