


Will chang after circuit finished


Power States


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN	
VIN	10V~+19V	25,40,41,42,43,44,45,46,47	MAIN POWER		S0~S5	
+3VRTC	+3.0V~+3.3V	20,23,39	RTC		S0~S5	
3VPCU	+3.3V	20,25,29,31,37,39,40,41,44	8051 POWER		S0~S5	
5VPCU	+5V	27,30,37,40,41,42,43,44,45,46,47	LCD/CHARGE POWER		S0~S5	
+15V	+15V	25,40,44,47	LARGE POWER	5VPCU	S0~S5	
LANVCC	+3.3V	29,40	LAN POWER	LAN_ON		
5VSUS	+5V	25,30,37,40,43,45,46	SLP_S5# CTRLD POWER	SUSON		
3VSUS	+3.3V	21,22,34,35,36,39,40,45	SLP_S5# CTRLD POWER	SUSON		
1.8VSUS	+1.8V	40,43,47	SODIMM POWER	SUSON		
+0.9V_DDR_VTT	+0.9V		SODIMM POWER	MAINON		
+5V	+5V	23,24,25,26,28,30,31,39,40,41	SLP_S3# CTRLD POWER	MAINON		
+3V	+3.3V	3,5,7,10,11,12,14,20,21,22,23,24,25,26,27,28 ,29,30,31,32,33,34,35,36,37,38,39,40,41,42, 43,44,45,47	SLP_S3# CTRLD POWER	MAINON		
+1.8V	+1.8V	14,15,16,17,18,19,47	VGA POWER	MAINON		
+1.5V	+1.5V	5,10,20,21,22,23,34,35,36,40,43	CALISTOGA/ICH8 POWER	MAINON		
+1.05V	+1.05V	3,4,5,6,7,9,10,20,23,40,43,45	CPU/CALISTOGA/ICH8 POWER	MAINON		
VCC_CORE	+0.7V~+1.77V	4,5,40,45	CPU CORE POWER	VRON		
LCDVCC	+3.3V	25	LCD Power	INT_DISP_ON & EXT_LVDS_DIGON		
+5VHDD	+5V	30	HDD Power	MAINON		
MBATV	+10V~+17V	39,41	MAIN BATTERY	D/C#		


02


G-Note Montevina Quanta Computer Inc.									
Size B	Document Number Rev FRON TPAGE 2A								
Date:	Tuesday, March 03, 2009	Sheet	2	of	55				
	7			3					













































MEMORY INTERFACE



















































BLUETOOTH



























 Date:
 Thursday, April 09, 2009
 Sheet
 38
 of
 55


 5
 4
 3
 2
 1




















Revision History

Revision	Date	Phase	Change List	Release Schematic Date	Release Gerber File Date
1A		DV	Initial release		

Schematic Value Explanation Description :


RESISTOR


Value	F	4	6	8	12	1210	*	Description
*1K/F_4	1%	0402 (1005)					DE POP	1K ohm 1% SMD 0402 package and DE POP
1K_6	5%		0603 (1608)				POP	1K ohm 5% SMD 0603 package and POP
1K_8	5%			0805 (2125)			POP	1K ohm 5% SMD 0805 package and POP
1K_12	5%				1206 (3216)		POP	1K ohm 5% SMD 1206 package and POP
1K_1210	5%					1210 (3225)	POP	1K ohm 5% SMD 1210 package and POP


CAPACITOR


Value	Voltage	Material	6		*	Description
*0.1U/10V/X5R_4	10V	X5R	0402 (1005)		DE POP	0.1UF 10V X5R SMD 0402 package DE POP
1U/25V/X7R_6	25V	X7R	0603 (1608)		POP	0.1UF 25V X7R SMD 0603 package POP













5	2
U	J

	EC NO.	PG.	DATE	DART REFERENCE	DESCRIPTION	5
2008	EC-A-01	29	12/08	U10	Change LAN IC footprint from (LQFP48-9X9-4)0.4 to (LQFP48-9X9-5)0.5 pitch	
	EC-A-02	28	12/08	U32	Change Codec IC footprint to qfn48-7x7-5-58p-0_9h.(Add 9 via at the center PAD of original IC footprint)	
	EC-A-03	38	12/08	U49	Change U49 schematic by adding R562,R563,R564 and D24 to solve F4 error code issue.	
	EC-A-04	25	12/08	R196	Delete CCD_ON which was use to control CAM_VCC by change R196 from depop to pop and delete U16,C353,R204,R211,R219,R221.	
	EC-A-05	14	12/08	R399	Add R399 to pull low CPIO_19_CTF according to AMD FAE suggestion.	
	EC-A-06	22	12/08	R347	Replace CCD_ON with HDD_DETECT#, original HDD_DETECT# will cause FF error code while attached HDD.	
	EC-A-07	03	12/08	R313	Change to 4.7Kohm To solve N.B. cannot get correct FSB frequency selection (error coed 02)	
	EC-A-08	36	12/08	CN11	Add CLKRUN#,SERIRQ,LPC_LDRQ0#,LPC_PD#	
	EC-A-09	39	12/08	R565,R566	Add adapter selection board ID by adding R565 an R566.	
	EC-A-10	25	12/08	Q13	Change Q13 connection.	
	EC-A-11	37	12/08	R567,R568	Add optional resistor between MY11 and MY13	
	EC-A-12	28	12/11	C465,C426,C427, C506,C507,C499, C495,C497,C455	Change footprint from 0805 to 0603 per mechanical request.	
4)	EC-A-13	25	12/19	CN5	Connect LCD connector shielding to GND for better EMI performance.	
stage	EC-A-14	36	12/23	C679,Q35,Q36A, Q36B,R506,R510, R511,R519,R521	Delete redundunt schematic to save space for layout.	
A St	EC-A-15	05	12/23	C708,C709,Q38, Q39,Q40,R569, R570,R571,R572, R573,R574,U53	Change thermal sensor.	
`	EC-A-16	29	12/23	R579,R580	Add IO_GND1 for LAN connector per EMI request.	
	EC-A-17	26	12/24	R581,R582,R583, Q41,Q42	Change HP_DET schematic for better ESD protection and prevent floating	
	EC-A-18	28	12/30	U54,D26,D27, C710	Add new schematic to prevent "POP' sound.	
	EC-A-19	37	12/30	CN12	Add CN12 for 14" PCB due to mechanical design limit.	
2009	EC-A-20	27	01/07	CN27	Change pin define of CN27 by intercept GND pin between differential pair per EMI request.	



	EC NO.	PG.	DATE	DART REFERENCE	DESCRIPTION
9	EC-B-01	37	02/24	CN2	Delete CN2(extra right button/b connector)
Ī	EC-B-02	30	02/24	CN19	Delete CN23 (extra ODD connector)
Ī	EC-B-03	29	02/24	CN20	Swap PIN3 and PIN14 to correct the LED behavior.
	EC-B-04	3 21 35	02/26	C664,C665,C667, C672,C685,CN9, R488,R489,R491, R492,R494,R496, R515,U46,C324, C325,RP4,R293	Delete one minicard slot per customer request.
ı	EC-B-05	30	02/26	CN4	Reverse the pin define of KB connector for the conveninece of assembly.
ı	EC-B-06		02/26	R584	Insert 10 ohm resister(10_6) between FET and VDD(G-sensor) for Analog noise reduction.
	EC-B-07	03 10 13 14 17 22 23 24 25 27 28 29 30 31 32 36 39	02/27	C403,L2,L56,R322, R105,R113,R127,R131, R133,R142,R143,R151, R159,R16,R160,R167, R180,R186,R579,R261, R269,R329,R339,R355, R356,R214,R22,R252, R255,R267,R550,R278, R282,R284,R286,R294, R312,R314,R33,R332, R338,R340,R547,R351, R353,R354,R367,R377, R401,R402,R405,R415, R429,R435,R436,R454, R493,R502,R505,R514, R518,R522,R567,R568 R525,R529,R531,R534, R537,R580,R543,R545, R546,R9,R38,R65,RP3, RP4,RP5,RP6,RP7, R569,R48,R362,R92, R119,R32,R36,R444, R447,R485R162,R163, R189,R192,R200,R206, R216,R227,R237,R244, R548,R549,R551,R552, R553,R554,R60,R101, R102,R364,R201,R207	Delete redundant 0 ohm or change it to short pad in the circuit.



Date: F

	EC NO.	PG.	DATE	DART REFERENCE	DESCRIPTION	55
2009	EC-B-08	31	03/03	R486,R487	Add but no assembly	1
	EC-B-09	34	03/03	C501	Add	1
	EC-B-10	34	03/03	R585,R586	Disconnect SMB and change it to pull high 10K to 3VAUX	1
	EC-B-11		03/03	R523,R524	Change to 4.7K and pull high to 3VWLAN	1
	EC-B-12	36	03/03	R526,R528	Change to 4.7K and pull high to 3VWWAN	1
	EC-B-13		03/03	C684,D24,D25, R403,R562,R563, R564,U49	Change RFID IC package to TSSOP.	
	EC-B-14	28	03/04	C711,C712	Reserve 1u capacitor between L+,L- and R+,R- for EMI	
	EC-B-15	22	03/04	R223,R224, R239,R250	Change board ID for SIT stage.]
	EC-B-17		03/06	R272,R273,R274, R275	Add R272,R273,R274,R275 for EMI	
1 (1)	EC-B-18		03/06	D21		
stage	EC-B-19	25 32	03/12	F3,F4,F5		
BSt	EC-B-20	37	03/09	C713,C714,C715, C716,C717,C718, C719,C720	Add capacitor for EMI	
	EC-B-21	03	03/09	R357,R323,R279	Due cpu clock already fix,so delete redundant parts.	1
	EC-B-22	31	03/10	R587,R588,R589, R590,R591,R592	Add EMI filter for RF	1
	EC-B-23	44	03/16	PD17	Assembly PD17 to correct VGA graphic power off sequence.	1
	EC-B-24	25	03/12	R593,C311,C312	Add bead for EMI]
]
	EC-B-26	24	03/17	D14,D15,D16, D17,D18,D19, D20	Change CRT ESD protection from Switching Diode to Transient Voltage Suppressors.	
	EC-B-27		03/30	R347	Change HDD_DETECT# connection from ICH9 to KBC	1
	EC-B-28	25,37 39	04/07	Q17,Q19,R169, R174,R175	Delete LOGO Led for cost down]
	EC-B-29	39	04/07	R541,C309,Q13, Q14,R165,R166	Delete THINK light for cost down]
	EC-B-30		04/08	R555,R556,R557	Fine tune battery and suspend LED brightness]
	EC-B-31	29	04/10	U11,U15	Replace TVS between transformer and LAN IC for Hi-pot test]
]

	G-Note Montevina Quanta Computer Inc.												
Size B	Document Number	EC list				Rev 2A							
Date:	Thursday, April 09, 200	9 Sheet	55	of	55								
		1											