Compal Confidential


QCL10 Schematics Document

AMD APU Trinity FS1r2 + FCH Hudson-M3 + GPU Seymour/Thames XT

2012-07-13

REV:1.0(A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	Cover Bogo		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY F	BOPERTY OF COMPALELE	ECTRONICS INC. AND CONTAINS CONFIDE	TIAL	Cover Page		
AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY F DRMATION. THIS SHEET MAY NOT BE TF	Size	Document Number		Rev		
DEPARTMENT EXCEPT AS	S AUTHORIZED BY COMPAL ELECTRON	ICS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS	"	LA8251P		1.0
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOU	I PHIOR WRITTEN CONSE	NT OF COMPALELEC FRONICS, INC.	Date:	Monday, July 16, 2012 Sheet 1 of	50	



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for APU	ON	OFF	OFF
+APU_CORE_NB	Voltage for On-die VGA of APU	ON	OFF	OFF
+1.5V	1.5V power rail for APU VDDIO and DDR	ON	ON	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.2VS	1.2V (VDDR, VDDP) switched power rail for APU	ON	OFF	OFF
+2.5VS	2.5V for APU VDDA	ON	OFF	OFF
+1.1VALW	1.1V switched power rail for FCH	ON	ON	ON*
+1.1VS	1.1V switched power rail for FCH	ON	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VGS	1.5V switched power rail	ON	OFF	OFF
+1.8VGS	1.8V switched power rail	ON	OFF	OFF
+1.0VGS	1.0V switched power rail for VGA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note: ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

FCH Hudson-M3 SATA Port List

SATA	Port List
SATA0	HDD
SATA1	ODD
SATA2	NC
SATA3	NC
SATA4	NC
SATA5	NC

Comal PCIE Port List

PC	TE POI	rt List				
	PCIE0	LAN				
ь	PCIE1	WLAN				
APU	PCIE2	ExCARD				
	PCIE3	NC				
	PCIE0	NC				
	PCIE1	NC				
FCH	PCIE2	NC				
	PCIE3	NC				
	-					

FCH Hudson-M3 USB Port List

NC

NC

USB1.1

Port1

Port13

DEBUG PORT
WLAN
NC
FingerPrint
NC
NC
NC
CardReader
ExCARD
CAM
LP1
LP2
RP1

RP2

FCH Hudson-M3 USB Port List						
Port0	LP1					
Port1	LP2					
Port2	RP1					
Port.3	RP2					

EC SM Bus1 address

EC SM Bus2 address

. .		HEV	- .		
Device	Address	HEX	Device	Address	HEX
Smart Battery	000 1011	11h 0x16	ADM1032ARMZ	100 1101	4Dh 0x9A
Charger IC	000 1001	09h 0x12	SB-TSI	100 1100	4Ch 0x98
			RTD2136	100 1010	4Ah 0x94
			GPU	100 0001	41h 0x82

SM Bus Controller 0

(FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

HEX

Device

APU SIC/SID (FCH_SMB3)

SM Bus Controller 1

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

Address

BOM Structure

UMA@ : UMA only
DIS@ : DIS muxluss
45@ : 45 Level
9012@: EC9912
930@: EC930
INS@: Inspiron
VOS@: Vostro
M2@: FCH M2

FFS@: FreeFallSensor
EXP@: Express Card
FP@: FingerPrint
EMC@: EMI&ESD part

M3@: FCH M3


SE@: SEYMOUS GPU CH@: Chelsea GPU


X76@: VRAM H2G@: Hynix 2G S2G@: Samsung 2G


R10: R1 P/N for FCH,PCB
TMSR10: R1 P/N for GPU,VRAM
R30: R3 P/N for FCH,PCB
TMSR30: R3 P/N for GPU,VRAM


Security Classification	,			Compal Elect	ronics	, Inc.				
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	Notes List					
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPALELE	ECTRONICS INC. AND CONTAINS CONFID	ENTIAL	Notes List					
AND TRADE SECRET INFO	DRMATION. THIS SHEET MAY NOT BE TR	ANSFERED FROM THE CU	ECTRONICS, INC. AND CONTAINS CONFID JSTODY OF THE COMPETENT DIVISION OF	FIST S	Document Number					1.0
	S AUTHORIZED BY COMPAL ELECTRONI CLOSED TO ANY THIRD PARTY WITHOUT		HEET NOR THE INFORMATION IT CONTAINS	³ °	LA825	אומ				1.0
MAT BE USED BY ON DISC	SLUSED TO ANT THIRD PARTY WITHOUT	FRIOR WAITTEN CONSEI	NT OF COMPAL ELECTRONICS, INC.	Date:	Monday, July 16, 2012	Sheet	3	of	50	


Without BACO option: Power-Up/Down Sequence PE_GPIO0 : Low -> Reset dGPU ; High -> Normal operation PE_GPIO1 : Low -> dGPU Power OFF : High -> dGPU Power ON · All the ASIC supplies, except for VDDR3, must fully reach their respective **BACO** option: nominal voltages within 20 ms of the start of the ramp-up sequence, though a PE_GPIO0 : High ->Normal operation (dGPU is not reset on BACO mode) PE_GPIO1 : Low -> dGPU Power OFF ; High -> dGPU Power ON (always High) shorter ramp-up duration is preferred. There is no timing requirement on the ramp up of VDDR3 relative to other power rails. • The external pull-up resistors on the DDC/AUX signals (if applicable) should BACO Mode Max current dGPU Power Pins Voltage PX 3.0 ramp up before or after both VDDC and VDD CT have ramped up. PCIE PVDD. PCIE VDDR. TSVDD. VDDR4. VDD CT. OFF 1.8V 1679mA · VDDC and VDD CT should not ramp up simultaneously. For example, VDDC DPE PVDD, DP[F:E] VDD18, DP[D:A] PVDD, should reach 90% before VDD CT starts to ramp up (or vice versa). DP[D:A] VDD18, AVDD, VDD1DI, A2VDDQ, VDD2DI, · For power down, reversing the ramp-up sequence is recommended. DPLL PVDD, MPV18, and SPV18 DP[F:E] VDD10, DP[D:A] VDD10, DPLL VDDC, and 1.0V OFF ON 775mA PCIE VDDC 1.0V ON 1.1A VDDR3(3.3VGS) VDDR3 3 3V OFF ON 60mA BIF VDDC (current consumption = 55mA@1.0V, in ON Same as PCIE_VDDC Same as OFF 70mA PCIE VDDC(1.0V) BACO mode) VDDR1 OFF 1.5V OFF 1.2A **VDDR1(1.5VGS)** VDDC/VDDCI TRD OFF OFF 28 VDDC/VDDCI(1.12V) **VDD CT(1.8V) BACO Switch iGPU** dGPU **PERSTb** BIF_VDDC PE GPIO1(PXS PWREN) **REFCLK** +3.3VALW +3.3VGS **Straps Reset** +1.5VGS **Straps Valid** +1.5V +1.0VGS **Global ASIC Reset** +VGA CORE +1.8VGS T4+16clock **PWRGOOD** Compal Electronics, Inc. Compal Secret Data Security Classification 2011/08/01 2013/01/01 Issued Date Deciphered Date dGPU Block Diagram THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. 1.0 LA8251P



















Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	EC1r0 Cianal Laval Chiftor			
THIS SHEET OF ENGINEER					FS1r2 Signal Level Shifter Document Number Procure Proceedings Procedure Proced	E	Rev	
DEPARTMENT EXCEPT AS	HIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT BY THADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RIGHT EPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WE USED BY OR DISCLOSED TO ANY THIND PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LA8251P	ľ	1.0	
MAT BE USED BY ON DISC	COSED TO ANT THIRD FARTT WITHO	DI FRIOR WAITTEN CONSE	NT OF COMPALELECTRONICS, INC.	Date:	Monday, July 16, 2012 Sheet 9 of	50		




























































issued Date Deciphered Date					Compal Ele	ctronic	s, In	ıc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	CDT C					
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SH	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.		CRT Conn. Document Number LA8251P Monday, July 16, 2012	Sheet	28	of	50	Rev 1.0












Keyboard Connector





M/B to D/B BTB connector, LAN, FMC, HMC, USB3.0*2







Security Classification					Compal Electronics, Inc.		
Issued Date	2011/08/01	Deciphered Date	2013/01/01	Title	IO brd Conn & FAN/KI	р/тг	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P DRMATION. THIS SHEET MAY NOT BE TR	TJAL	Document Number		Rev		
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS		LA8251P		1.0
WAT DE OOED DI ON DIOC	LOGED TO ANT THIRD FAITH WITHOUT	THOR WITH IEN CONSE	VI OI COMI AL LLLOTTICIVICO, IIVO.	Doto	Manday July 16 2012 Chast 21 of	EΛ	










LA8251P














Compal Electronics, Inc. Security Classification Compal Secret Data 2011/08/01 2013/01/01 Issued Date Deciphered Date AMP & GCLK THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET NOR THE INFORMOTION T CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. LA8251P Monday, July 16, 2012
















Security Classification	Security Classification Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/08/04	Title	DUID 1 OUCD/1 11/4 LUID				
THIS SHEET OF ENGINEER	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL PROPERTY OF COMPANION THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPANION THE COMPANION THIS SHEET MAY NOT BE TRANSCEDED EDOM THE CHESTORY OF THE COMPANION OF PART DIVISION						
DEPARTMENT EXCEPT AS	AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						


L/S Rds(on) :11mohm ,

14mohm


+1.1VALW










+VDDCIP




+VDDCI










Security Classification	Com	pal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/04/18	Deciphered Date		Title	
AND TRADE SECRET INFOR	NG DRAWING IS THE PROPRIETARY PROF IMATION. THIS SHEET MAY NOT BE TRANS AUTHORIZED BY COMPAL ELECTRONICS.	Size Custon	PROCESSOR DECOUPLING Document Number Rev 1.0 LA8251P 1.0		
	OSED TO ANY THIRD PARTY WITHOUT PE		2.02011		



Version Cha			Version Cha	ınge List (P. I. R. List)	Page 1			
Item	Page#	Title	Date	Request Owner	Issue Description		Solution Description	Rev.
1								
							_	
ı	I		I	ı I	Security Classification	Compal Secret Data	Compal El	lectronics, Inc.
					Issued Date 2011/04.	Boolphiorod Bato	NICS, INC. AND CONTAINS CONFIDENCE. OF THE COMPETENT DIVISION OF TRUES OR THE INFORMATION IT CONTAINS COMPAL ELECTRONICS, INC. Take Monday, July 16, 2012	

Version Change List (P. I. R. List) Request Page 1

	Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev
Ī	1	9	XXX	XX'XX/XX	Compal_XX	XXXXX	Change PRXX from Xohm to XXXohm.	X01

	Design Change					
Date	Page	Part reference	change description	Reason		
10/17/2011	33	JLED2	Add JLED2 for Inspiron use only.	ME change drawing.		
10/17/2011	30	UD1	Swap nets FCH_SDATA0/FCH_SCLK0	correct connection		
10/17/2011	25	UV27.1	ADD RV327 for HPD	Vendor review		
10/17/2011	25	RV268	DEL RV268	No need 1.2V from system.		
10/17/2011	14	D6.D7	Change D6. D7 to Schottky for VGA PWR control	Original Diode. Vf too high.		
10/17/2011	12	C159.C158	Change C159.C158 to 10pF	Vendor review		
10/17/2011	12	D5.D8	Change D5. D8 to Schottky	Original Diode. Vf too high. Vendor review.		
10/17/2011	27	DV8	Reserve DV8. use RV40 short.	HDMI Voltage issue.		
10/17/2011	26	JLVDS	JLVDS Reverse Pin	LVDS connector location change.		
10/17/2011	21	RV215	RV215 connect to net:+VDDCI	FB_VDDCI Should connect to +VDDCI		
10/17/2011	37	AMP	Add an Audio AMP Circuit in page37	customer requires.		
10/19/2011	33	DB7	Reserve DB7 for ESD	ESD request		
10/19/2011	35	RB21	Adding RB21, change USB charge circuit power rail to +VC	USB charge sequence fine tune		
10/19/2011	34	U26	Dashboard button change to U26 pin34.36.75	to meet customer spec.		
10/19/2011	13	U2	KB_DET# Change to FCH GPIO56, add Q76	EC pin saving.		
10/20/2011	34	R503	R503 DEL	Leakage form 3VALW to VS		
10/20/2011	30	QD4	Add QD4	Leakage form 3VALW to VS		
10/21/2011	33	R793.R794.R795.R796.D24	add R793.R794.R795 100K*3.R796 0ehm.D24 BAT54C	For Dashboard support 3 second boot up.		
10/21/2011	37	U6	Reserve U6. C244~C251. R797~R799	Reserve GreenCLK		
10/21/2011	31	JBTB1	change pin67 to +3VS. pin36.38.40.42 to +3VALW	LAN D/B design changes.		
10/21/2011	27.32	JUSB2.JHDMI	update JUSB2 Footprint. JHDMI Footprint	ME change drawing.		
10/25/2011	29	CA19.CA20	From 2.2UF to 4.7UF	Vendor review		
10/25/2011	28	CV6.CV7.CV8	From 22pF to 10pF	CRT high resolution issue.		
10/26/2011	33	R60.R8	Change to 300ohm	LED current need >5mA		
10/26/2011	33	R792	Add 100Kohm to GND	Power LED issue.		
10/26/2011	33	UX1	SYSON connect to UX1.20	Express Card not support S5 weakup.		
10/28/2011	29	RA12.RA13	Change from 5.1ohm to 39.2ohm	Vendor review		
11/21/2011	33	UX1	Connect pin4 to +3VS, pin14 to +1.5VS for 2nd GMT	2nd source required.		
11/28/2011	7	Q6	Add Q6, Del Q1	ProcHot# change to High active. Common code for EC		
11/28/2011	12	R109	10M reserved	Without RTC battery, system should not boot up issue		
11/28/2011	36	EMI	Add C254,C255,C256,C257,C258,C259 0.1uF +1.5V	For EMI request		
11/28/2011	32	UB4	AMD USB debug Port0 change to JUSB1	JUSB1 USB SI too margin. Due to switch serial resistor approx 10ohm		

	Design Change for PT							
Date	Page	Part reference	change description	Reason				
04/03/12	18	YV1	27MHz package change to small size	Sourcer's recommend for cost down				
04/03/12	26	JLVDS	pin assignment change for 31,32,33,34,35,37	Sourcer's recommend for cost down				
04/03/12	35	C657	add 0.1u_0402 on USB_DETECT#	ESD required				
04/03/12	35	C658	add 0.1u_0402 on USB_DET#_DELAY	ESD required				
04/03/12	18	RV205,RV206	add 10K_0402 reserved only.	AMD Chelsea required				
04/03/12	18	R804,R805	add 0_0402 reserved only.	AMD Chelsea required				
04/03/12	20	RV244,CV366,RV208	add 2K_0402 ,10P_0402, 0_0402, reserved	AMD Chelsea required				
04/03/12	21	RV247,RV248	add 0_0402 reserved, RV247 stuffed.	AMD Chelsea required				
04/03/12	18	RV250	add 0_0402 to GND for Thames, stuffed.	AMD Chelsea required				
04/03/12	28	JCRT	footprint changed	DFB required				
04/03/12	30	JHDD	footprint changed	DFB required				
04/03/12	12	C158,C159,Y1	18p,18p,small size, 10P→18P	Sourcer's recommend for cost down				
04/03/12	12	C155,C157,X1	12p,12p,small size, 27P→12P	Sourcer's recommend for cost down				
04/12/12	19	RV104,RV101,QV21,CV96,RV1 03,RV109,QV25,RV99,RV100, QV18,QV19,QV20	Remove from BOM	These parts are PX4.0 supports. We support PX5.0 only.				
04/12/12	19	RV112,RV113	RV113 Change 150K→240K, RV112 change 20K →240K.	Power rail +1.5VGS Timing fine tune.				
04/12/12	18	R807,R806	Reserve 0ohm, R807 stuffed.	Reserve adaptor choice for dGPU GPIO5(net:AC_BATT)				
04/12/12	29	R14, Q78	R14 10K, Q78 NMOS dual.	AMD recommend.				
04/12/12	32	LB6, RB17, RB19	LB6 add to BOM.	EMI required.				
04/12/12	13	R136	100K ohm stuffed.	Add PU for FCH GPIO171. (net:ODD_EN#)				
04/12/12	14	R104	Reserve 0ohm.	Reserve for ODD_DA#				
04/12/12	33	C260, C261, C262, C263	0.1uF stuffed.	ESD required				
04/10/12	8	C100	Change to SGA00002280	ME Height limit. 4mm.				
04/11/12	27	CV365,CV367	add 0.1U_0402_10V7K~D, reserve only.	EMI required, add caps in HDMI DDC				
04/12/12	33	L3	add DLW21SN900SQ2_0805~D, reserve only.	EMI required, add CC in Cardreader				
05/02/12	7	C71	pop 0.1U_0402_16V4Z	EE required, Shutdown issue, Leason learn from CGs				

	lange FRAA I	rom xonm to xxxonm.	X01						
	Design Change for ST								
Date	Page	Part reference	change description	Reason					
05/31/12	26,33,3 1	RV328,R808,R774	add 300_0402_5%~D	AMD required, USB20 D- add RC for device lose					
05/31/12	26,33,3 1	CV368,C155,C795	add 15P_0402_50V8J~D	AMD required, USB20 D- add RC for device lose					
05/31/12	18,28	RV220,RV223,RV217,RV226,R V222,RV225,RV221,RV224,RV 216,RV227,RV218,RV228,RV2 19,RV229		AMD required, for VGA layout concern.					
05/31/12	7	Q6	reverse Q6	EE required					
05/31/12	27	RV329,RV330	add 0_0603_5%~D	EMI required, DDC EMI issue.					
05/31/12	27	D20	add PESD24VS2UT_SOT23-3~D, reserve only.	ESD required, HDMI plug issue, Leason learn from CGs					
06/22/12	18	R806	pop R806 Oohm	Fast Power reduce function					
06/23/12	27	RV39, RV41, RV42, RV44, RV53, RV54, RV57, RV58	Remove these part	change to common mode chock					
06/24/12	27	LV4, LV5, LV6,LV7	add these KINGCORE WCM-2012HS-900T common mode chock	EMI required for HDMI noise					
06/25/12	27	CV351, CV352, CV349, CV350, CV353, CV354, CV355, CV356	add these 3.3pF 50V 0402	EMI required for HDMI noise					
06/26/12	27	CV364, CV363, CV360, CV361, CV358, CV357, CV362, CV359	add these 1pF 50V 0402	EMI required for HDMI noise					
06/22/12	32	DB4	Remove	USB detect issue					