


MODEL NAME : ZAVA1/ZAVC1  
PCB NO : DA80011D000 LA-B015P-R1.0

Compal Confidential  
Schematic Document

Intel BoardWell ULT  
ZAVA1/ZAVC1  
DIS AMD 25W/M2+DDR3x8

2014-10-17      Rev: 1.0

Security Classification	Compal Secret Data		Title	
Issued Date	2014/10/17	Deciphered Date	2018/04/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-B015P	1.0
			Date: Friday, October 17, 2014	Sheet 1 of 56






Board ID Table for AD channel

Vcc	3.3V +/- 1%				
Ra	100K +/- 1%				
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD3
0	0	0.000V	0.000V	0.300V	0x00 - 0x0B
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V	3.300V	0xE7 - 0xFF

SMBUS Control Table

	SOURCE	BATT	Charger	VGA	DIMM	XDP	Thermal Sensor	FFS
EC_SMB_CK1 EC_SMB_DA1	KB9012	V	V					
EC_SMB_CK2 EC_SMB_DA2	KB9012			V			V	
SMBCLK SMBDATA	ULT				V			V
SML0CLK SML0DATA	ULT							
SML1CLK SML1DATA	ULT							

Symbol Note :



HSW BOARD ID Table

Board ID	UMA	DIS(JET)	DIS(Topaz)	DIS(OPAL)
0				
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				

BDW BOARD ID Table

Board ID	UMA	DIS(JET)	DIS(Topaz)	DIS(OPAL)
0	1.0_3D CAM			
1		1.0_3D CAM		
2			1.0_3D CAM	
3	SSI(BDW)			
4		SSI(BDW)		
5			SSI(BDW)	
6	PT(BDW) SSI_3D CAM			
7		PT(BDW) SSI_3D CAM		
8			PT(BDW) SSI_3D CAM	
9	ST(BDW) PT_3D CAM			
10		ST(BDW) PT_3D CAM		
11			ST(BDW) PT_3D CAM	
12	1.0(BDW) ST_3D CAM			
13		1.0(BDW) ST_3D CAM		
14			1.0(BDW) ST_3D CAM	
15				SSI
16				PT
17				ST
18				1.0

CLOCK SIGNAL ( Diff. 100MHz )

CLKOUT_PCIE0	
CLKOUT_PCIE1	
CLKOUT_PCIE2	10/100 LAN
CLKOUT_PCIE3	MINI Card (WLAN)
CLKOUT_PCIE4	dGPU
CLKOUT_PCIE5	

ULT

USB3.0

Port1	USB connector 1
Port2	USB connector 2
Port3	
Port4	3D Camera

USB2.0

Port0	USB connector 1
Port1	USB connector 2
Port2	USB connector 3 (D/B)
Port3	
Port4	MINI Card (WLAN)
Port5	Touch Screen Panel
Port6	Card Reader
Port7	Camera

PCI EXPRESS

Lane 1	
Lane 2	
Lane 3	10/100 LAN
Lane 4	MINI Card (WLAN)
Lane 5	PEG (AMD JET/TOBAZ)
Lane 6	


SATA

SATA0	HDD
SATA1	
SATA2	
SATA3	



SMBUS Address [0x9a]

MCH  
Shark bay




KBC  
KB9012A4




*BDW Pre-QS for DVT2*   *BDW QS for DVT2*




## BDW (ES2) CPU for 3D / 4G



**CAD Note:**  
Avoid stub in the PWRGD path while placing resistors R611.





**CAD Note:**  
Trace width=12-15 mil, Spcing=20 mil.  
Max trace length= 500 mil





Security Classification	Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJCO ELECTRONIC CORP. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NO INFORMATION ON THIS SHEET OR THE INFORMATION CONTAINED HEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Title <b>MCPL(1,2/19) eDP,XDP,MISC</b> Drawing Number <b>LA-B015P</b>	

# Interleaved Memory




confirm by intel request PDG P141



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	MCP(3,4/19) DDR3
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P
				Date	Wednesday, September 10, 2014
				Sheet	7 of 56



**FLASH DESCRIPTOR SECURITY OVERRIDE**  
**LOW = DISABLED (DEFAULT)**  
**HIGH = ENABLED**





ME_CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers





**CAD note:**  
Place the resistor within 500 mils of the PCH. Avoid  
routing next to clock pins.  
reference FFRD sch 0.5









Note: SUSACK# and SUSWARN# can be tied together if EC does not want to involve in the handshake mechanism for the Deep Sleep state entry and exit  
CAN be NC ,if not support Deep Sx




















PCH\_BATLOW# Need pull high to VCCDSW3\_3  
(If no deep Sx , connect to VCCSUS3\_3)



DSWODVREN - On Die DSW VR Enable  
★ H : Enable(DEFAULT)  
L : Disable

DSWODVREN - ON DIE DSW VR ENABLE  
HIGH = ENABLED (DEFAULT)  
LOW = DISABLED











**TOP-BLOCK SWAP OVERRIDE**  
HIGH depop RC288 (DEFAULT)  
LOW pop RC288


**BOOT BIOS STRAP BIT BBS**  
HIGH LOW(DEFAULT)  
LPC SPI

**TLS CONFIDENTIALITY**  
HIGH LOW(DEFAULT)


**NO REBOOT STRAP**  
HIGH LOW(DEFAULT)




GPIO15 NOT USED













CAD Note: RC163 SHOULD BE PLACED CLOSE TO CPU









Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	MCP(17,18,19/19) CFG,RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT OR PERSON WITHOUT THE WRITTEN CONSENT OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-B015P	0.1	
Date:				Wednesday, September 10, 2014	Sheet	16 of 56




















+LAN\_IO rising time : >1ms and <100ms




CA71, CA51 place close to Pin 26


CA53, CA55 change Value from 100u\_0603\_6.3V6M to 4.7u\_0603\_6.3V6K

CA57, CA58 close to UA1 pin1


CA59 CA60 close to UA1 pin9




JACK\_PLUG Delay circuitis



Reserve for cancel Delay circuitis




Place on the moat between GND & GNDA.




Close to UA1 Pin11,13,14,16

Trace width for SPK-L+/SPK-L-/SPK-R+/SPK-R-  
Speaker 4 ohm : 40mil  
Speaker 8 ohm : 20mil


close to Codec



iPhone and Nokia type Combo Jack



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Rev
				0.1
				Sheet
				22 of 56








Security Classification		Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEFENSE INFORMATION SECURITY AGENCY (DISA) OR THE DEFENSE INFORMATION SECURITY AGENCY (DISA) DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B015P	0.1
				Date: Wednesday, September 10, 2014	Sheet 23 of 56





## IO to MB CONN Substitute:SP01001FS00



Security Classification				Compal Secret Data				Title	
Issued Date				2014/04/01		Deciphered Date		2015/04/30	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev		0.1	
Date:				Tuesday, September 16, 2014		Sheet		25 of 56	



**IO/B, LED/B**

Document Number

**LA-B015P**

Date: Tuesday, September 16, 2014 Sheet 25 of 56





closed to pin 2, 4                  closed to pin 64, 66





Security Classification		Compal Secret Data		<b><i>Compal Electronics, Inc.</i></b>	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	<b>NGFF WLAN</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				<b>LA-B01SP</b>	
Date:	Wednesday, September 10, 2014	Sheet	26	of	56

## Power ON Circuit


**ON/OFF switch**




## Touch pad




## PTP





## FAN Control circuit








HE1 place around FAN area.



## INT\_KBD Connector







Security Classification		Compal Secret Data		<div> <div>  </div> </div>	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	FAN / TP / PWR SW / KBBL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FAN / TP / PWR SW / KBBL DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B015P	0.1
Date:	Friday, October 17, 2014	Sheet	27	of	56








# Screw Hole

ZZZ  
PCB 13G LA-B015P REV0 M/B  
DA80011D000






- SD034120280 12K\_0402\_1%
- SD034270280 27K\_0402\_1%
- SD034430280 43K\_0402\_1%
- SD034560280 56K\_0402\_1%
- SD034750280 75K\_0402\_1%
- SD034100380 100K\_0402\_1%
- SD034130380 130K\_0402\_1%
- SD034160380 160K\_0402\_1%
- SD034200380 200K\_0402\_1%
- SD028430380 430K\_0402\_1%
- SD034150280 15K\_0402\_1%
- SD034330280 33K\_0402\_1%
- SD028200280 20K\_0402\_1%



KB9012A3 change to  
KB9012A4 SA000040B30



ME\_FWP PCH has internal 20K PD.  
(suspend power rail)




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




Css	Tss
0.1uF	100mS
10nF	10mS
1nF	1mS
Open or tied to VIN	1mS




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	eDP / webcam / TouchScreen	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-B015P	0.1	
Date:				Tuesday, September 16, 2014	Sheet	31 of 56




	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS26
TI	SA00003ZX00	4.7K	4.7K	NC	NC	NC	2K	V
PARADE	SA00007U00	7.5K	NC	V	V	V	NC	NC




## SATA HDD Connector





## +5V\_HDD Source



## SHORT DEFAULT






## Free Fall Sensor








Fintek thermal sensor  
placed near by TOP DDR3






REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"


















TDC=9A  
Peak Current=13A  
OCP=16A

<10,11,37,42,49>

PXS\_PWREN

@PR1103  
0\_0402\_5%

@ PC1104  
0.1U\_0402\_16V7K

PR1105 VGA@  
470K\_0402\_1%

+3VS  
@ PR1110  
100K\_0402\_5%

PR1102 VGA@  
154K\_0402\_1%

PR1107 VGA@  
9.09K\_0402\_1%

PR1108 VGA@  
10K\_0402\_1%

PU1100 VGA@  
PGOOD VBST  
TRIP DRVH  
EN SW  
VFB VSIN  
TST DRVL  
TP

TPS51212DSCR\_SON10\_3X3

+5VALW

VGA@ PR1101  
2.2\_0603\_5%

VGA@ PC1105  
1U\_0603\_10V6K

VGA@ PC1103  
0.1U\_0603\_25V7K

VGA@ PQ1100  
AON7408L

VGA@ PQ1101  
AON7752

@EMI@ PC1100  
0.1U\_0402\_25V6

@EMI@ PC1101  
2200P\_0402\_50V7K

VGA@ PC1102  
10U\_0805\_25V8K

VGA@\_EMI@ PL1100  
FBMJ4516HS720NT\_2P

+1.35VGPUP

+1.35VS\_VGA


+1.35VGPUP

VGA@ PC1108  
220U\_D2\_2V R15M


ESR=15m ohm

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Title	PWR +1.35VGPU
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B012P
				Date:	Wednesday, September 10, 2014
				Sheet	41 of 56
				Rev	1.0






**+VGA\_CORE**



# Power block








## Version Change List (P. I. R. List)


Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	44	DCIN/BATT CONN/OTP	13/10/24	Morris	design change	change PR16 from 100K to 10K add PR37 10K	0.2
2	45	CHARGER	13/10/24	Morris	design change	change PC711 from 1000pF to 0.01uF change PR711 from 49.9K to 51.1K change PR713 from 10K to 499K change PR724 from 100K to 499K change PC721 from 0.047u to 0.22u change PC722 from 0.1u to 1u add PC732 100u	0.2
3	46	3.3VALWP/5VALWP	13/10/24	Morris	design change for solve can't root issue	change PC104 from 0.1u to 0.22u change PC110 from 0.1u to 0.22u change PR102 from 2.2K to 10K add PR110 20K	0.2
4	50	VCORE	13/10/24	Morris	adjust CPU parameter	change PR507(15W@) from 90.9K to 169K change PR519 from 1.91K to 10K change PR521 from 95.3K to 97.6K change PR539 from 8.06K to 909 change PC515,PC516 from SF0000005100 to SF0000004M00 change PL502 from SH000000NM00 to SH000000PQ00 change PR535(15W@) from 340 to 210 change PR537 from 1.27K to 1.37K change PR535(28W@) from 432 to 261 change PR507(28W@) from 113K to 205K change PR551 from 2.61K to 5.23K add PC522 82pF add PR533 0-ohm	0.2
6	52	VGA_CORE/PCIE	13/10/24	Morris	design change from vendor change LL	change PR1040 from 1.24K to 825	0.2
7	53	PROCESSOR DECOUPLING	13/10/24	Morris	adjust CPU parameter	change PC924 from SGA20331E10 to SGA00009800 remove PC901,PC903,PC904,PC906,PC908,PC909,PC910,PC911,PC912,PC913,PC914,PC915,PC917,PC919,PC921	0.2
8	45	CHARGER	13/10/28	Morris	design change for plug out battery shut down issue	change PC723 from 0.01uF to 0.47uF change PR728 from 0 to 9.09K change PC728 from 4700pF to 2200pF change PC701 from 220pF to 1000pF	0.2
9	46	3.3VALWP/5VALWP	13/12/12	Morris	design change from EE request	add PR115 10K-ohm	0.3
10	50	VCORE	13/12/12	Morris	design change from Intel recommend	change PR519 from 10K to 1.5K	0.3
11	48	+VCCIO	13/12/13	Morris	design change from EE request	delete PR310 and add PR300 0-ohm	0.3
12	50	VCORE	14/01/20	Morris	adjust CPU parameter	change PR507(15W@) from 169K to 90.9K change PR507(28W@) from 205K to 113K	1.0
13	53	PROCESSOR DECOUPLING	14/02/13	Morris	design change from thermal request	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0
14	50	VCORE	14/03/03	Morris	design change for VGA thermal issue	change PC836 PC837 PC838 PC839 from SGA20331E10 to SGA00006A00	1.0



Security Classification	Compal Secret Data		Title	
Issued Date	2014/01/20	Deciphered Date	2015/01/19	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
LA-B012P				
Date: Wednesday, September 10, 2014 Sheet 45 of 56				
Rev 1.0				




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	3D CAMERA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-B015P
				Rev	0.1
				Date:	Wednesday, October 22, 2014
				Sheet	46 of 56







## LVDS Interface



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2014/04/01		Deciphered Date		2015/04/30		Title		AMD_OPAL-XT_M2_PCIE/LVDS					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Rev		Document Number		LA-B015P			
												Date:		Wednesday, September 10, 2014	
												Sheet		47 of 56	



CONFIGURATION STRAPS			RECOMMENDED SETTINGS (= DO NOT INSTALL RESISTOR = 1-RESISTOR DIFFICULT NA = NOT APPLICABLE)
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
STRAPS	MUXPS	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
TX_PWRPS_ENB	PS_1[4]	Transceiver Power Settings Enable 0:500k Tx output swing 1:75k Tx output swing	1
TX_DEEMPH_EN	PS_1[3]	PCIE Transceiver De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	0
BIF_GEN_EN_A	PS_1[1]	0: RESERVED FOR ThermoSense and should be configured to 0 1: GEN2 not support at power-on 1: GEN3 supported at power-on	0
BIF_VGA_DS	PS_3[24]	0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMCFG2[Q2]	PS_3[23..1]	Set BIOS Port or Memory Address Range Select PS_3[23] : Address memory aperture size PS_3[22] : Address ROM type PS_3[21] : 1Mbit M20Q-PQ PS_3[20] : 1Mbit M20Q-PQ PS_3[19] : 1Mbit M20Q-PQ PS_3[18] : 1Mbit M20Q-PQ PS_3[17] : 1Mbit M20Q-PQ PS_3[16] : 1Mbit M20Q-PQ PS_3[15] : 1Mbit PC2SLV1070 (C)imga PS_3[14] : 1Mbit PC2SLV1070 (C)imga	000
BIOS_ROM_EN	PS_3[2]	Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1]	NA	0: No audio function 01: Audio for DP only 1: Audio for DP and iDME if dangle is detected	XX
AUD[0]	NA	01: Audio for DP and iDME	
CEC_DIS	PS_3[4]	HDMI must only be enabled on systems that are legally entitled to their responsibility of the system designer to ensure that the system is entitled to support this feature.	1
RESERVED	PS_1[3]	Reserved for future ASIC	0
RESERVED	PS_1[2]	0: RESERVED FOR THE RESERVED STRAPS BUT DO NOT INSTALL IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET	0
RESERVED	NA	Reserved	0
RESERVED	NA	Reserved (for ThermoSense/Whisper/Symour only)	0
AUD_PORT_CONF_PNNSTRAP[3]	PS_3[26]	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPSULE DISPLAY OUTPUTS 111 : 0 audio endpoints 100 : 1 audio endpoints 011 : 2 audio endpoints 001 : 3 audio endpoints 000 : 4 audio endpoints 000 = all endpoints are usable	XXX
AUD_PORT_CONF_PNNSTRAP[2]	PS_3[25]		
AUD_PORT_CONF_PNNSTRAP[1]	PS_3[24]		
AUD_PORT_CONF_PNNSTRAP[0]	PS_3[23]		



TSVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

Bits [3:1] Memory ID	P/N	Vendor	vendor part number	Size	RV20	RV27
111	SA000076POL	SAMSUNG	K4W4G1646D-BC1A	4GB	4.75K	NC
000	SA000068E80L	HYNIX	H5TCG634FR-11C	4GB	NC	4.75K
001	SA000077K0L	Micron	MT41J256M16HA-093G-E	4GB	8.45K	2K

- ★Place MLPS circuit components as close to ASIC as possible
- ★Total DC resistance of trace between PS pin and C should be less than 2 ohm
- ★Total DC resistance of trace between C and ground should be less than 2 ohm
- ★Trace capacitance should be less than 100pf.
- ★Resistors should be of +1% tolerance

### MLPS Strap

	Strap[2:1]	Strap[2:1]	Capacitor	R_pos	R_pos
PS_05[1]	1 1	001	NC	8.45K	2K
PS_15[1]	1 1	010	NC	NC	4.75K
PS_25[1]	1 1	010	NC	NC	4.75K
PS_35[1]	1 1	X X X	NC	X	X

Mapping to VRAM type please refer to memory table.


Place CLOSE VGA CHIP



MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1

SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
10u	1	1




**+1.35VS\_VGA TO +1.35V\_MEM\_GFX**




**SHORT DEFAULT**

**+1.8VS TO +1.8VGS**




**SHORT DEFAULT**

**<+3VS TO +3VGS>**




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	AMD OPAL-XT_M2_BACO POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom	LA-B015P	0.1
				Date:	Wednesday, September 10, 2014	Sheet 49 of 56











Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/04/01		Deciphered Date	
2015/04/30		Title		AMD OPAL-XT M2_VRAM_A1	
Size		Document Number		LA-B015P	
Date		Wednesday, September 10, 2014		Sheet 54 of 55	

