




MODEL NAME : VAW00  
PROJECT CODE : ANRVAW0000  
PCB NO : LA-9104P (Thames XT )  
DA60000VV00 LA-9104P M/B  
DA40001FO00 LS-9101P POWER BUTTON/B  
DA40001FP00 LS-9102P USB/B  
DA40001FQ00 LS-9103P TP BUTTON/B



# Dell / Compal Confidential

## Schematic Document

### Intel Chief River

### Ivy Bridge (BGA) + Panther Point

### OAK 15" UMA/DIS AMD Thames XT


2012-08-22  
Rev: 1.0

46@ : for 46 level  
@ : Nopop Component  
CONN@ : Connector Component  
KB9012@ : ENE KB9012 Implemented  
UMA@ : Only for UMA  
EMC@ : EMI/ESD parts  
GCLK@ : Green CLK implemented  
GCLKUMA@ : Green CLK for UMA  
GCLKDIS@ : Green CLK for DIS  
XTAL@ : X'tal implemented  
XTALDIS@ : X'tal with DIS implemented

R1@ : R1 P/N  
R3@ : R3 P/N


i3R1@ : CPU i3-3217 1.8G  
i3VOSR1@ : CPU i3-2365 1.4G  
i5R1@ : CPU i5-3317 1.7G  
i7R1@ : CPU i7-3517 1.9G  
CELR1@ : CPU Celeron 887 1.5G  
PENR1@ : CPU Pentium 997 1.6G

DIS@ : Only for Discrete  
TH@/THR1@ : Thames-XT  
MS@/MSR1@ : Mars Pro  
X76@ :  
SPI-ROM & VRAM Group



Compal Confidential

Project Code : VAW00  
File Name : LA-9104P



## Board ID Table for AD channel

Vcc	3.3V +/- 5%
Ra	100K +/- 5%

Board ID	Ra	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	EC AD3
0	0	0 V	0 V	0.155 V	0x00-0x0C
1	8.2K +/- 5%	0.168 V	0.250 V	0.362 V	0x0D-0x1C
2	18K +/- 5%	0.375 V	0.503 V	0.621 V	0x1D-0x30
3	33K +/- 5%	0.634 V	0.819 V	0.945 V	0x31-0x49
4	56K +/- 5%	0.958 V	1.185 V	1.359 V	0x4A-0x69
5	100K +/- 5%	1.372 V	1.650 V	1.838 V	0x6A-0x8E
6	200K +/- 5%	1.851 V	2.200 V	2.420 V	0x8F-0xBB
7	NC	2.433 V	3.300 V	3.300 V	0xBC-0xFF

## BOARD ID Table

ID	PCB Revision
0	0.1
1	0.1
2	0.2
3	0.2
4	0.3
5	0.3
6	1.0
7	1.0
UMA	THM
	MARS

## Project ID Table

ID	Project Revision
0	
1	
2	
3	
4	
5	UMA
6	DIS THAMES
7	DIS MARS PRO

## SMBUS Control Table

	SOURCE	MINI1	MINI2	BATT	SODIMM	Express Card	Thermal Sensor	FFS	VGA Thermal Sensor	VGA	XDP	Charger
EC_SMB_CK1 EC_SMB_DA1	KB9012			V								V
EC_SMB_CK2 EC_SMB_DA2	KB9012								V	V		
PCH_SML0CLK PCH_SML0DATA	PCH											
PCH_SML1CLK PCH_SML1DATA	PCH											
MEM_SMBCLK MEM_SMBDATA	PCH	V	V		V	V		V			V	

Link

CLK	DIFFERENTIAL	DESTINATION	FLEX CLOCKS	DESTINATION
	CLKOUT_PCIE0	10/100 LAN	CLKOUTFLEX0	None
	CLKOUT_PCIE1	MINI CARD WLAN	CLKOUTFLEX1	None
	CLKOUT_PCIE2	None	CLKOUTFLEX2	None
	CLKOUT_PCIE3	None	CLKOUTFLEX3	None
	CLKOUT_PCIE4	None		
	CLKOUT_PCIE5	None		
	CLKOUT_PCIE6	None		
	CLKOUT_PCIE7	None		
	CLKOUT_PEG_B	None		

CLKOUT	DESTINATION
PCI0	PCH_LOOPBACK
PCI1	EC LPC
PCI2	None
PCI3	None
PCI4	None

SATA	DESTINATION
SATA0	HDD
SATA1	None
SATA2	ODD
SATA3	None
SATA4	None
SATA5	None

PCI EXPRESS	DESTINATION
Lane 1	10/100 LAN
Lane 2	MINI CARD (WLAN)
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None

PCH

USB PORT#	DESTINATION
0	USB conn.2
1	USB conn.1
2	USB conn.3
3	USB conn.4 (DB)
4	NC
5	NC
6	NC
7	NC
8	MINI CARD (WLAN)
9	Touch Screen
10	Card Reader
11	Camera
12	NC
13	NC

Symbol Note :





: means Digital Ground








: means Analog Ground

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9104P	1.0
				Date: Wednesday, August 29, 2012	Sheet 4 of 57



Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2012/08/22	Deciphered Date	2013/08/31	Title	PROCESSOR(1/6) DML,FDL,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Docuement Number	Rev	
					1A-9104P	1.0	
Date		Wednesday, August 29, 2012		Sheet	5 of 57		






Security Classification		Compal Secret Data		Title	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	PROCESSOR(3/6) DDRIII	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				LA-9104P	
				Date: Wednesday, August 28, 2012	Sheet 7 of 57



# CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: (Default) Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed

Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port


PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled * 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training














**Layout Note:**  
Place near JDIMM1

All VREF traces should have 10 mil trace width




**Layout Note:**  
Place near JDIMM1.203,204








Layout Note:  
Place near JDIMMB




Layout Note:  
Place near JDIMMB.203,204






Note:  
Check voltage tolerance of  
VREF\_DQ at the DIMM socket

All VREF traces should  
have 10 mil trace width




SP07000P700



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2012/08/22	Deciphered Date	2013/08/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PCH (I/8) SATA/HDA/SPI/LPC	
					Docuement Number	Rev
					LA-9104P	1.0
					Date:	Wednesday, August 29, 2012

10/100 LAN  
WLAN (Mini Card)


<32> PCIE\_PRX\_LANRX\_N1  
<32> PCIE\_PRX\_LANRX\_P1  
<32> PCIE\_PTX\_LANRX\_N1  
<32> PCIE\_PTX\_LANRX\_P1  
<38> PCIE\_PRX\_WLANRX\_N2  
<38> PCIE\_PRX\_WLANRX\_P2  
<38> PCIE\_PTX\_WLANRX\_N2  
<38> PCIE\_PTX\_WLANRX\_P2



PCI-E\*


CLOCKS

10/100 LAN  
WLAN (Mini Card)




\*PCIE REQ power rail:  
suspend: 0 3 4 5 6 7  
core: 1 2

Close to YB2  
GCLK@




Reserve for EMI please close to UH1


FLEX CLOCKS




Total device  
20090512  
add double mosfet prevent  
ATI M92 electric leakage




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@




Close to RH270  
GCLK@



Close to RH270  
GCLK@



















# System ID


	PCH_GPIO57	PCH_GPIO39	PCH_GPIO38
LOW	VAW00 15''	INSPIRON	Entry
HIGH	VAW10 17''	VOSTRO	Mainstream




**GPIO28**  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up  
★ H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable




**PCH\_GPIO37**  
FDI TERMINATION VOLTAGE OVERRIDE  
★ LOW - Tx, Rx terminated to same voltage (DC Coupling Mode)



PCH\_GPIO28 needs to be connected to XDP\_FN8  
PCH\_GPIO35 needs to be connected to XDP\_FN9  
PCH\_GPIO15 needs to be connected to XDP\_FN16  
Please refer to Huron River Debug Board DG 0.5





DMI & FDI Termination Voltage	
DF_TVS	Set to Vss when LOW Set to Vcc when HIGH












*LCD PWR CTRL*





*LCD backlight PWR CTRL*




## Webcam PWR CTRL



\* Reserved for LCD  
sequence tuning








**LVDS Conn.**

\* Reserved for EMI/ESD/RF  
need to close to JLVDS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	LVDS/webcam
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	Document Number
				LA-9104P	
Date: Wednesday, August 29, 2012				Sheet	21 of 57


<15> HDMI\_A3N\_VGA CV32 2 1 0.1U 0402 10V7K-D TMD5 TXCN  
<15> HDMI\_A3P\_VGA CV33 2 1 0.1U 0402 10V7K-D TMD5 TXCP  
<15> HDMI\_A0N\_VGA CV36 2 1 0.1U 0402 10V7K-D TMD5 TX0N  
<15> HDMI\_A0P\_VGA CV37 2 1 0.1U 0402 10V7K-D TMD5 TX0P  
<15> HDMI\_A1N\_VGA CV38 2 1 0.1U 0402 10V7K-D TMD5 TX1N  
<15> HDMI\_A1P\_VGA CV39 2 1 0.1U 0402 10V7K-D TMD5 TX1P  
<15> HDMI\_A2N\_VGA CV40 2 1 0.1U 0402 10V7K-D TMD5 TX2N  
<15> HDMI\_A2P\_VGA CV41 2 1 0.1U 0402 10V7K-D TMD5 TX2P



46@ ROYALTY HDMI W/LOGO	
Part Number	Description
8000000023M	HDMI W/Logo:8000000023M

Security Classification		Compal Secret Data		Title	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Rev	1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Document Number LA-9104P	
				Date	Wednesday, August 28, 2012
				Sheet	22 of 57





U1VIG

LVDS CONTROL

VARY BL  
DIGION

AK27  
AK27

AK35  
AK35

AJ38  
AJ38

AK37  
AK37

AH35  
AH35

AG38  
AG38

AH37  
AH37

AF35  
AF35

AG38  
AG38

LVDSHP

AP34  
AP34

AW37  
AW37

AR37  
AR37

AP35  
AP35



AR35  
AR35


AN36  
AN36

AP37  
AP37

216-0833000-A11-THAMES-XT-M2\_FCBGA962-

THRI@





### CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

STRAPS	PN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMENDED SETTINGS
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	0: 50% swing 1: Pull-up swing
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS	0: enable 1: disable
RSVD	GPIO2	Advertises PCIe speed when compliance test	0: 2.5GT/s 1: 5GT/s
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIO5_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0: disable 1: enable
ROMDCFG(2:0)	GPIO(3:1:1)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VP_DEVICE_STRAP_BNA	V25VNC	IGNORE VIP DEVICE STRAPS	0
RSVD	HSYNCR		0
RSVD	GENERICC		0
ALD[1]	HSYNCR	ALD[1] ALD[0]	11
ALD[0]	VSYNCR	0: No audio function 1: Audio for DisplayPort and HDMI if dongle is detected 1: Audio for DisplayPort only 1: Audio for both DisplayPort and HDMI	

AMD RESERVED CONFIGURATION STRAPS  
ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET

GPIO21	HSYNCR	GENERICC	GPIO2	GPIO8
--------	--------	----------	-------	-------

### STRAPS

Diagram showing the strap configuration for the device, including the VREFG divider and the VREFG divider.

### Internal VGA Thermal Sensor

Diagram showing the internal VGA thermal sensor circuit, including the VREFG divider and the VREFG divider.

### VGA Thermal Sensor ADM1032ARMZ

Diagram showing the VGA thermal sensor circuit, including the VREFG divider and the VREFG divider.


Security Classification	Compal Secret Data	2013/08/31
Issued Date	Deciphered Date	

Title	ATI ThamesXT M2 Main MSIC
Doc Number	LA-9104P
Date	Wednesday, August 29, 2012
Sheet	25 of 37

Switch circuits in BACO desings for Thanos/Seymour only

55mA@1.0V, in BACO mode

## Circuits to support BACO





**Note:**

PX4.0 +VGA\_CORE, VDDCI, +1.5VGS ON


PX4.0 +3VGS, +1.0VGS, +1.8VGS OFF

PX5.0 +3VGS, +VGA\_CORE, VDDCI, +1.5VGV, +1.0VGS, +1.8VGS OFF

## Power Sequence of Thames and Mars Pro



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	ATI ThamesXT M2 BACO POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9104P
				Rev	1.0
Date:	Wednesday, August 29, 2012	Sheet	26	of	57




MLPS Bit	AMD recommended setting			
	strap	R_PU	R_PD	C
PS0:	11001	RV243=8.45K	RV201=2K	CV335=NC
PS1:	11000	RV237=NC	RV238=4.75K	CV329=NC
PS2:	00000	RV239=NC	RV240=4.75K	CV331=0.68u
PS3:	11000	RV241=NC	RV242=4.75K	CV333=NC








MEMORY INTERFACE A




THR1@

Co-lay Thames/Seymour/Mars Pro

	Thames M2	Seymour M2	Mars Pro
RV129	TH@	@	@
RV130	@	SE@	@
RV131	TH@	@	@
RV132	@	SE@	@
RV133	TH@	@	@
RV134	TH@	@	@
RV135	TH@	@	@
RV206	@	@	MS@
RV205	@	@	@





MEMORY INTERFACE B




THR1@

This basic topology should be used for DRAM\_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and I Cap values will depend on the DRAM load and will have to be calculated for different Memory, DRAM load and board to pass Reset Signal Spec. Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2






CHANNEL A: 256MB/512MB DDR3





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/08/22	Deciphered Date	2013/08/31	Title
					ATI ThamesXT M2 VRAM A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9104P
Date:		Wednesday, August 29, 2012		Sheet	30 of 57





CHANNEL B: 256MB/512MB DDR3



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title ATI ThamesXT M2 VRAM B		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-9104P	1.0
Date:				Wednesday, August 29, 2012	Sheet	31 of 57





DL11 as close as possible to C27 and C32




3.3V : Enable switching regulator  
0V : Disable switching regulator







10/100 : 100@ (LDO mode used)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	LAN RTL8105E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9104P
				Date	Wednesday, August 23, 2012
				Sheet	32 of 57










Security Classification		Compal Secret Data		Title	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9104P	1.0
				Date: Wednesday, August 28, 2012	Sheet 36 of 57






## Mini WLAN/WIMAX H=6.7




### CC47靠近wlan connector




## HDD LED




## Power LED



## Power Control for Mini card



Battery LED




## Wireless LED




Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>		
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	<b>Mini Card/LED</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0	
				Date:	Wednesday, August 29, 2012	Sheet 38 of 57

## Power ON Circuit


### ON/OFF switch




## FAN Control circuit




## POWER/B




## INT\_KBD Conn.



## Touch pad




Security Classification		Compal Secret Data		Title	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	FAN/TP/KB/PWR SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9104P	1.0
				Date: Wednesday, August 28, 2012	Sheet 39 of 57




Security Classification		Compal Secret Data		Title	
Issued Date		2012/08/22	Deciphered Date		2013/08/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CONTROL OF THE COMPAL ELECTRONICS, INC. R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Rev	
LA-9104P				1.0	
Date:		Wednesday, August 29, 2012		Sheet	40 of 57

## SATA HDD Conn.


### +5V\_HDD Source




## \* Touch Screen Panel




## ODD Power Control



## SATA ODD Conn.



Screw Hole



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		2013/08/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
Date: Wednesday, August 28, 2012		Sheet 42 of 57		1.0	

## Version Change List (P. I. R. List)


Page 1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	21,39	LVDS	2012/05/17	SED	Add FHD Panel CE_ENABLE, DBC_ENABLE function from SED request	Add CE_EN, DBC_EN control pin to EC	0.2
2	21	LVDS	2012/05/22	SED	Follow SED team request disable CE_EN function	Change RV62 to DE-POP and RV100 to POP for disable CE_EN function	0.2
3	33	Audio codec	2012/05/23	CODEC	Follow CODEC vendor suggestion	Add AUDIO JACK PLUG delay circuit, Sperate NET JACK_PLUG to -> JACK_SENSE# & -> JACK_PLUG#	0.2
4	16,21	Touch Screen	2012/05/29	HW	Add touch screen function	Add RV217, RV218, RV219, RV249, CV59, CV60, CV328, DV13, QV16, JTOUCH	0.2
5	39	Board ID	2012/05/30	HW	Board ID change for PT	Change RES from 8.2k_0402(SD028820180) to 33k_0402(SD028330280)	0.2
6	21,39	Touch Screen	2012/05/30	HW	Add touch screen function power control	Add NET *TOUCH_ON#* from JTOUCH to UE1.82(KB9012) for TOUCH SCREEN PANEL power control	0.2
7	33	Audio codec	2012/05/30	HW	Follow RealTek suggestion remove, delete reserve MUTE circuit	Delete D1,QA1,QA2,QA3,RA24,RA26,RA60,RA62,RA68,RA109,CA72,CA73	0.2
8	15,16, 39,41	ESD	2012/05/30	ESD	ESD ask CAP for reserve	Reserve 0.1u/0402 CH104,C223,CH105,CE27,CE29	0.2
9	14	Green CLK	2012/05/30	HW	For Green CLK test	Change RH31,RH41,RV232 0ohm form *GCLK#* to *#* for break the clock signal to device	0.2
10	10,26,41	DC/DC	2012/05/31	HW	Change "+1.5V_CPU_VDDQ", "+1.5VS", "+1.5VGS" derating	Change RC150 330K/0402 to 2M/0402, RC151 100K/0402 to 470K/0402, R218 100K/0402 to 470K/0402, RV115 0/0402 to 2M/0403	0.2
11	41	DC/DC	2012/05/31	HW	For power sequence trunning	Change R215 to DE-POP	0.2
12	06,15,16, 39,41	ESD	2012/05/31	ESD	Follow ESD team request	Change 0.1u/0402 from "#*" to POP	0.2
13	32	Green CLK	2012/06/15	HW	Change for Green CLK bom control	Change RL21,RL30 from "#*" to "GCLK#"	0.2
14	41	DC/DC	2012/06/15	HW	For WLAN card power sequence issue	Change R24,R213 from 470K/0402 56K/0403	0.2
15	35,41	Schematic page modify	2012/06/18	HW	Schematic page modify for easily maintain.	Swap Page. 35 & Page 41.	0.2
16	41	ODD	2012/06/18	HW	Change component location for easily maintain.	Move CH9,CH10 from Page.13 to Page.41	0.2
17	39	FAN	2012/06/29	HW	Fan speed noise issue	Reserve 220p/0402 CE24	0.2
18	6	CPU	2012/06/29	ESD	System boot-up shot down issue.	Change CC151 from POP to "#"	0.2
19	21,35, 39,40,41	Circuit adjust	2012/07/01	HW	Circuit & page adjust for OAK 15" & OAK 17"	1. Swap P.35 & P.41and move touch screen circuit from P.21 to P.41. 2. Swap P.39 & P.40 page no	0.2
20	40	LID SW	2012/07/01	HW	LID SW need a trace for debug and switch.	Add RE81 for LID SW.	0.2
21	25	GPU	2012/07/01	HW	Follow AMD request, MarsPro will used MPLs.	Change RV75,RV76,RV81 from "DIS#" to "TH#"	0.2
22	29	GPU	2012/07/01	HW	Follow AMD request, MEM_CALRP2 is not need for Mars ASIC now.	Change RV205 from "MS#" to "#"	0.2
23	38	MINI card	2012/07/03	HW	Power Control for Mini card didn't need	Change R17 to "#"	0.2
24	6	XDP	2012/07/06	HW	S3 return hang issue	Change RC89 from "#*" to POP	0.2
25	23	GREEN CLK	2012/07/09	HW	Follow Green CLK FAE suggestion	1. Change UG1.2(+3VLP) & UG1.8(+3VALW) connect to +LAN_IO 2. Add R787 connect from +RTCBIATT to C5.2 & UG1.10 3. Change C14 from 0.1u to 5p/0402 4. Change C8 connect from +3V_ALW to +LAN_IO 5. Add R788 0ohm/0402 from +RTCVCC to UG1 for GCLK & DH1 select	0.2
26	35	MOAT	2012/07/09	ESD	For ESD request reserve CAP.	Reserve those CAP for ESD MOAT.	0.2
27	18	LVDS	2012/07/10	HW	Change RES and reserve CAP for LVDS issue	Change RH185 from 0ohm-short to 0ohm/0805, and reserve CH106 1U/0402	0.2
28	13	PCH	2012/07/11	ESD	Follow ESD team request	Add RH44,RH48,RH70 & NET PCH_JTAG_TMS_R, PCH_JTAG_TDI_R, PCH_JTAG_TDO_R for break signal trace	0.2
29	40	PCH	2012/07/11	ESD	Follow ESD team request	1.Change NET NAME "N59110727" to "WL_BT_LED#_R" 2. Reserve 0.1u/0402 on "WL_BT_LED#_R" for ESD	0.2
30	21	LVDS	2012/07/11	HW	Reserve for CE function for LVDS connector	Change CE_EN_R from dummy to JLVDS.18	0.2
31	32	Connector	2012/07/12	ME	For ME request	Change JLAN CPN from "DC234004V00" to "SP011207090"	0.2
32	40	FAN	2012/07/16	HW	For FAN_SPEED1 noise issue	Change CE29 from "#*" to POP	0.2
33	14	Touch PAD	2012/07/17	SED	Change Touch PAD SMBUS port for SMBUS issue	Change Touch PAD SMBUS port for SMB0 to SMB	1.0
34	32	GREEN CLK	2012/07/19	HW	Follow Silego FAE request	Change RL21 from 510 ohm to 0 ohm/0402	1.0
35	41	Touch Screen	2012/08/07	SED	Follow SED team request change JTOUCH USB signal conatct.	Change JTOUCH Pin define.	1.0
36	34	Card Reader	2012/08/14	ESD	Follow ESD team request	Reserve CR11 100p/0402 close to JREAD	1.0
37	23	GREEN CLK	2012/08/16	HW	Fixed GCLK output abnormal issue	Change UG1.2(UG1/VDD) from +LAN_IO to+3VALW	1.0
38	33	CODEC	2012/08/16	HW	The issue already fixed by new CODEC.	Remove delay circuit and POP RA4	1.0
39	23	GREEN CLK	2012/08/17	HW	For RTC discharge issue	De-pop R788	1.0
40	32,34	LAN	2012/08/17	HW	For LAN Chip abnormal leakage issue	Pop RL34 and de-pop RE21	1.0
41	34	Card Reader	2012/08/20	ESD	Follow ESD team request	Change CR11 from 100p/0402 to 10p/0402 and POP	1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9104P
				Date	Wednesday, August 28, 2012
				Sheet	43 of 57




Security Classification		Compal Secret Data		<div> <div>Compal Electronics, Inc.</div> <div> <div>HW-PIR</div> <div>Document Number</div> <div>LA-9104P</div> </div> </div>	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	Rev 1.0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Wednesday August 29 2012
				Sheet	44 of 57




PBATT battery connector

SMART  
Battery:  
01.BATT1+  
02.BATT2+  
03.CLK\_SMB  
04.DAT\_SMB  
05.BATT\_PRS  
06.SYS\_PRES  
07.BAT\_ALERT  
08.GND1  
09.GND2

PH900 under CPU bottom side :  
CPU thermal protection at 96 +/- 3 degree C








3.3VALWP  
TDC 5.4A  
Peak Current 7.7A  
OCP current 9.2A  
TYP  
H/S Rds(on) :27mohm , 34mohm  
L/S Rds(on) :11mohm , 14mohm  
MAX

5VALWP  
TDC 5.6A  
Peak Current 8A  
OCP current 9.6A  
TYP  
H/S Rds(on) :27mohm , 34mohm  
L/S Rds(on) :11mohm , 14mohm  
MAX













output voltage adjustable network



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>PWR +VCCSAP</b>	
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				<b>LA-9104P</b>	1.0
Date:	Wednesday August 29, 2012	Sheet	51	of	57








GPU_VID3 (GPIO15)	GPU_VID1 (GPIO20)	Core Voltage Level
1	1	0.8V
1	0	0.85V
0	1	0.9V
0	0	1.0V

The schematic diagram illustrates the power supply section of the P4000 board. It shows the connection of the +3VALW, +VGA\_PCIE, and +1.0VGS rails. Key components include the PJP807 JUMP\_43X79, PJP806 JUMP\_43V79, and various capacitors and resistors. The diagram also includes a table showing the output voltages for the Thames XT and Mars Pro boards.


	Thames XT	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K

	Thames XT	Mars Pro
VGA_PCIE	1.0V	0.95V
PR832	6.81K	5.9K





# Power block



## Page 1

Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2012/08/22	Deciphered Date	2013/08/31	Title	PWR-PIR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	LA-9104P			Rev 1.0
				Date:	Wednesday, August 29, 2012			Sheet