# VIQY0

(Y410)

NM_A031 Rev1.0 Schematic

Intel Haswell Processor with DDRIII + Lynx point PCH
nVIDIA N14P GT + 2nd VGA N14P GT

2013-03-19 Rev1.0

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	Cover Page

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

LCFC

PCI-Express 16X Gen3

PEG 8~15

PEG 0~7

Intel CPU Haswell

rPGA-946
37.5mm*37.5mm

Page 5,6,7,8,9,10,11

Memory BUS (DDRIII)
Dual Channel

1.35V DDRIIIL 1066/1333/1600 MT/s

DDR3-SO-DIMM X2
BANK 0, 1, 2, 3

UP TO 16G

2nd VGA, N14P-GT1

*VRAM 64*32*
GDDR5 8*

Sub/B   Page 32

N14P-GT1

*VRAM 64*32*
GDDR5 8*

Page 23,24,25,26,27,28,29,30,31

MUX   Page 37   HDMI

HDMI Conn.   Page 39

CRT Conn.   Page 36

MUX   Page 37   CRT

HDMI1.4b

LVDS Conn.   Page 35

LVDS

eDP to LVDS PS8625   Page 34

MUX   Page 38

eDP
eDP

DMI *4
5GT/s

Intel PCH Lynx point

695 ball FCBGA
20mm*20mm

Page 14,15,16,17,18,19,20,21,22

RJ45 Conn.   Page 42

Atheros QCA8171-AL3A-R
PCIe port 3   Page 41

PCIe Gen1
1.5V 5GT/s

SPI ROM (4MB+2MB)
Page 17

SPI BUS
3.3V 33MHz

SATA HDD   *SATA Port 5*   page 44

SATA Gen3 Port 1
5V 6GHz(600MB/s)

SATA ODD   *SATA Port 2*   page 44

SATA Gen1 Port2
5V 3GHz(300MB/s)

Card reader Conn.   Page 49

Card reader IC
GL3213   Page 49

USB 3.0 Port6
5V 5GT/s
USB 2.0 Port4
5V 480MHz

USB 2.0 Port5
5V 480MHz

USB Charger IC
GL887T   Page 51

USB Charger Conn.
Sub/B   Page 51

USB 2.0
5V 480MHz

USB Left
USB 2.0 Port 2
USB 3.0 Port 2   Page 50

USB Right
USB 2.0 Port 1
Sub/B   Page 50

USB 3.0
5V 5GT/s

Int. Camera
USB 2.0 Port 0   Page 35

Touch panel
USB 2.0 Port 8   Page 51

USB 2.0
5V 480MHz

PCIe Gen1
5V 480MHz

SATA Gen3
5V 6GHz(600MB/s)

PCIeMini Card WLAN   *PCIe Port 4*   page 40

mSATA SSD   *SATA Port 4*   page 40

PCIeMini Card WLAN   USB 2.0 Port 10   page 40

LPC BUS
3.3V 33MHz

HD Audio
3.3V 24MHz

Debug Port   Page 47

EC ITE IT8586E-AX   Page 47

Touch Pad   Page 48

Int.KBD   Page 48

Thermal Sensor EMC 1403   Page 43

Codec ALC282CG   Page 45

AMP MAX98400B   Page 46

SPK Conn.   Page 46

Int. MIC Conn. (JCMOS Conn.)   Page 35

Ext. MIC Conn.   *Sub/B*   Page 51

HP Conn.   *Sub/B*   Page 51

Power Circuit DC/DC
Page 56,57,58,59,60,61,
62,63,64,65,66

DC/DC Interface CKT.   Page 55

RTC CKT.   Page 56

POWER/B Conn.   Page 53

AUDIO, USB/B Conn.   Page 51

ODD/B Conn.   page 44

NOVO/B Conn.   Page 53

Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title   **Block Diagram**

Size   Custom

Document Number   Y401 NM-A031   Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 2 of 69

LCFC

Voltage Rails   (O --> Means ON   , X --> Means OFF)

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Power Plane \ State

State	B+	+3VALW / +5VALW	+1.5V	Power Plane (+5VS, +3VS, +1.5VS, +VCCSA, +V1.5S_VCCP, +CPU_CORE, +VGA_CORE, +GFX_CORE, +1.8VS, +1.05VS, +0.75VS, +3.3VS_VGA, +1.5VS_VGA, +1.05VS_VGA)
S0	O	O	O	O
S3	O	O	O	X
S5 S4/AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

USB Port Table

USB 2.0	USB 3.0	Port	4 External USB Port
EHCI1	XHCI	0	Camera
		1	USB Port (Right Side)
	2	2	USB Port (Left Side)
		3	
	4	4	Card Reader
		5	USB Port (Right Side)
		6	
		7	
EHCI2		8	
		9	
		10	Mini Card(WLAN)
		11	
		12	
		13	

BOM Structure Table

BOM Structure	BTO Item
GT@	NV GT750M
GT1@	NV GT755M
CMOS@	CMOS Camera part
SURGE@	QCA8171 LAN surge part
X76@	X76 Level part for VRAM
GC6@	NV CG6 support part
NOGC6@	NV no CG6 support part
AOAC@	AOAC support part
KBL@	K/B Light part
ME@	ME part
@	Unpop
DS3@	Deep S3 support part
daul@	Support daul channel panel function
887T@	GENESYS 887T USB charger solution
887@	GENESYS 887 USB charger solution
TI@	TI USB charger solution
EDP@	Support EDP panel function
SLI@	For SLI function part
47W@	For 47W CPU part
37W@	For 37W CPU part

SMBUS Control Table

	SOURCE	Main VGA	2nd VGA	BATT	IT8580E	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	TP Module
EC_SMB_CK1 EC_SMB_DA1	IT8580E +3VALW	X	X	V +3VALW	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8580E +3VS	V +3VS	V +3VS	X	X	X	X	V +3VS	V +3V_PCH	X
SMB_CLK_S3 SMB_DATA_S3	PCH +3VS	X	X	X	X	V +3VS	V +3VS	X	V +3V_PCH	V +3VS

PCIE PORT LIST

Port	Device
1	
2	
3	
4	LAN
5	WLAN
6	
7	
8	

EC SM Bus1 address

Address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor EMC1403-2	1001_101xb
Master VGA	0x9E
Slave VGA	0x9C

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

ZZZ1
DAZ0SD00100

Title: Notes List

Size: Custom
Document Number
Y401 NM-A031
Rev 1.0

LCFC

Date: Wednesday, March 27, 2013   Sheet   3   of   69

VGA and GDDR5 Voltage Rails   (N14Px GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	IN	-	FB_CLAMP_MON
GPIO1	OUT	-	NA
GPIO2	OUT	-	VGA_BL_PWM
GPIO3	OUT	-	VGA_ENVDD
GPIO4	OUT	-	VGA_ENBKL
GPIO5	OUT	-	NA
GPIO6	OUT	-	FB_CLAMP_TOGGLE_REQ#
GPIO7	OUT	-	NA
GPIO8	OUT	-	OVERT#
GPIO9	OUT	-	VGA_ALERT#
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	NVVDD PWM_VID
GPIO12	IN	-	AC Power Detect Input (10K pull High)
GPIO13	OUT	-	DPRSLPVR_VGA
GPIO14	OUT	-	NA
GPIO15	IN	-	NA
GPIO16	OUT	-	NA
GPIO17	IN	-	VGA_EDP_HPD
GPIO18	IN	-	DGPU_HDMI_HPD
GPIO19	IN	-	NA

1. all power rail ramp up time should be larger than 40us

1.all GPU power rails should be turned off within 10ms
2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ

Performance Mode P0 TDP at Tj = 102 C* (GDDR5)

Products	GPU (4) (W)	Mem (1,5) (W)	NVCLK /MCLK (MHz)	NVVDD (V)	NVVDD (A)	NVVDD (W)	FBVDD (1.35V) (A)	FBVDD (1.35V) (W)	FBVDDQ (GPU+Mem) (1.35V) (A)	FBVDDQ (GPU+Mem) (1.35V) (W)	PCI Express (1.05V) (6) (mA)	PCI Express (1.05V) (6) (W)	I/O and PLLVDD (1.8V) (mA)	I/O and PLLVDD (1.8V) (W)	I/O and PLLVDD (1.05V) (mA)	I/O and PLLVDD (1.05V) (W)	Other (3.3V) (mA)	Other (3.3V) (W)
N14X 128bit 1GB GDDR5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_ CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Device ID	
N14P-GT (28nm)	0x0FCD

	setting	I2C Slave addrees ID
SMB_ALT_ADDR (ROM_SO Bit 1)	0	0x9E
	1	0x9C

GPU	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4	
N14P-GT 28nm	PU 10K	PD 15K	PU 45K	PD 5K	PD 25K	PU 5K	PD 45K	Master
	PU 20K	PU 25K	PU 45K	PD 35K	PD 10K	PD 5K	PD 10K	Slave

GPU	N14P-GT	N14P-GT1	
FB Memory (GDDR5)	ROM_SI	ROM_SI	
Samsung 3000MHz	K4G20325FD-FC03		
	64Mx32		PD 30K
Hynix 3000MHz	H5GQ2H24AFR-R0C		
	64Mx32		PD 25K
Samsung 2500MHz	K4G20325FD-FC04		
	64Mx32	PD 30K	
Hynix 2500MHz	H5GQ2H24AFR-T2C		
	64Mx32	PD 25K	

Title **VGA Notes List**

Size Custom

Document Number **Y401 NM-A031**

Rev 1.0

Date: Wednesday, March 27, 2013   Sheet   4   of   69

+VCCIOA_OUT

PEG_COMP   2   1   RC2
24.9_0402_1%

CAD Note:
Trace width=12 mils ,Spacing=15mil
Max length= 400 mils.

Haswell rPGA EDS
JCPUA

PEG_RCOMP   E23   PEG_COMP

PEG_RXN_0   M29   PCIE_CRX_GTX_N0
PEG_RXN_1   K28   PCIE_CRX_GTX_N1
PEG_RXN_2   M31   PCIE_CRX_GTX_N2
PEG_RXN_3   L30   PCIE_CRX_GTX_N3
PEG_RXN_4   M33   PCIE_CRX_GTX_N4
PEG_RXN_5   L32   PCIE_CRX_GTX_N5
PEG_RXN_6   M35   PCIE_CRX_GTX_N6
PEG_RXN_7   L34   PCIE_CRX_GTX_N7
PEG_RXN_8   E29   PCIE_CRX_GTX_N8
PEG_RXN_9   D28   PCIE_CRX_GTX_N9
PEG_RXN_10   E31   PCIE_CRX_GTX_N10
PEG_RXN_11   D30   PCIE_CRX_GTX_N11
PEG_RXN_12   E35   PCIE_CRX_GTX_N12
PEG_RXN_13   D34   PCIE_CRX_GTX_N13
PEG_RXN_14   E33   PCIE_CRX_GTX_N14
PEG_RXN_15   E32   PCIE_CRX_GTX_N15

PCIE_CRX_GTX_N[0..15]   <23,32>

PEG_RXP_0   L29   PCIE_CRX_GTX_P0
PEG_RXP_1   L28   PCIE_CRX_GTX_P1
PEG_RXP_2   L31   PCIE_CRX_GTX_P2
PEG_RXP_3   K30   PCIE_CRX_GTX_P3
PEG_RXP_4   L33   PCIE_CRX_GTX_P4
PEG_RXP_5   K32   PCIE_CRX_GTX_P5
PEG_RXP_6   L35   PCIE_CRX_GTX_P6
PEG_RXP_7   K34   PCIE_CRX_GTX_P7
PEG_RXP_8   F29   PCIE_CRX_GTX_P8
PEG_RXP_9   E28   PCIE_CRX_GTX_P9
PEG_RXP_10   F31   PCIE_CRX_GTX_P10
PEG_RXP_11   E30   PCIE_CRX_GTX_P11
PEG_RXP_12   F35   PCIE_CRX_GTX_P12
PEG_RXP_13   E34   PCIE_CRX_GTX_P13
PEG_RXP_14   F33   PCIE_CRX_GTX_P14
PEG_RXP_15   D32   PCIE_CRX_GTX_P15

PCIE_CRX_GTX_P[0..15]   <23,32>

DMI_CRX_PTX_N0   D21   DMI_RXN_0
DMI_CRX_PTX_N1   C21   DMI_RXN_1
DMI_CRX_PTX_N2   B21   DMI_RXN_2
DMI_CRX_PTX_N3   A21   DMI_RXN_3

DMI_CRX_PTX_P0   D20   DMI_RXP_0
DMI_CRX_PTX_P1   C20   DMI_RXP_1
DMI_CRX_PTX_P2   B20   DMI_RXP_2
DMI_CRX_PTX_P3   A20   DMI_RXP_3

DMI_CTX_PRX_N0   D18   DMI_TXN_0
DMI_CTX_PRX_N1   C17   DMI_TXN_1
DMI_CTX_PRX_N2   B17   DMI_TXN_2
DMI_CTX_PRX_N3   A17   DMI_TXN_3

DMI_CTX_PRX_P0   D17   DMI_TXP_0
DMI_CTX_PRX_P1   C18   DMI_TXP_1
DMI_CTX_PRX_P2   B18   DMI_TXP_2
DMI_CTX_PRX_P3   A18   DMI_TXP_3

<15> FDI_CSYNC   2   1   FDI_CSYNC_R   H29   FDI_CSYNC
RC3   2   1   0_0402_5%
<15> FDI_INT   FDI_INT_R   J29   FDI_INT
RC87   0_0402_5%

PEG_TXN_0   H35   PCIE_CTX_GRX_N0   CC1 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N0
PEG_TXN_1   H34   PCIE_CTX_GRX_N1   CC2 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N1
PEG_TXN_2   J33   PCIE_CTX_GRX_N2   CC3 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N2
PEG_TXN_3   H32   PCIE_CTX_GRX_N3   CC4 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N3
PEG_TXN_4   J31   PCIE_CTX_GRX_N4   CC5 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N4
PEG_TXN_5   G30   PCIE_CTX_GRX_N5   CC6 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N5
PEG_TXN_6   C33   PCIE_CTX_GRX_N6   CC7 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N6
PEG_TXN_7   B32   PCIE_CTX_GRX_N7   CC8 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N7
PEG_TXN_8   B31   PCIE_CTX_GRX_N8   CC9 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N8
PEG_TXN_9   A30   PCIE_CTX_GRX_N9   CC10 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N9
PEG_TXN_10   B29   PCIE_CTX_GRX_N10   CC11 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N10
PEG_TXN_11   A28   PCIE_CTX_GRX_N11   CC12 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N11
PEG_TXN_12   B27   PCIE_CTX_GRX_N12   CC13 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N12
PEG_TXN_13   A26   PCIE_CTX_GRX_N13   CC14 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N13
PEG_TXN_14   B25   PCIE_CTX_GRX_N14   CC15 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N14
PEG_TXN_15   A24   PCIE_CTX_GRX_N15   CC16 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_N15

PCIE_CTX_C_GRX_N[0..15]   <23,32>

PEG_TXP_0   H35   PCIE_CTX_GRX_P0   CC20 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P0
PEG_TXP_1   G34   PCIE_CTX_GRX_P1   CC23 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P1
PEG_TXP_2   H33   PCIE_CTX_GRX_P2   CC25 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P2
PEG_TXP_3   G32   PCIE_CTX_GRX_P3   CC30 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P3
PEG_TXP_4   H31   PCIE_CTX_GRX_P4   CC18 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P4
PEG_TXP_5   H30   PCIE_CTX_GRX_P5   CC22 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P5
PEG_TXP_6   B33   PCIE_CTX_GRX_P6   CC28 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P6
PEG_TXP_7   A32   PCIE_CTX_GRX_P7   CC32 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P7
PEG_TXP_8   C31   PCIE_CTX_GRX_P8   CC19 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P8
PEG_TXP_9   B30   PCIE_CTX_GRX_P9   CC24 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P9
PEG_TXP_10   C29   PCIE_CTX_GRX_P10   CC29 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P10
PEG_TXP_11   B28   PCIE_CTX_GRX_P11   CC17 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P11
PEG_TXP_12   C27   PCIE_CTX_GRX_P12   CC21 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P12
PEG_TXP_13   B26   PCIE_CTX_GRX_P13   CC27 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P13
PEG_TXP_14   C25   PCIE_CTX_GRX_P14   CC26 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P14
PEG_TXP_15   B24   PCIE_CTX_GRX_P15   CC31 1   2   0.22U_0402_10V6K   PCIE_CTX_C_GRX_P15

PCIE_CTX_C_GRX_P[0..15]   <23,32>

INTEL_HASWELL_HASWELL   1 OF 9

PEG / DMI / FDI

PEG Static Lane Reversal – CFG2 is for the 16x

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
★	0:Lane Reversed

Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	*CPU (1/7) DMI, FDI, PEG*

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: Y401 NM-A031
Rev: 1.0

Date: Wednesday, March 27, 2013   Sheet   5   of   69

+1.35V

RC60
0_0402_5%
RC62
1K_0402_5% @

H_DRAMRST#   DDR3_DRAMRST#_R   DDR3_DRAMRST# <11,12>
QC3
BSS138_NL_SOT23-3 @
RC1543 0_0402_5%

RC1544
4.99K_0402_1% @

DRAMRST_CNTRL_PCH <17>
RC42   0_0402_5%   DRAMRST_CNTRL
DRAMRST_CNTRL <7>
DRAMRST_CNTRL_EC <47>
RC1545 R_short 0_0402_5%
Reserve for Deep S3

CC50
0.047U_0402_16V4Z @

PU/PD for JTAG signals

+3VS
XDP_DBRESET#_R RC19   1K_0402_1%

+1.05VS
XDP_TMS   @RC27   51_0402_1%
XDP_TDI   @RC29   51_0402_1%
XDP_PREQ# @RC32   51_0402_1%
XDP_TDO   @RC35   51_0402_1%

XDP_TCLK RC40   51_0402_1%
XDP_TRST# RC41   51_0402_1%

SM_DRAMPWROK with DDR Power Gating Topology

497750_497750_SHRKBY_MBL_SCH_CHKLST 0.5
page19 item 3.6 SM_DRAMPWROK

+3V_PCH
100K_0402_5% RC89
200_0402_5% RC84
+3V_PCH
CC156
0.1U_0402_25V6K @

+1.35V_CPU_VDDQ
1.8K_0402_1% RC16

SYS_PWROK <15>
RC88 0_0402_5% @
PM_DRAM_PWRGD <15>
UC4
74AHC1G09GW_TSSOP5
B O
A G
RC1547 0_0402_5% @
RUNPWROK_AND
RC28 R_short 0_0402_5% PM_DRAM_PWRGD_CPU
3.3K_0402_1% RC14
39_0402_5% @RC64

RUN_ON_CPU1.5VS3# <10>
@QC1
SSM3K7002FU_SC70-3

Haswell rPGA EDS   JCPUB
MISC
SKTOCC AP32
CATERR AN32   H_CATERR#
PECI AR27   H_PECI
RSVD AK31
PROCHOT AM30   H_PROCHOT#
THERMTRIP AM35   H_THRMTRIP#

<47> H_PECI
<47,57> H_PROCHOT#   RC57   56_0402_5%
<19> H_THRMTRIP#

PM_SYNC AT28   H_PM_SYNC
PWRGOOD AL34   VCCPWRGOOD_0_R
SM_DRAMPWROK AC10   PM_DRAM_PWRGD_CPU
PLTRSTIN AT26   BUF_CPU_RST#

<15> H_PM_SYNC
<19> H_CPUPWRGD
RC25 R_short 0_0402_5%

CLK_CPU_DPLL# <16>   RC51 R_short 0_0402_5% CPU_DPLL# G28
CLK_CPU_DPLL <16>   RC52 R_short 0_0402_5% CPU_DPLL H28
CLK_CPU_SSC_DPLL# <16> RC43 R_short 0_0402_5% CPU_SSC_DPLL# F27
CLK_CPU_SSC_DPLL <16>   RC22 R_short 0_0402_5% CPU_SSC_DPLL E27
CLK_CPU_DMI# <16>   CLK_CPU_DMI# D26
CLK_CPU_DMI <16>   CLK_CPU_DMI E26

DPLL_REF_CLKN
DPLL_REF_CLKP
SSC_DPLL_REF_CLKN
SSC_DPLL_REF_CLKP
BCLKN
BCLKP

SM_RCOMP0 AP3
SM_RCOMP_0 SM_RCOMP1 AR3
SM_RCOMP_1 SM_RCOMP2 AP2
SM_RCOMP_2 SM_DRAMRST AN3   H_DRAMRST#

PRDY AR29 XDP_PRDY#
PREQ AT29 XDP_PREQ#
TCK AM34 XDP_TCLK
TMS AN33 XDP_TMS
TRST AM31 XDP_TDI
TDI AM33 XDP_TRST#
TDO AL33 XDP_TDO
DBR AP33 XDP_DBRESET#_R

BPM_N_0 AR30 XDP_OBS0_R
BPM_N_1 AN31 XDP_OBS1_R
BPM_N_2 AP31 XDP_OBS2_R
BPM_N_3 AP30 XDP_OBS3_R
BPM_N_4 AN28 XDP_OBS4_R
BPM_N_5 AN29 XDP_OBS5_R
BPM_N_6 AP29 XDP_OBS6_R
BPM_N_7 AP28 XDP_OBS7_R

THERMAL R3DD PWR JTAG CLOCK

INTEL_HASWELL_HASWELL 2 OF 9

T55@ PAD
T10 PAD@
T11 PAD@
T12 PAD@
T13 PAD@
T14 PAD@
T15 PAD@
T16 PAD@
T17 PAD@
T18 PAD@

BUF_CPU_RST#   VCCPWRGOOD_0_R
For ESD
CC61 220P_0402_25V8J
CC60 220P_0402_25V8J

Buffered Reset to CPU

+1.05VS
RC126 @ 100_0402_1% H_THRMTRIP#
@RC128 49.9_0402_1% H_CATERR#
+VCCIO_OUT RC44 62_0402_5% H_PROCHOT#

1.05V
CPU_PLTRST# <9>
RC46 R_short 0_0402_5% BUF_CPU_RST#

DDR3 COMPENSATION SIGNALS

SM_RCOMP0 RC1539   100_0402_1%
SM_RCOMP1 RC55   75_0402_1%
SM_RCOMP2 RC49   100_0402_1%

CAD Note:
Trace width=12~15 mil, Spcing=20 mils
Max trace length= 500 mil

VCCPWRGOOD_0_R
10K_0402_5% RC130

CAD Note:
Avoid stub in the PWRGD path
while placing resistors RC25 & RC130

For ESD concern, please put near CPU

+VCCIO_OUT
CPU_SSC_DPLL 10K_0402_5% RC20 @
CPU_SSC_DPLL# 10K_0402_5% RC21 @

SSC CLOCK TERMINATION, IF NOT USED, stuff RC20,RC21

Size Custom   Document Number   Y401 NM-A031   Rev 1.0
LCFC

DDRA_DQ[0..63]   <11>

JCPUC   Haswell rPGA EDS

DDRB_DQ[0..63]   <12>

JCPUD   Haswell rPGA EDS

DDRB_DQ[0..63]   <12>

JCPUC block (3 OF 9 INTEL_HASWELL_HASWELL)

Signal	Pin	SA name
DDRA_DQ0	AR15	SA_DQ_0
DDRA_DQ1	AT14	SA_DQ_1
DDRA_DQ2	AM14	SA_DQ_2
DDRA_DQ3	AN14	SA_DQ_3
DDRA_DQ4	AT15	SA_DQ_4
DDRA_DQ5	AR14	SA_DQ_5
DDRA_DQ6	AN15	SA_DQ_6
DDRA_DQ7	AM15	SA_DQ_7
DDRA_DQ8	AM9	SA_DQ_8
DDRA_DQ9	AN9	SA_DQ_9
DDRA_DQ10	AM8	SA_DQ_10
DDRA_DQ11	AN8	SA_DQ_11
DDRA_DQ12	AR9	SA_DQ_12
DDRA_DQ13	AT9	SA_DQ_13
DDRA_DQ14	AR8	SA_DQ_14
DDRA_DQ15	AT8	SA_DQ_15
DDRA_DQ16	AJ9	SA_DQ_16
DDRA_DQ17	AK9	SA_DQ_17
DDRA_DQ18	AJ6	SA_DQ_18
DDRA_DQ19	AK6	SA_DQ_19
DDRA_DQ20	AJ10	SA_DQ_20
DDRA_DQ21	AK10	SA_DQ_21
DDRA_DQ22	AJ7	SA_DQ_22
DDRA_DQ23	AK7	SA_DQ_23
DDRA_DQ24	AF4	SA_DQ_24
DDRA_DQ25	AF5	SA_DQ_25
DDRA_DQ26	AF1	SA_DQ_26
DDRA_DQ27	AF2	SA_DQ_27
DDRA_DQ28	AG4	SA_DQ_28
DDRA_DQ29	AG5	SA_DQ_29
DDRA_DQ30	AG1	SA_DQ_30
DDRA_DQ31	AG2	SA_DQ_31
DDRA_DQ32	J1	SA_DQ_32
DDRA_DQ33	J2	SA_DQ_33
DDRA_DQ34	J5	SA_DQ_34
DDRA_DQ35	H5	SA_DQ_35
DDRA_DQ36	H2	SA_DQ_36
DDRA_DQ37	H1	SA_DQ_37
DDRA_DQ38	J4	SA_DQ_38
DDRA_DQ39	H4	SA_DQ_39
DDRA_DQ40	F2	SA_DQ_40
DDRA_DQ41	F1	SA_DQ_41
DDRA_DQ42	D2	SA_DQ_42
DDRA_DQ43	D3	SA_DQ_43
DDRA_DQ44	D1	SA_DQ_44
DDRA_DQ45	F3	SA_DQ_45
DDRA_DQ46	C3	SA_DQ_46
DDRA_DQ47	B3	SA_DQ_47
DDRA_DQ48	B5	SA_DQ_48
DDRA_DQ49	E6	SA_DQ_49
DDRA_DQ50	A5	SA_DQ_50
DDRA_DQ51	D6	SA_DQ_51
DDRA_DQ52	D5	SA_DQ_52
DDRA_DQ53	E5	SA_DQ_53
DDRA_DQ54	B6	SA_DQ_54
DDRA_DQ55	A6	SA_DQ_55
DDRA_DQ56	E12	SA_DQ_56
DDRA_DQ57	D12	SA_DQ_57
DDRA_DQ58	B11	SA_DQ_58
DDRA_DQ59	A11	SA_DQ_59
DDRA_DQ60	E11	SA_DQ_60
DDRA_DQ61	D11	SA_DQ_61
DDRA_DQ62	B12	SA_DQ_62
DDRA_DQ63	A12	SA_DQ_63

+VREF_CA_R   AM3   SM_VREF
+V_DDR_REFA_R   F16   SA_DIMM_VREFDQ
+V_DDR_REFB_R   F13   SB_DIMM_VREFDQ

RSVD_AC7   AC7   @T64   PAD
SA_CK_N_0   U4   DDRA_CLK0#   <11>
SA_CK_P_0   V4   DDRA_CLK0   <11>
SA_CKE_0   AD9   DDRA_CKE0   <11>
SA_CK_N_1   U3   DDRA_CLK1#   <11>
SA_CK_P_1   V3   DDRA_CLK1   <11>
SA_CKE_1   AC9   DDRA_CKE1   <11>
SA_CK_N_2   U2
SA_CK_P_2   V2
SA_CKE_2   AD8
SA_CK_N_3   U1
SA_CK_P_3   V1
SA_CKE_3   AC8

SA_CS_N_0   M7   DDRA_CS0#   <11>
SA_CS_N_1   L9   DDRA_CS1#   <11>
SA_CS_N_2   M9
SA_CS_N_3   M10
SA_ODT_0   M8   DDRA_ODT0   <11>
SA_ODT_1   L7   DDRA_ODT1   <11>
SA_ODT_2   L8
SA_ODT_3   C10
SA_BS_0   V5   DDRA_BS0#   <11>
SA_BS_1   U5   DDRA_BS1#   <11>
SA_BS_2   AD1   DDRA_BS2#   <11>

RSVD_V10   V10
SA_RAS   U6   DDRA_RAS#   <11>
SA_WE   U7   DDRA_WE#   <11>
SA_CAS   U8   DDRA_CAS#   <11>

SA_MA_0   V8   DDRA_MA0
SA_MA_1   AC6   DDRA_MA1
SA_MA_2   V9   DDRA_MA2
SA_MA_3   U9   DDRA_MA3
SA_MA_4   AC5   DDRA_MA4
SA_MA_5   AD6   DDRA_MA5
SA_MA_6   AC3   DDRA_MA6
SA_MA_7   M1   DDRA_MA7
SA_MA_8   AD5   DDRA_MA8
SA_MA_9   AC2   DDRA_MA9
SA_MA_10   V6   DDRA_MA10
SA_MA_11   AC1   DDRA_MA11
SA_MA_12   AD4   DDRA_MA12
SA_MA_13   V7   DDRA_MA13
SA_MA_14   AD3   DDRA_MA14
SA_MA_15   AD2   DDRA_MA15
DDRA_MA[0..15]   <11>

SA_DQS_N_0   AP15   DDRA_DQS#0
SA_DQS_N_1   AP8   DDRA_DQS#1
SA_DQS_N_2   AJ8   DDRA_DQS#2
SA_DQS_N_3   AF3   DDRA_DQS#3
SA_DQS_N_4   J3   DDRA_DQS#4
SA_DQS_N_5   E2   DDRA_DQS#5
SA_DQS_N_6   C5   DDRA_DQS#6
SA_DQS_N_7   C11   DDRA_DQS#7
SA_DQS_P_0   AP14   DDRA_DQS0
SA_DQS_P_1   AP9   DDRA_DQS1
SA_DQS_P_2   AK8   DDRA_DQS2
SA_DQS_P_3   AG3   DDRA_DQS3
SA_DQS_P_4   H3   DDRA_DQS4
SA_DQS_P_5   E3   DDRA_DQS5
SA_DQS_P_6   C6   DDRA_DQS6
SA_DQS_P_7   C12   DDRA_DQS7
DDRA_DQS#[0..7]   <11>
DDRA_DQS[0..7]   <11>

3 OF 9   INTEL_HASWELL_HASWELL

JCPUD block (4 OF 9 INTEL_HASWELL_HASWELL)

Signal	Pin	SB name
DDRB_DQ0	AR18	SB_DQ_0
DDRB_DQ1	AT18	SB_DQ_1
DDRB_DQ2	AM18	SB_DQ_2
DDRB_DQ3	AN18	SB_DQ_3
DDRB_DQ4	AR17	SB_DQ_4
DDRB_DQ5	AT17	SB_DQ_5
DDRB_DQ6	AN17	SB_DQ_6
DDRB_DQ7	AM17	SB_DQ_7
DDRB_DQ8	AT12	SB_DQ_8
DDRB_DQ9	AN12	SB_DQ_9
DDRB_DQ10	AM11	SB_DQ_10
DDRB_DQ11	AT11	SB_DQ_11
DDRB_DQ12	AR11	SB_DQ_12
DDRB_DQ13	AM12	SB_DQ_13
DDRB_DQ14	AN11	SB_DQ_14
DDRB_DQ15	AR5	SB_DQ_15
DDRB_DQ16	AR6	SB_DQ_16
DDRB_DQ17	AM5	SB_DQ_17
DDRB_DQ18	AT5	SB_DQ_18
DDRB_DQ19	AM6	SB_DQ_19
DDRB_DQ20	AT6	SB_DQ_20
DDRB_DQ21	AN5	SB_DQ_21
DDRB_DQ22	AN6	SB_DQ_22
DDRB_DQ23	AJ4	SB_DQ_23
DDRB_DQ24	AJ1	SB_DQ_24
DDRB_DQ25	AF6	SB_DQ_25
DDRB_DQ26	AK2	SB_DQ_26
DDRB_DQ27	AN1	SB_DQ_27
DDRB_DQ28	AK1	SB_DQ_28
DDRB_DQ29	AM1	SB_DQ_29
DDRB_DQ30	L2	SB_DQ_30
DDRB_DQ31	M2	SB_DQ_31
DDRB_DQ32	L4	SB_DQ_32
DDRB_DQ33	L1	SB_DQ_33
DDRB_DQ34	M4	SB_DQ_34
DDRB_DQ35	M5	SB_DQ_35
DDRB_DQ36	L5	SB_DQ_36
DDRB_DQ37	J8	SB_DQ_37
DDRB_DQ38	G7	SB_DQ_38
DDRB_DQ39	G8	SB_DQ_39
DDRB_DQ40	G9	SB_DQ_40
DDRB_DQ41	J7	SB_DQ_41
DDRB_DQ42	G10	SB_DQ_42
DDRB_DQ43	J9	SB_DQ_43
DDRB_DQ44	J10	SB_DQ_44
DDRB_DQ45	A9	SB_DQ_45
DDRB_DQ46	B8	SB_DQ_46
DDRB_DQ47	B9	SB_DQ_47
DDRB_DQ48	D8	SB_DQ_48
DDRB_DQ49	E8	SB_DQ_49
DDRB_DQ50	D9	SB_DQ_50
DDRB_DQ51	E9	SB_DQ_51
DDRB_DQ52	E15	SB_DQ_52
DDRB_DQ53	D15	SB_DQ_53
DDRB_DQ54	A15	SB_DQ_54
DDRB_DQ55	B15	SB_DQ_55
DDRB_DQ56	E14	SB_DQ_56
DDRB_DQ57	D14	SB_DQ_57
DDRB_DQ58	A14	SB_DQ_58
DDRB_DQ59	B14	SB_DQ_59
DDRB_DQ60		
DDRB_DQ61		
DDRB_DQ62		
DDRB_DQ63		

RSVD   AG8   Y4   @T63   PAD
SB_CKN0   AA4   DDRB_CLK0#   <12>
SB_CK0   AF10   DDRB_CLK0   <12>
SB_CKE0   Y3   DDRB_CKE0   <12>
SB_CKN1   AA3   DDRB_CLK1#   <12>
SB_CK1   AG10   DDRB_CLK1   <12>
SB_CKE1   Y2   DDRB_CKE1   <12>
SB_CKN2   AA2
SB_CK2   AG9
SB_CKE_2   Y1
SB_CKN3   AA1
SB_CK3   AF9
SB_CKE_3   Y2

SB_CS_N_0   P4   DDRB_CS0#   <12>
SB_CS_N_1   R2   DDRB_CS1#   <12>
SB_CS_N_2   P3
SB_CS_N_3   P1
SB_ODT_0   R4   DDRB_ODT0   <12>
SB_ODT_1   R3   DDRB_ODT1   <12>
SB_ODT_2   P2
SB_ODT_3   R7
SB_BS_0   P8   DDRB_BS0#   <12>
SB_BS_1   R5   DDRB_BS1#   <12>
SB_BS_2   AA9   DDRB_BS2#   <12>

RSVD   R10
SB_RAS   R6   DDRB_RAS#   <12>
SB_WE   P6   DDRB_WE#   <12>
SB_CAS   P7   DDRB_CAS#   <12>

SB_MA_0   R8   DDRB_MA0   Y5   DDRB_MA1
SB_MA_1   Y10   DDRB_MA2
SB_MA_2   AA5   DDRB_MA3
SB_MA_3   Y7   DDRB_MA4
SB_MA_4   AA6   DDRB_MA5
SB_MA_5   Y6   DDRB_MA6
SB_MA_6   AA7   DDRB_MA7
SB_MA_7   Y8   DDRB_MA8
SB_MA_8   AA10   DDRB_MA9
SB_MA_9   R9   DDRB_MA10
SB_MA_10   Y9   DDRB_MA11
SB_MA_11   AF7   DDRB_MA12
SB_MA_12   P9   DDRB_MA13
SB_MA_13   AA8   DDRB_MA14
SB_MA_14   AG7   DDRB_MA15
SB_MA_15
DDRB_MA[0..15]   <12>

SB_DQS_N_0   AP18   DDRB_DQS#0
SB_DQS_N_1   AP11   DDRB_DQS#1
SB_DQS_N_2   AP5   DDRB_DQS#2
SB_DQS_N_3   AJ5   DDRB_DQS#3
SB_DQS_N_4   L3   DDRB_DQS#4
SB_DQS_N_5   H9   DDRB_DQS#5
SB_DQS_N_6   C8   DDRB_DQS#6
SB_DQS_N_7   C14   DDRB_DQS#7
SB_DQS_P_0   AP17   DDRB_DQS0
SB_DQS_P_1   AP12   DDRB_DQS1
SB_DQS_P_2   AP6   DDRB_DQS2
SB_DQS_P_3   AK3   DDRB_DQS3
SB_DQS_P_4   M3   DDRB_DQS4
SB_DQS_P_5   H8   DDRB_DQS5
SB_DQS_P_6   C9   DDRB_DQS6
SB_DQS_P_7   C15   DDRB_DQS7
DDRB_DQS#[0..7]   <12>
DDRB_DQS[0..7]   <12>

4 OF 9   INTEL_HASWELL_HASWELL

M3 Circuit

<6>   DRAMRST_CNTRL   DRAMRST_CNTRL

QC11   BSS138_SOT23
QC9   BSS138_SOT23

+VREF_DQ_DIMMA_R   RC1548   1   2   0_0402_5%   +V_DDR_REFA_R
+VREF_DQ_DIMMB_R   RC92   1   2   0_0402_5%   +V_DDR_REFB_R

RC144   1K_0402_1%
RC143   1K_0402_1%

DRAMRST_CNTRL

6/8: Add M3 Circuit (Processor Generated SO-DIMM VREF_DQ)

Security Classification		LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	CPU (3/7) DDRIII

Size: Custom
Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 7 of 69

LCFC

CFG STRAPS for CPU

CFG2

1K_0402_1%
@RC76

PEG Static Lane Reversal - CFG2 is for the 16x

CFG2	★ 1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed

check CLK item

20120829 VA1
Add net for add HDMI MUX

Haswell rPGA EDS
JCPUH

<37>	CPU_HDMI_TX2-	T28 DDIB_TXBN_0
<37>	CPU_HDMI_TX2+	U28 DDIB_TXBP_0
<37>	CPU_HDMI_TX1-	T30 DDIB_TXBN_1
<37>	CPU_HDMI_TX1+	U30 DDIB_TXBP_1
<37>	CPU_HDMI_TX0-	U29 DDIB_TXBN_2
<37>	CPU_HDMI_TX0+	V29 DDIB_TXBP_2
<37>	CPU_HDMI_CLK-	U31 DDIB_TXBN_3
<37>	CPU_HDMI_CLK+	V31 DDIB_TXBP_3

eDP

M27 EDP_AUXN	CPU_EDP_AUX#
N27 EDP_AUXP	CPU_EDP_AUX
P27 EDP_HPD_IN#	
E24 EDP_RCOMP	EDP_COMP
R27 RSVD	PAD T69@

CPU_EDP_AUX# <38>
CPU_EDP_AUX <38>

COMPENSATION PU FOR eDP

+VCCIOA_OUT

EDP_COMP
24.9_0402_1%   RC1

CAD Note:Trace width=20 mils ,Spacing=25mil, Max length=100 mils.

RC45	2 1	H_CPU_TESTLO 49.9_0402_1%
RC58	2 1	CFG_RCOMP 49.9_0402_1%
RC59	2 1	H_CPU_RSVD 49.9_0402_1%

T34 DDIC_TXCN_0	
U34 DDIC_TXCP_0	
U35 DDIC_TXCN_1	
V35 DDIC_TXCP_1	
U32 DDIC_TXCN_2	
T32 DDIC_TXCP_2	
U33 DDIC_TXCN_3	
V33 DDIC_TXCP_3	

P35 EDP_TXN_0	CPU_EDP_TX0-
R35 EDP_TXP_0	CPU_EDP_TX0+
N34 EDP_TXN_1	CPU_EDP_TX1-
P34 EDP_TXP_1	CPU_EDP_TX1+
P33 FDI_TXN_0	FDI_CTX_PRX_N0
R33 FDI_TXP_0	FDI_CTX_PRX_P0
N32 FDI_TXN_1	FDI_CTX_PRX_N1
P32 FDI_TXP_1	FDI_CTX_PRX_P1

CPU_EDP_TX0- <38>
CPU_EDP_TX0+ <38>
CPU_EDP_TX1- <38>
CPU_EDP_TX1+ <38>
FDI_CTX_PRX_N0 <15>
FDI_CTX_PRX_P0 <15>
FDI_CTX_PRX_N1 <15>
FDI_CTX_PRX_P1 <15>

P29 DDID_TXDP_0	
R29 DDID_TXDP_0	
N28 DDID_TXDN_0	
P28 DDID_TXDP_1	
P31 DDID_TXDN_1	
R31 DDID_TXDN_2	
N30 DDID_TXDN_3	
P30 DDID_TXDP_3	

DDI

INTEL_HASWELL_HASWELL 8 OF 9

CFG4

1K_0402_1%
@RC77

Display Port Presence Strap

CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port ★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

HPD INVERSION FOR EDP

+VCCIO_OUT

10K_0402_5% RC65

EDP_HPD_IN#

<38> CPU_EDP_HPD

QC6 BSS138_SOT23
D G S

100K_0402_5% RC75

CFG5
CFG6

1K_0402_1% @RC83
1K_0402_1% RC85

PCIE Port Bifurcation Straps

CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled ★ 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

Haswell rPGA EDS
JCPUI

@T70 PAD	AT1	RSVD_TP
@T71 PAD	AT2	RSVD_TP
@T72 PAD	AD10	RSVD
@T73 PAD	A34	RSVD_TP
@T77 PAD	A35	RSVD_TP
@T76 PAD	W29	RSVD
@T80 PAD	W28	RSVD
	G26	RSVD H_CPU_RSVD
@T79 PAD	W33	RSVD
@T94 PAD	AL30	RSVD
	AL29	RSVD
	F25	VCC +VCC_CORE
@T82 PAD	C35	RSVD_TP
@T81 PAD	B35	RSVD_TP
@T85 PAD	AL25	RSVD_TP
@T84 PAD	W30	RSVD
@T83 PAD	W31	RSVD
	W34	TESTLO H_CPU_TESTLO

C23	PAD	T86@
B23	PAD	T78@
D24	PAD	T87@
D23	PAD	T88@
AT31 CFG_RCOMP		CFG_RCOMP
AR21	CFG16	PADT156@
AR23	CFG18	PADT164@
AP21	CFG17	PADT165@
AP23	CFG19	PADT166@
AR33	PAD	T91@
G6	PAD	T90@
AM27	PAD	T92@
AM26	PAD	T89@
F5	PAD	T93@
AM2	PAD	T95@
K6	PAD	T104@
E18	PAD	T96@
U10	PAD	T98@
P10	PAD	T97@
B1		
A2	PAD	T100 @
AR1	PAD	T99 @
E21	PAD	T102 @
E20	PAD	T101 @

C23 RSVD_TP	
B23 RSVD_TP	
D24 RSVD_TP	
D23 RSVD_TP	
CFG_RCOMP	
CFG_16	
CFG_18	
CFG_17	
CFG_19	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
RSVD	
NC	
RSVD_TP	
RSVD_TP	
RSVD_TP	
RSVD	
RSVD	
RSVD	
RSVD	

AP27
AR26
AL31
AL32

@T173PAD	AT20	CFG0 CFG_0
@T116PAD	AR20	CFG1 CFG_1
@T117PAD	AP20	CFG2 CFG_2
@T126PAD	AP22	CFG3 CFG_3
@T129PAD	AT22	CFG4 CFG_4
@T130PAD	AN22	CFG5 CFG_5
@T131PAD	AT25	CFG6 CFG_6
@T132PAD	AN23	CFG7 CFG_7
@T133PAD	AR24	CFG8 CFG_8
@T134PAD	AT23	CFG9 CFG_9
@T135PAD	AN20	CFG10 CFG_10
@T136PAD	AP24	CFG11 CFG_11
@T137PAD	AP26	CFG12 CFG_12
@T138PAD	AN25	CFG13 CFG_13
@T142PAD	AN26	CFG14 CFG_14
@T143PAD	AP25	CFG15 CFG_15

INTEL_HASWELL_HASWELL 9 OF 9

CFG7

1K_0402_1%
@RC86

PEG DEFER TRAINING

CFG7	★ 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

Title: CPU (4/7) RSVD,CFG

Size Custom
Document Number: Y401 NM-A031
Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 8 of 69

LCFC

Haswell rPGA EDS   JCPUE

+VCC_CORE

@T107 PAD — K27 RSVD
@T106 PAD — L27 RSVD
@T112 PAD — T27 RSVD
@T113 PAD — V27 RSVD

+1.35V_CPU_VDDQ

+1.35V

CC151 2 1 0.1U_0402_25V6K   AB11 VDDQ
CC152 2 1 0.1U_0402_25V6K   AB2 VDDQ
   AB5 VDDQ
placement   AB8 VDDQ
AE11 VDDQ
AE2 VDDQ
AE5 VDDQ
AE8 VDDQ
AH11 VDDQ
K11 VDDQ
N11 VDDQ
N8 VDDQ
T11 VDDQ
T2 VDDQ
T5 VDDQ
T8 VDDQ
W11 VDDQ
W2 VDDQ
W5 VDDQ
W8 VDDQ

@T115 PAD — N26 RSVD
+VCC_CORE — K26 VCC
@T151 PAD — AL27 RSVD
@T152 PAD — AK27 RSVD

RC4 @
+1.05VS 2 1 0_0603_5% +VCCIO_OUT

VCCSENSE_R AL35 VCC_SENSE
@T153 PAD — E17 RSVD
+VCCIO_OUT — AN35 RSVD
+1.05VS — A23 VCCIO_OUT
+VCCIOA_OUT — F22 VCCIO2PCH
@T160 PAD — W32 VCCIOA_OUT
@T159 PAD — AL16 RSVD
@T154 PAD — J27 RSVD
AL13 RSVD

RC61 43_0402_5%
<64> VR_SVID_ALRT#   VR_SVID_ALRT#_R   AM28 VIDALERT
<64> VR_SVID_CLK   AM29 VIDSCLK
<64> VR_SVID_DAT   AL28 VIDSOUT

RC63 130_0402_1% @

AP35 VSS
CPU_PWR_DEBUG — H27 PWR_DEBUG
AP34 RSVD
@T157 PAD — AT35 RSVD
@T158 PAD — AR35 RSVD
@T162 PAD — AR32 RSVD
@T163 PAD — AL26 RSVD
AT34 RSVD
AL22 RSVD
AT33 RSVD
AM21 RSVD
AM25 RSVD
AM22 RSVD
AM20 RSVD
AM24 RSVD
AL19 RSVD
AM23 RSVD
AT32 RSVD

+VCCIO_OUT

VCC_SENSE

+VCC_CORE

RC66 10U_0402_1%

CAD Note: RC67 SHOULD BE PLACED CLOSE TO CPU

<64> VCCSENSE   VCCSENSE   2 1 VCCSENSE_R

need connect to power

R_short 0_0402_5% RC67

CAD Note: RC68 SHOULD BE PLACED CLOSE TO CPU

<64> VSSSENSE   VSSSENSE   2 1 VSSSENSE_R   VSSSENSE_R <10>

R_short 0_0402_5% RC68

RC70 10U_0402_1%

+1.05VS

RC69 150_0402_1% @

+VCC_CORE

CPU_PWR_DEBUG

RC71 10K_0402_5% @

need connect to power

VDDQ DECOUPLING

+1.35V_CPU_VDDQ   Power

CC171 10U_0603_6.3V6M
CC170 10U_0603_6.3V6M
CC169 10U_0603_6.3V6M
CC168 10U_0603_6.3V6M
CC161 10U_0603_6.3V6M
CC162 10U_0603_6.3V6M
CC163 10U_0603_6.3V6M
CC164 10U_0603_6.3V6M
CC165 10U_0603_6.3V6M
CC166 10U_0603_6.3V6M
CC167 330U_D2_2VM_R6M @
CC172 330U_D2_2VM_R6M

CC33 22U_0805_6.3V6M
CC34 22U_0805_6.3V6M @
CC35 22U_0805_6.3V6M @
CC36 22U_0805_6.3V6M
CC37 22U_0805_6.3V6M
CC38 22U_0805_6.3V6M
CC39 22U_0805_6.3V6M
CC40 22U_0805_6.3V6M @
CC41 22U_0805_6.3V6M
CC42 22U_0805_6.3V6M
CC43 22U_0805_6.3V6M

VCC pins right column: AA26 AA28 AA34 AA30 AA32 AB26 AB29 AB25 AB27 AB28 AB30 AB31 AB33 AB34 AB32 AC26 AC28 AD25 AC30 AD28 AC32 AD31 AC34 AD34 AD26 AD27 AD29 AD30 AD32 AD33 AD35 AE26 AE32 AE28 AE30 AG28 AG34 AE34 AF25 AF26 AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AF35 AG26 AH26 AH29 AG30 AG32 AH32 AH35 AH25 AH27 AH28 AH30 AH31 AH33 AH34 AJ25 AJ26 AJ27 AJ28 AJ29 AJ30 AJ31 AJ32 AJ33 AJ34 AJ35 G25 H25 J25 K25 L25 M25 N25 P25 R25 T25 U25 U26 V25 V26 W26 W27

+VCC_CORE
Y25 VCC
Y26 VCC
Y27 VCC
Y28 VCC
Y29 VCC
Y30 VCC
Y31 VCC
Y32 VCC
Y33 VCC
Y34 VCC
Y35 VCC

INTEL_HASWELL_HASWELL   5 OF 9

Haswell rPGA EDS — JCPUF

+1.35V_CPU_VDDQ

@ J15
+1.35V — 2 — 1 — +1.35V_CPU_VDDQ
JUMP_43X79

INTEL_HASWELL_HASWELL   6 OF 9

Haswell rPGA EDS — JCPUG

INTEL_HASWELL_HASWELL   7 OF 9

RC237 1 — 2 0_0402_5%   RC238 1 — 2 0_0402_5%

VSSSENSE_R <9>

PAD T65@

For Deep S3

+3VALW
RC153 @
100K_0402_5%

RC15381   2 R_short 0_0402_5%   RUN_ON_CPU1.5VS3#

SUSP <40,55,61>

CPU1.5V_S3_GATE <47>

QC156
2N7002KW_SOT323-3

+VSB
R56 need to check on SDV
RC56 @
100K_0402_5%

RUN_ON_CPU1.5VS3

QC4
2N7002KW_SOT323-3

RUN_ON_CPU1.5VS3#   <6>

+1.35V
CC287 1 — 2 0.1U_0402_10V6K
CC286 1 — 2 0.1U_0402_10V6K
CC96   1 — 2 0.1U_0402_10V6K
CC95   1 — 2 0.1U_0402_10V6K

UC3
AO4304L_SO8
AO4304L
Vgs=10V, Id=18A,
Rds<6.7m ohm
P/N: SB00000RV00

RC1349 @
470K_0402_5%

RC1546
470K_0402_5%

CC97
0.01U 50V K X7R 0603

+1.35V_CPU_VDDQ

RC1487
470_0603_5%

QC5
2N7002KW_SOT323-3

SUSP

DDR3 SO-DIMM A

3A@1.5V

JDDRL1

For RF request

DDRA_DQ[0..63] <7>
DDRA_DQS[0..7] <7>
DDRA_DQS#[0..7] <7>
DDRA_MA[0..15] <7>

Layout Note:
Place near DIMM

OSCON (220uF_6.3V_4.2L_ESR17m)*1=(SF000002Y00)
(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4

Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM scoket

Layout Note:
Place near DIMM

Layout Note:
Place near DIMM

DDR_A_DM[0:7] connect to GND

DDR3_DRAMRST# <12,6>
+VREF_CA <12>

ME@

LCN_DAN06-K4806-0102

Issued Date | 2012/07/01 | Deciphered Date | 2014/07/01

Title: DDRIII SO-DIMM A

Size: Custom
Document Number: Y401 NM-A031
Rev: 1.0

Date: Wednesday, March 27, 2013
Sheet 11 of 69

LCFC

DDR3 SO-DIMM B

+VREF_DQ_DIMMB_R
+1.35V
+1.35V
+1.35V

3A@1.5V

For RF request

DDRB_DQ[0..63] <7>
DDRB_DQS[0..7] <7>
DDRB_DQS#[0..7] <7>
DDRB_MA[0..15] <7>

RD84 1K_0402_1%
RD93 0_0402_5%
+VREF_DQ_DIMMB
RD85 1K_0402_1%
CD289 2.2U_0603_6.3V6K
CD157 0.1U_0402_10V6K
CD181 0.1U_0402_10V6K
RD92 24.9_0402_1%

JDDRL2

Pin	Signal		Pin	Signal
1	VREF_DQ	VSS1	2	
3	VSS2	DQ4	4	DDRB_DQ4
5	DQ0	DQ5	6	DDRB_DQ5
7	DQ1	VSS3	8	
9	VSS4	DQS#0	10	DDRB_DQS#0
11	DM0	DQS0	12	DDRB_DQS0
13	VSS5	VSS6	14	
15	DQ2	DQ6	16	DDRB_DQ6
17	DQ3	DQ7	18	DDRB_DQ7
19	VSS7	VSS8	20	
21	DQ8	DQ12	22	DDRB_DQ12
23	DQ9	DQ13	24	DDRB_DQ13
25	VSS9	VSS10	26	
27	DQS#1	DM1	28	
29	DQS1	RESET#	30	DDR3_DRAMRST#
31	VSS11	VSS12	32	
33	DQ10	DQ14	34	DDRB_DQ14
35	DQ11	DQ15	36	DDRB_DQ15
37	VSS13	VSS14	38	
39	DQ16	DQ20	40	DDRB_DQ20
41	DQ17	DQ21	42	DDRB_DQ21
43	VSS15	VSS16	44	
45	DQS#2	DM2	46	
47	DQS2	VSS17	48	
49	VSS18	DQ22	50	DDRB_DQ22
51	DQ18	DQ23	52	DDRB_DQ23
53	DQ19	VSS19	54	
55	VSS20	DQ28	56	DDRB_DQ28
57	DQ24	DQ29	58	DDRB_DQ29
59	DQ25	VSS21	60	
61	VSS22	DQS#3	62	DDRB_DQS#3
63	DM3	DQS3	64	DDRB_DQS3
65	VSS23	VSS24	66	
67	DQ26	DQ30	68	DDRB_DQ30
69	DQ27	DQ31	70	DDRB_DQ31
71	VSS25	VSS26	72	
73	CKE0	CKE1	74	DDRB_CKE1
75	VDD1	VDD2	76	
77	NC1	A15	78	DDRB_MA15
79	BA2	A14	80	DDRB_MA14
81	VDD3	VDD4	82	
83	A12/BC#	A11	84	DDRB_MA11
85	A9	A7	86	DDRB_MA7
87	VDD5	VDD6	88	
89	A8	A6	90	DDRB_MA6
91	A5	A4	92	DDRB_MA4
93	VDD7	VDD8	94	
95	A3	A2	96	DDRB_MA2
97	A1	A0	98	DDRB_MA0
99	VDD9	VDD10	100	
101	CK0	CK1	102	DDRB_CLK1
103	CK0#	CK1#	104	DDRB_CLK1#
105	VDD11	VDD12	106	
107	A10/AP	BA1	108	DDRB_BS1#
109	BA0	RAS#	110	DDRB_RAS#
111	VDD13	VDD14	112	
113	WE#	S0#	114	DDRB_CS0#
115	CAS#	ODT0	116	DDRB_ODT0
117	VDD15	VDD16	118	
119	A13	ODT1	120	DDRB_ODT1
121	S1#	NC2	122	
123	VDD17	VDD18	124	
125	NCTEST	VREF_CA	126	
127	VSS27	VSS28	128	
129	DQ32	DQ36	130	DDRB_DQ36
131	DQ33	DQ37	132	DDRB_DQ37
133	VSS29	VSS30	134	
135	DQS#4	DM4	136	
137	DQS4	VSS31	138	
139	VSS32	DQ38	140	DDRB_DQ38
141	DQ34	DQ39	142	DDRB_DQ39
143	DQ35	VSS33	144	
145	VSS34	DQ44	146	DDRB_DQ44
147	DQ40	DQ45	148	DDRB_DQ45
149	DQ41	VSS35	150	
151	VSS36	DQS#5	152	DDRB_DQS#5
153	DM5	DQS5	154	DDRB_DQS5
155	VSS37	VSS38	156	
157	DQ42	DQ46	158	DDRB_DQ46
159	DQ43	DQ47	160	DDRB_DQ47
161	VSS39	VSS40	162	
163	DQ48	DQ52	164	DDRB_DQ52
165	DQ49	DQ53	166	DDRB_DQ53
167	VSS41	VSS42	168	
169	DQS#6	DM6	170	
171	DQS6	VSS43	172	
173	VSS44	DQ54	174	DDRB_DQ54
175	DQ50	DQ55	176	DDRB_DQ55
177	DQ51	VSS45	178	
179	VSS46	DQ60	180	DDRB_DQ60
181	DQ56	DQ61	182	DDRB_DQ61
183	DQ57	VSS47	184	
185	VSS48	DQS#7	186	DDRB_DQS#7
187	DM7	DQS7	188	DDRB_DQS7
189	VSS49	VSS50	190	
191	DQ58	DQ62	192	DDRB_DQ62
193	DQ59	DQ63	194	DDRB_DQ63
195	VSS51	VSS52	196	
197	SA0	EVENT#	198	
199	VDDSPD	SDA	200	SMB_DATA_S3
201	SA1	SCL	202	SMB_CLK_S3
203	VTT1	VTT2	204	
205	G1	G2	206	

FOX_AS0A621-U4SG-7H
ME@

Left side signal labels:
DDRB_DQ0, DDRB_DQ1, DDRB_DQ2, DDRB_DQ3, DDRB_DQ8, DDRB_DQ9, DDRB_DQS#1, DDRB_DQS1, DDRB_DQ10, DDRB_DQ11, DDRB_DQ16, DDRB_DQ17, DDRB_DQS#2, DDRB_DQS2, DDRB_DQ18, DDRB_DQ19, DDRB_DQ24, DDRB_DQ25, DDRB_DQ26, DDRB_DQ27

DDRB_CKE0 <7>
DDRB_BS2# <7>
DDRB_MA12, DDRB_MA9, DDRB_MA8, DDRB_MA5, DDRB_MA3, DDRB_MA1
DDRB_CLK0 <7>
DDRB_CLK0# <7>
DDRB_MA10
DDRB_BS0# <7>
DDRB_WE# <7>
DDRB_CAS# <7>
DDRB_MA13
DDRB_CS1# <7>

DDRB_DQ32, DDRB_DQ33, DDRB_DQS#4, DDRB_DQS4, DDRB_DQ34, DDRB_DQ35, DDRB_DQ40, DDRB_DQ41, DDRB_DQ42, DDRB_DQ43, DDRB_DQ48, DDRB_DQ49, DDRB_DQS#6, DDRB_DQS6, DDRB_DQ50, DDRB_DQ51, DDRB_DQ56, DDRB_DQ57, DDRB_DQ58, DDRB_DQ59

Right side net names:
DDR3_DRAMRST# <11,6>
DDRB_CKE1 <7>
DDRB_CLK1 <7>
DDRB_CLK1# <7>
DDRB_BS1# <7>
DDRB_RAS# <7>
DDRB_CS0# <7>
DDRB_ODT0 <7>
DDRB_ODT1 <7>
+VREF_CA <11>
SMB_DATA_S3 <11,17,40,48>
SMB_CLK_S3 <11,17,40,48>
+0.675VS

RF request caps:
CD54 0.047U_0402_16V4Z
CD55 0.047U_0402_16V4Z
CD56 0.047U_0402_16V4Z

Layout Note: Place near DIMM

(10uF_0603_6.3V)*8
(0.1uF_402_10V)*4

+1.35V
CD161, CD282, CD163, CD164, CD165, CD166, CD167, CD168 10U_0603_6.3V6M
CD169, CD170, CD171, CD172 0.1U_0402_10V6K

CD280 0.1U_0402_10V6K
CD281 2.2U_0603_6.3V6K

Layout Note: Place near DIMM
+0.675VS
CD173, CD174, CD175, CD176 1U_0402_6.3V6K

Layout Note: Place near DIMM
DDR_B_DM[0:7] connect to GND

+3VS
RD95 10K_0402_5%
RD97 10K_0402_5%
CD177 2.2U_0603_6.3V6K
CD178 0.1U_0402_10V6K

0.65A@0.75V

Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title: **DDRIII SO-DIMM B**
Size: Custom
Document Number: Y401 NM-A031
Rev: 1.0
Date: Wednesday, March 27, 2013
Sheet 12 of 69
LCFC

Place JUMPER under RAM door

CMOS

+RTCVCC
CH202 1U_0603_10V4Z
PCH_RTCX1
PCH_RTCX2 JME1 SHORT PADS
RH148 20K_0402_5%
PCH_SRTCRST#
SM_INTRUDER#
PCH_INTVRMEN
RH146 20K_0402_5%
PCH_RTCRST#
CH229 1U_0603_10V4Z
JCMOS2 SHORT PADS
<45> HDA_SPKR

UHA
LPT_PCH_M_EDS
REV = 5

PCH_RTCX1 B5 — RTCX1
PCH_RTCX2 B4 — RTCX2
PCH_SRTCRST# B9 — SRTCRST#
SM_INTRUDER# A8 — INTRUDER#
PCH_INTVRMEN G10 — INTVRMEN
PCH_RTCRST# D9 — RTCRST#
RTC

HDA_BIT_CLK B25 — HDA_BCLK
HDA_SYNC A22 — HDA_SYNC
HDA_SPKR AL10 — SPKR
HDA_RST# C24 — HDA_RST#
HDA_SDIN0 L22 — HDA_SDIN0
K22 — HDA_SDI1
G22 — HDA_SDI2
F22 — HDA_SDI3
HDA_SDOUT A24 — HDA_SDO
PCH_GPIO33 B17 — DOCKEN#/GPIO33
PCH_GPIO13 C22 — HDA_DOCK_RST#/GPIO13
AZALIA

JTAG_TCK AB3 — JTAG_TCK
JTAG_TMS AD1 — JTAG_TMS
JTAG_TDI AE2 — JTAG_TDI
JTAG_TDO AD3 — JTAG_TDO
JTAG

PCH_TP25 F8 — TP25
C26 — TP22
AB6 — TP20

LYNXPOINT_BGA695 1 OF 11

SATA_RXN_0 BC8 / SATA_RXP_0 BE8
SATA_TXN_0 AW8 / SATA_TXP_0 AY8
SATA_RXN_1 BC10 / SATA_RXP_1 BE10
SATA_TXN_1 AV10 / SATA_TXP_1 AW10
SATA_RXN_2 BB9 / SATA_RXP_2 BD9   SATA_PRX_DTX_N2 / SATA_PRX_DTX_P2   ODD   SATA_PRX_DTX_N2 <44> / SATA_PRX_DTX_P2 <44>
SATA_TXN_2 AY13 / SATA_TXP_2 AW13   SATA_PTX_DRX_N2 CH186 0.01U_0402_16V7K / SATA_PTX_DRX_P2 CH187 0.01U_0402_16V7K   SATA_PTX_C_DRX_N2 / SATA_PTX_C_DRX_P2   SATA_PTX_C_DRX_N2 <44> / SATA_PTX_C_DRX_P2 <44>
SATA_RXN_3 BC12 / SATA_RXP_3 BE12
SATA_TXN_3 AR13 / SATA_TXP_3 AT13

INTEL HM86 design

SATA_RXN4/PERN1 BD13 / SATA_RXP4/PERP1 BB13   SATA_PRX_DTX_N0 / SATA_PRX_DTX_P0   SSD   SATA_PRX_DTX_N0 <40> / SATA_PRX_DTX_P0 <40>
SATA_TXN4/PETN1 AV15 / SATA_TXP4/PETP1 AW15   SATA_PTX_DRX_N0 CH184 0.01U_0402_16V7K / SATA_PTX_DRX_P0 CH185 0.01U_0402_16V7K   SATA_PTX_C_DRX_N0 / SATA_PTX_C_DRX_P0   SATA_PTX_C_DRX_N0 <40> / SATA_PTX_C_DRX_P0 <40>
SATA_RXN5/PERN2 BC14 / SATA_RXP5/PERP2 BE14   SATA_PRX_DTX_N1 / SATA_PRX_DTX_P1   HDD   SATA_PRX_DTX_N1 <44> / SATA_PRX_DTX_P1 <44>
SATA_TXN5/PETN2 AP15 / SATA_TXP5/PETP2 AR15   SATA_PTX_DRX_N1 CH273 0.01U_0402_16V7K / SATA_PTX_DRX_P1 CH272 0.01U_0402_16V7K   SATA_PTX_C_DRX_N1 / SATA_PTX_C_DRX_P1   SATA_PTX_C_DRX_N1 <44> / SATA_PTX_C_DRX_P1 <44>

SATA_RCOMP AY5 — SATA_COMP
SATALED# AP3 — HDD_LED#
SATA0GP/GPIO21 AT1 — PCH_GPIO21   RH119 10K_0402_5% +3VS   HDD_LED# <52>
SATA1GP/GPIO19 AU2 — SATA_DET#   RH316 10K_0402_5% +3VS
SATA_IREF BD4 — SATA_IREF   0_0402_5% RH41 +1.5VS   SATA_DET# <40>
BA2 — PAD T161
BB2 — PAD T155

RH120 10K_0402_5% +3VS

W=20mils +RTCBATT   W=20mils +RTCVCC
RH99 1K_0402_5%
CH179 1U_0603_10V4Z

+3VS RH121 <45> HDA_SDIN0
10K_0402_5%
CRT_SWITCH_1 RH110 0_0402_5% PCH_GPIO33 <37>
ME_FLASH RH109 R_short 0_0402_5% HDA_SDOUT <47>
RH107 1K_0402_1% PCH_GPIO33
+3V_PCH RH317 10K_0402_5% PCH_GPIO13

+3V_PCH
RH288 0_0603_5%
RH59 51_0402_1% PCH_JTAG_TCK
+3.3V_ALW_PCH_JTAG RH44 210_0402_1% PCH_JTAG_TMS
RH45 210_0402_1% PCH_JTAG_TDI
RH46 210_0402_1% PCH_JTAG_TDO
RH1508 0_0402_5% PCH_TP25
RH48 100_0402_1%
RH49 100_0402_1%
RH47 100_0402_1%
@T108 PAD
@T109 PAD

SATA Impedance Compensation

+1.5VS
SATA_COMP
7.5K_0402_1% RH40

CAD note:
Place the resistor within 500 mils of the PCH. Avoid routing next to clock pins.

PCH_RTCX1
RH145 10M_0402_5%
PCH_RTCX2
Y3 32.768KHZ_12.5PF_CM31532768DZFT
CH189 18P_0402_50V8J
CH188 18P_0402_50V8J

+RTCVCC
RH149 1M_0402_5% SM_INTRUDER#
RH150 330K_0402_5% PCH_INTVRMEN

INTVRMEN
★ H : Integrated VRM enable (Default)
  L : Integrated VRM disable
(INTVRMEN should always be pull high.)

+3VS
RH105 1K_0402_5% HDA_SPKR
★ HIGH= Enable (No Reboot)
  LOW= Disable (Default)

<Intel update spec>
If RH1509 = stuff
   RH1353 = @
   QH10 = @
   RH108 = @

HDA AUDIO

<45> HDA_BITCLK_AUDIO RH112 33_0402_5% HDA_BIT_CLK
<45> HDA_SYNC_AUDIO RH114 33_0402_5% HDA_SYNC_R
<45> HDA_RST_AUDIO# RH116 33_0402_5% HDA_RST#
<45> HDA_SDOUT_AUDIO RH118 33_0402_5% HDA_SDOUT

+5VS
QH10 BSS138_NL_SOT23-3
HDA_SYNC
RH1353 1M_0402_5%
RH1509 0_0402_5%

+3V_PCH
RH108 1K_0402_5% HDA_SYNC
This signal has a weak internal pull-down

On Die PLL VR Select is supplied by
★ 1.5V when smapled high (Default)
  1.8V when sampled low
  Needs to be pulled High for Chief River platfrom

+3V_PCH
RH106 1K_0402_5% HDA_SDOUT
★ Low = Disabled (Default)
  High = Enabled
        [Flash Descriptor Security Overide]

Title
PCH (1/9) SATA,HDA,SPI, LPC
Size Custom
Document Number
Y401 NM-A031
Rev 1.0

+3VS

RH8501   2   2.2K_0402_5%   PCH_CRT_DDC_CLK
RH8511   2   2.2K_0402_5%   PCH_CRT_DDC_DAT

150_0402_1%   2   RH339   1   PCH_CRT_B
150_0402_1%   2   RH340   1   PCH_CRT_G
150_0402_1%   2   RH341   1   PCH_CRT_R

20120829 VA1
Add net for add CRT MUX

UHE   LPT_PCH_M_EV   REV = 5

<37>   PCH_CRT_B   PCH_CRT_B   T45   VGA_BLUE
<37>   PCH_CRT_G   PCH_CRT_G   U44   VGA_GREEN
<37>   PCH_CRT_R   PCH_CRT_R   V45   VGA_RED
<37>   PCH_CRT_DDC_CLK   PCH_CRT_DDC_CLK   M43   VGA_DDC_CLK
<37>   PCH_CRT_DDC_DAT   PCH_CRT_DDC_DAT   M45   VGA_DDC_DATA
<37>   PCH_CRT_HSYNC   PCH_CRT_HSYNC   N42   VGA_HSYNC
<37>   PCH_CRT_VSYNC   PCH_CRT_VSYNC   N44   VGA_VSYNC
2   RH302   1   CRT_IREF   U40   DAC_IREF
649_0402_1%
U39   VGA_IRTN

CRT

DISPLAY

LVDS

<35>   PCH_EDP_PWM   PCH_EDP_PWM   N36   EDP_BKLTCTL
<35>   PCH_ENBKL   PCH_ENBKL   K36   EDP_BKLTEN
<35>   PCH_ENVDD   PCH_ENVDD   G36   EDP_VDDEN

PCI

PCI_PIRQA#   H20   PIRQA#
PCI_PIRQB#   L20   PIRQB#
PCI_PIRQC#   K17   PIRQC#
PCI_PIRQD#   M20   PIRQD#

PCH_DGPU_HOLD_RST#   A12   GPIO50
<23,54>   DGPU_HOLD_RST#   1   RH1519   2   0_0402_5%
<54,63>   NVDD_PWR_EN   NVDD_PWR_EN   1   RH1526   2   NVDD_PWR_EN_R   B13   GPIO52
0_0402_5%
<23,54,55>   DGPU_PWR_EN   DGPU_PWR_EN   2   RH1525   1   DGPU_PWR_EN_R   C12   GPIO54
0_0402_5%
PCH_GPIO51   C10   GPIO51
<27,54>   DGPU_GC6_EN   DGPU_GC6_EN   A10   GPIO53
<40>   PCH_WL_OFF#   PCH_WL_OFF#   AL6   GPIO55

LYNXPOINT_BGA695   5 OF 11

R40   DDPB_CTRLCLK   DDPB_CLK   DDPB_CLK   <37>
R39   DDPB_CTRLDATA   DDPB_DATA   DDPB_DATA   <37>
R35   DDPC_CTRLCLK
R36   DDPC_CTRLDATA
N40   DDPD_CTRLCLK
N38   DDPD_CTRLDATA

20120829 VA1
Add net for add HDMI MUX

H45   DDPB_AUXN
K43   DDPC_AUXN
J42   DDPD_AUXN
H43   DDPB_AUXP
K45   DDPC_AUXP
J44   DDPD_AUXP
K40   DDPB_HPD   TMDS_B_HPD   TMDS_B_HPD   <37>
K38   DDPC_HPD
H39   DDPD_HPD

G17   PIRQE#/GPIO2   PCH_GPIO2
F17   PIRQF#/GPIO3   ODD_DA#_R   ODD_DA#_R   <44>
L15   PIRQG#/GPIO4   CRT_DET#_R   1   RH1522   2   CRT_DET#   CRT_DET#   <36>
0_0402_5%
M15   PIRQH#/GPIO5   PIRQH#
AD10   PME#   @T114   PAD
Y11   PLTRST#   PLT_RST#   PLT_RST#   <23,32,40,41,47>

PLT_RST#
RH301
100K_0402_5%

+3VS
RPH5
8   1   PCI_PIRQD#
7   2   PCI_PIRQA#
6   3   PCI_PIRQC#
5   4   PCI_PIRQB#
8.2K_0804_8P4R_5%   SWAP

ODD_DA#_R
For ESD
1
CC63
220P_0402_25V8J

+3VS

PPT EDS DOC#474146

RH314   1   @   2   8.2K_0402_5%   PCH_GPIO51
RH318   1   @   2   8.2K_0402_5%   DGPU_GC6_EN
RH313   1   2   8.2K_0402_5%   PIRQH#
RH312   1   2   8.2K_0402_5%   PCH_WL_OFF#
RH320   1   2   8.2K_0402_5%   CRT_DET#_R
RH311   1   2   8.2K_0402_5%   DGPU_HOLD_RST#
RH323   1   2   8.2K_0402_5%   ODD_DA#_R
RH324   1   2   8.2K_0402_5%   PCH_GPIO2
RH325   1   2   10K_0402_5%   DGPU_PWR_EN

RH310   1   @   2   8.2K_0402_5%   DGPU_GC6_EN
RH315   1   @   2   8.2K_0402_5%   DGPU_HOLD_RST#

20120726 VA
DEL NVDD_PWR_EN pull high, put it on power

RH308   2   @   1   1K_0402_5%   PCH_WL_OFF#

A16 swap overide Strap/Top-Block
Swap Override jumper

| PCI_GNT3# | Low = A16 swap override/Top-Block Swap Override enabled |
| | ★ **High=Default |

PCH_GPIO51   RH307   1   @   2   1K_0402_5%

Boot BIOS Strap		
BBS_BIT1 (GPIO51)	SATA_SLPD (BBS_BIT0)	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
★ 1	1	SPI

Title: PCH (2/9) PCIE, SMBUS, CLK
Size Custom
Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet   14   of   69

LCFC

Schematic — PCH (3/9) PCIE, SMBUS, CLK

Key labels and annotations:

- +3V_PCH
- RH202 2 1 10K_0402_5% SUSWARN#
- +3VALW
- RH222 2 1 200K_0402_5% PCH_AC_PRESENT_R
- +3VS
- CH1071 0.1U_0402_16V4Z
- <64> VGATE
- VGATE 2 B P Y 4 SYS_PWROK <6>
- PCH_PWROK 1 A G 3
- UH7 MC74VHC1G08DFT2G SC70 5P
- RH182 100K_0402_1%
- PCH_PWROK
- RH203 10K_0402_5% For Intel checklist V0.5

- +RTCVCC
- RH189 330K_0402_5%
- DSWODVREN
- RH291 330K_0402_5%
- ★ DSWODVREN - On Die DSW VR Enable
  H : Enable
  L : Disable

- UHB LPT_PCH_M_EDS REV = 5
- LYNXPOINT_BGA695 4 OF 11

Left pins (DMI):
- <5> DMI_CTX_PRX_N0 DMI_CTX_PRX_N0 AW22 DMI_RXN_0
- <5> DMI_CTX_PRX_N1 DMI_CTX_PRX_N1 AR20 DMI_RXN_1
- <5> DMI_CTX_PRX_N2 DMI_CTX_PRX_N2 AP17 DMI_RXN_2
- <5> DMI_CTX_PRX_N3 DMI_CTX_PRX_N3 AV20 DMI_RXN_3
- <5> DMI_CTX_PRX_P0 DMI_CTX_PRX_P0 AY22 DMI_RXP_0
- <5> DMI_CTX_PRX_P1 DMI_CTX_PRX_P1 AP20 DMI_RXP_1
- <5> DMI_CTX_PRX_P2 DMI_CTX_PRX_P2 AR17 DMI_RXP_2
- <5> DMI_CTX_PRX_P3 DMI_CTX_PRX_P3 AW20 DMI_RXP_3
- <5> DMI_CRX_PTX_N0 DMI_CRX_PTX_N0 BD21 DMI_TXN_0
- <5> DMI_CRX_PTX_N1 DMI_CRX_PTX_N1 BE20 DMI_TXN_1
- <5> DMI_CRX_PTX_N2 DMI_CRX_PTX_N2 BD17 DMI_TXN_2
- <5> DMI_CRX_PTX_N3 DMI_CRX_PTX_N3 BE18 DMI_TXN_3
- <5> DMI_CRX_PTX_P0 DMI_CRX_PTX_P0 BB21 DMI_TXP_0
- <5> DMI_CRX_PTX_P1 DMI_CRX_PTX_P1 BC20 DMI_TXP_1
- <5> DMI_CRX_PTX_P2 DMI_CRX_PTX_P2 BB18 DMI_TXP_2
- <5> DMI_CRX_PTX_P3 DMI_CRX_PTX_P3 BC18 DMI_TXP_3
- +1.5VS RH43 2 1 DMI_IREF 0_0402_5% BE16 DMI_IREF
- @T139 PAD AW17 TP12
- @T111 PAD AV17 TP7
- +1.5VS RH204 DMI_RCOMP 7.5K_0402_1% AY17 DMI_RCOMP

DMI / System Power Management block:
- For Deep S3
- <47> SUSACK# RH1488 2 1 R_short 0_0402_5% SUSACK#_R R6 SUSACK#
- +3VS RH188 2 1 10K_0402_5% SYS_RESET# AM1 SYS_RESET#
- SYS_PWROK AD7 SYS_PWROK
- <6> PCH_PWROK RH196 2 1 R_short 0_0402_5% PWROK F10 PWROK
- APWROK can be connect to PWROK if iAMT disable
- RH1510 2 1 APWROK AB7 APWROK R_short 0_0402_5%
- <6> PM_DRAM_PWRGD PM_DRAM_PWRGD H3 DRAMPWROK
- <47> EC_RSMRST# RH1511 1 2 R_short 0_0402_5% PCH_RSMRST#_R J2 RSMRST#
- <47> SUSWARN# RH1489 1 2 R_short 0_0402_5% SUSWARN#_R J4 SUSWARN#/SUSPWRNACK/GPIO30
- <47> PBTN_OUT# RH1512 1 2 R_short 0_0402_5% K1 PWRBTN#
- <47> AC_PRESENT RH234 1 2 R_short 0_0402_5% PCH_AC_PRESENT_R E6 ACPRESENT/GPIO31
- +3VALW RH246 1 2 8.2K_0402_5% PCH_GPIO72 K7 BATLOW#/GPIO72
- +3V_PCH RH290 2 1 10K_0402_5% RI# N4 RI#
- @T140 PAD AB10 TP21
- <38> EDP_SEL D2 SLP_WLAN#/GPIO29
- RH319 2 1 10K_0402_5% PCH_RSMRST#_R

Right pins (FDI):
- RH203 PCH_PWROK
- FDI_RXN_0 AJ35 FDI_CTX_PRX_N0 FDI_CTX_PRX_N0 <8>
- FDI_RXN_1 AL35 FDI_CTX_PRX_N1 FDI_CTX_PRX_N1 <8>
- FDI_RXP_0 AJ36 FDI_CTX_PRX_P0 FDI_CTX_PRX_P0 <8>
- FDI_RXP_1 AL36 FDI_CTX_PRX_P1 FDI_CTX_PRX_P1 <8>
- AV43 TP16 PAD T144@
- AY45 TP5 PAD T141@
- AV45 TP15 PAD T147@
- AW44 TP10 PAD T148@
- FDI_CSYNC AL39 FDI_CSYNC FDI_CSYNC <5>
- FDI_INT AL40 FDI_INT FDI_INT <5>
- FDI_IREF AT45 FDI_IREF 2 1 RH42 0_0402_5% +1.5VS
- TP17 AU42 PAD T145@
- TP13 AU44 PAD T146@
- FDI_RCOMP AR44 FDI_RCOMP 2 1 RH206 7.5K_0402_1% +1.5VS
- PCH_DPWROK_R For Intel checklist V0.6 RH184 100K_0402_1%
- +3VS PM_CLKRUN# 8.2K_0402_5% 2 RH185 1

- DSWVRMEN C8 DSWODVREN
- DPWROK L13 PCH_DPWROK_R RH292 1 2 R_short 0_0402_5% DPWROK_EC <47> For Deep S3
- WAKE# K3 WAKE# RH294 1 2 R_short 0_0402_5% PCIE_WAKE# <19,40,41> note need connect to GPIO27
- CLKRUN# AN7 PM_CLKRUN#
- SUS_STAT#/GPIO61 U7 SUS_STAT# PAD T66
- SUSCLK/GPIO62 Y6 SUSCLK PAD T67
- SLP_S5#/GPIO63 Y7 PM_SLP_S5# PAD T68
- SLP_S4# C6 PM_SLP_S4# PM_SLP_S4# <47>
- SLP_S3# H1 PM_SLP_S3# PM_SLP_S3# <47>
- SLP_A# F3 Can be left NC when IAMT is not support on the platfrom
- SLP_SUS# F1 PM_SLP_SUS#_R RH1456 2 1 R_short 0_0402_5% PM_SLP_SUS# <47,55> For Deep S3
- PMSYNCH AY3 H_PM_SYNC H_PM_SYNC <6>
- SLP_LAN# G5 PCH_GPIO29 PAD T110
- Can be left NC if no use integrated LAN. 10/06 Test point request
- Add one to +3VALW next Rev.
- +3V_PCH WAKE# RH187 1 2 10K_0402_5%

Title block:

Title: PCH (3/9) PCIE, SMBUS, CLK
Size: Custom
Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet 15 of 69
LCFC

UHC

CLOCK SIGNAL

LYNXPOINT_BGA695   2 OF 11

Y43   CLKOUT_PCIE_N_0
Y45   CLKOUT_PCIE_P_0
PCH_GPIO73   AB1   PCIECLKRQ0#/GPIO73
AA44   CLKOUT_PCIE_N_1
AA42   CLKOUT_PCIE_P_1
PCH_GPIO18   AF1   PCIECLKRQ1#/GPIO18
AB43   CLKOUT_PCIE_N_2
AB45   CLKOUT_PCIE_P_2
CLKREQ_TV#_R   AF3   PCIECLKRQ2#/GPIO20/SMI#
LAN   <41>   CLK_PCIE_LAN#   AD43   CLKOUT_PCIE_N_3
      <41>   CLK_PCIE_LAN   AD45   CLKOUT_PCIE_P_3
      <41>   CLKREQ_LAN#   T3   PCIECLKRQ3#/GPIO25
WLAN <40>   CLK_PCIE_WLAN#   AF43   CLKOUT_PCIE_N_4
      <40>   CLK_PCIE_WLAN   AF45   CLKOUT_PCIE_P_4
      <40>   WLAN_CLKREQ1#   V3   PCIECLKRQ4#/GPIO26
AE44   CLKOUT_PCIE_N5
AE42   CLKOUT_PCIE_P_5
PCH_GPIO44   AA2   PCIECLKRQ5#/GPIO44
AB40   CLKOUT_PCIE_N_6
AB39   CLKOUT_PCIE_P_6
PCH_GPIO45   AE4   PCIECLKRQ6#/GPIO45
AJ44   CLKOUT_PCIE_N_7
AJ42   CLKOUT_PCIE_P_7
PCH_GPIO46   Y3   PCIECLKRQ7#/GPIO46
@PADT167   AH43   CLKOUT_ITPXDP
@PADT168   AH45   CLKOUT_ITPXDP_P
D44   CLKOUT_33MHZ0
<47>   CLK_PCI_EC   RH253 1   2   22_0402_5%   CLK_PCI_EC_R   E44   CLKOUT_33MHZ1
<40>   CLK_PCI_DB   RH174 2   1   22_0402_5%   CLK_PCI_DB_R   B42   CLKOUT_33MHZ2
F41   CLKOUT_33MHZ3
CLK_PCI_LOOPBACK   RH1514 2   1   22_0402_5%   PCI_LOOPBACKOUT   A40   CLKOUT_33MHZ4

CLKOUT_PEG_A   AB35   CLK_PCIE_VGA#   → CLK_PCIE_VGA#   <23>
CLKOUT_PEG_A_P   AB36   CLK_PCIE_VGA   → CLK_PCIE_VGA   <23>
PEGA_CLKRQ#/GPIO47   AF6   CLK_REQ_GPU#_R   RH1513 1   2   10K_0402_5%   +3V_PCH   CLK_REQ_GPU#_R   <23>
CLKOUT_PEG_B   Y39   CLK_PCIE_2VGA#   → CLK_PCIE_2VGA#   <32>
CLKOUT_PEG_B_P   Y38   CLK_PCIE_2VGA   → CLK_PCIE_2VGA   <32>
PEGB_CLKRQ#/GPIO56   U4   CLK2_REQ_GPU#_R   RH170 1   2   10K_0402_5%   +3V_PCH   2nd VGA   CLK2_REQ_GPU#_R   <32>
CLKOUT_DMI   AF39   CLK_CPU_DMI#   → CLK_CPU_DMI#   <6>
CLKOUT_DMI_P   AF40   CLK_CPU_DMI   → CLK_CPU_DMI   <6>
CLKOUT_DP   AJ40   CLK_CPU_SSC_DPLL#   → CLK_CPU_SSC_DPLL#   <6>
CLKOUT_DP_P   AJ39   CLK_CPU_SSC_DPLL   → CLK_CPU_SSC_DPLL   <6>
CLKOUT_DPNS   AF35   CLK_CPU_DPLL#   → CLK_CPU_DPLL#   <6>
CLKOUT_DPNS_P   AF36   CLK_CPU_DPLL   → CLK_CPU_DPLL   <6>
CLKIN_DMI   AY24   CLK_BUF_CPU_DMI#
CLKIN_DMI_P   AW24   CLK_BUF_CPU_DMI
CLKIN_GND   AR24   CLKIN_DMI2#
CLKIN_GND_P   AT24   CLKIN_DMI2
CLKIN_DOT96N   H33   CLK_BUF_DREF_96M#   RH1621   2   10K_0402_5%
CLKIN_DOT96P   G33   CLK_BUF_DREF_96M   RH1631   2   10K_0402_5%
CLKIN_SATA   BE6   CLK_BUF_PCIE_SATA#   RH1641   2   10K_0402_5%
CLKIN_SATA_P   BC6   CLK_BUF_PCIE_SATA   RH1661   2   10K_0402_5%
REFCLK14IN   F45   CLK_BUF_ICH_14M   RH1671   2   10K_0402_5%
CLKIN_33MHZLOOPBACK   D17   CLK_PCI_LOOPBACK
XTAL25_IN   AL44   XTAL25_IN
XTAL25_OUT   AM43   XTAL25_OUT
CLKOUTFLEX0/GPIO64   C40   EDP_AUX_SEL   <38>   <32,54>   +3VS
CLKOUTFLEX1/GPIO65   F38   RH1505 1   2   0_0402_5%   S_DGPU_PWROK   RH1832 1   10K_0402_5%
CLKOUTFLEX2/GPIO66   F36   S_DGPU_RST_R   RH1504   2   0_0402_5%   S_DGPU_RST   <32,54>
CLKOUTFLEX3/GPIO67   F39   PCH_GPIO67   → PCH_GPIO67   <19>
ICLK_IREF   AM45   ICLK_IREF   1   RH54   +1.5VS
TP19   AD39   0_0402_5%
TP18   AD38   PAD   T149@   PAD   T150@
DIFFCLK_BIASREF   AN44   PCH_CLK_BIASREF   1   2   RH208   +1.05V_+1.5V_RUN
7.5K_0402_1%

SWAP for 14"   RPH1
CLK_BUF_CPU_DMI   4   5
CLK_BUF_CPU_DMI#   3   6
CLKIN_DMI2   2   7
CLKIN_DMI2#   1   8
10K_0804_8P4R_5%

BIOS Request SKU ID

GPIO64, 65 that only for GC6
1. GPIO64 : S_DGPU_GC6_EN
2. GPIO65 : S_DGPU_PWROK

Change C196, C197 value of Cap
from 33pF to 10pF for TXC recommend

+3V_PCH
RH152 2   1   10K_0402_5%   PCH_GPIO73
RH168 2   1   10K_0402_5%   CLKREQ_LAN#
RH165 2   1   10K_0402_5%   WLAN_CLKREQ1#
RH147 2   1   10K_0402_5%   PCH_GPIO44
RH172 2   1   10K_0402_5%   PCH_GPIO45
RH177 2   1   10K_0402_5%   PCH_GPIO46

+3VS
RH158 2   1   10K_0402_5%   PCH_GPIO18
RH329 2   1   10K_0402_5%   CLKREQ_TV#_R

Reserve for EMI please close to PCH

CLK_PCI_LOOPBACK   @RH176   33_0402_5%   2   1   @CH199   22P_0402_50V8J   1   2

XTAL25_IN
XTAL25_OUT   1   RH169   2   1M_0402_5%
Y2
CH196   1   GND   GND   3   1   CH197
12P_0402_50V8F   2   25MHZ_10PF_7V25000014   4   2   12P_0402_50V8F

Size: Custom   Document Number   Y401 NM-A031   Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 16 of 69

LCFC

EC and Mini card debug port

UHD

LPT_PCH_M_EDS

+3V_PCH

<40,47> LPC_AD0 — LPC_AD0 — LAD_0 A20
<40,47> LPC_AD1 — LPC_AD1 — LAD_1 C20
<40,47> LPC_AD2 — LPC_AD2 — LAD_2 A18
<40,47> LPC_AD3 — LPC_AD3 — LAD_3 C18
<40,47> LPC_FRAME# — LPC_FRAME# — LFRAME# B21
LDRQ0# D21
LDRQ1#/GPIO23 G20

<47> SERIRQ — SERIRQ AL11
+3VS RH104 10K_0402_5%

SMBus
SMBALERT#/GPIO11 N7 PCH_GPIO11
SMBCLK R10 PCH_SMBCLK
SMBDATA U11 PCH_SMBDATA
SML0ALERT#/GPIO60 N8 DRAMRST_CNTRL_PCH <6>
SML0CLK U8 SML0CLK
SML0DATA R7 SML0DATA
SML1ALERT#/PCHHOT#/GPIO74 H6 PCH_HOT#
SML1CLK/GPIO58 K6 SML1CLK
SML1DATA/GPIO75 N11 SML1DATA

PCH_GPIO11 2 RH134 10K_0402_5%
DRAMRST_CNTRL_PCH 2 RH335 10K_0402_5%
SML0CLK 1 RH336 2 10K_0402_5%
SML0DATA 1 RH337 2 10K_0402_5%
PCH_HOT# 2 RH140 10K_0402_5%

SPI_CLK_PCH_0 RH331 1 2 33_0402_5%
SPI_CLK_PCH_1_R RH332 1 2 33_0402_5% SPI_CLK_PCH AJ11 SPI_CLK
SPI_SB_CS0#_R RH130 2 1 R_short 0_0402_5% SPI_SB_CS0# AJ7 SPI_CS0#
SPI_CS1#_R RH333 2 1 R_short 0_0402_5% SPI_CS1# AL7 SPI_CS1#
AJ10 SPI_CS2#
SPI_SI_R RH133 1 2 33_0402_5%
SPI_SI_R1 RH205 1 2 33_0402_5% SPI_SI AH1 SPI_MOSI
SPI_SO_L RH131 2 1 33_0402_5%
SPI_SO_L1 RH334 2 1 33_0402_5% SPI_SO_R AH3 SPI_MISO
AJ4 SPI_IO2
AJ2 SPI_IO3

LPT
SPI

C-Link
CL_CLK AF11
CL_DATA AF10
CL_RST# AF7

Thermal
TP1 BA45 PAD T118@
TP2 BC45 PAD T119@
TP4 BE43 PAD T120@
TP3 BE44 PAD T121@
TD_IREF AY43 PCH_TD_IREF 2 8.2K_0402_1%
RH322

LYNXPOINT_BGA695 3 OF 11 REV = 5

<47> SPI_CS1#_R — SPI_CS1#_R
<47> SPI_SI_R1 — SPI_SI_R1
<47> SPI_SO_L1 — SPI_SO_L1
<47> SPI_CLK_PCH_1 — SPI_CLK_PCH_1 RH338 2 1 0_0402_5% SPI_CLK_PCH_1_R
@

VGA, EC, Thermal Sensor

+3VS
+3V_PCH 1 RH136 2 2.2K_0402_5%
1 RH135 2 2.2K_0402_5%
2 RH137 1 2.2K_0402_5% +3VS
2 RH138 1 2.2K_0402_5%
2N7002KDWH Vth= min 1V, max 2.5V ESD 2KV
PCH_SMBCLK QH162A 2N7002KDWH_SOT363-6 SMB_CLK_S3 <11,12,40,48>
PCH_SMBDATA QH162B 2N7002KDWH_SOT363-6 SMB_DATA_S3 <11,12,40,48>

DIMM1, DIMM2, Mini CARD, TP

+3V_PCH 1 RH141 2 2.2K_0402_5%
1 RH142 2 2.2K_0402_5% +3VS
SML1CLK QH61A 2N7002KDWH_SOT363-6 EC_SMB_CK2 <23,32,34,36,43,47>
SML1DATA QH61B 2N7002KDWH_SOT363-6 EC_SMB_DA2 <23,32,34,36,43,47>

For EMI

RH111 10_0402_5%
SPI_CLK_PCH_0 1 1 2 @ 1 CH190
10P_0402_50V8J

16Mb Flash ROM

+3VS
RH127 1 2 3.3K_0402_5% SPI_WP#
RH129 1 2 3.3K_0402_5% SPI_HOLD#
+3VS
UH52
SPI_SB_CS0#_R 1 CS# VCC 8
SPI_SO_L 2 DO HOLD# 7 SPI_HOLD#
SPI_WP# 3 WP# CLK 6 SPI_CLK_PCH_0
4 GND DI 5 SPI_SI_R
W25Q16DVSSIQ_SO8
CH191 0.1U_0402_16V4Z

For EMI

RH115 10_0402_5%
SPI_CLK_PCH_1_R 1 1 2 @ 1 CH200
10P_0402_50V8J

32Mb Flash ROM

+3VS
RH330 1 2 3.3K_0402_5% SPI_WP#_1
RH257 1 2 3.3K_0402_5% SPI_HOLD#_1
+3VS
UH53
SPI_CS1#_R 1 /CS VCC 8
SPI_SO_L1 2 DO /HOLD 7 SPI_HOLD#_1
SPI_WP#_1 3 /WP CLK 6 SPI_CLK_PCH_1_R
4 GND DIO 5 SPI_SI_R1
W25Q32FVSSIQ_SO8
CH275 0.1U_0402_16V4Z

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	PCH (5/9) LVDS, CRT,DP,HDMI

Size Custom
Document Number Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013 Sheet 17 of 69

LCFC

LPT_PCH_M_EDS

UHI

INTEL HM86 design

<49>	USB30_RX_N6	USB30_RX_N6
<49>	USB30_RX_P6	USB30_RX_P6
<49>	USB30_TX_N6	USB30_TX_N6
<49>	USB30_TX_P6	USB30_TX_P6

Camera
RIGHT USB 2 (SUB/B)
LEFT USB

Card reader
RIGHT USB 1 (CHARGER PORT, SUB/B)

Some PCH config not support USB port 6 & 7.

Touch panel
T180@
T181@ Debug port, reserved test point
WLAN

LAN

<41> PCIE_PRX_DTX_N4
<41> PCIE_PRX_DTX_P4

<41> PCIE_PTX_C_DRX_N4   CH192
<41> PCIE_PTX_C_DRX_P4   CH193

WLAN

<40> PCIE_PRX_DTX_N5
<40> PCIE_PRX_DTX_P5

<40> PCIE_PTX_C_DRX_N5   CH194
<40> PCIE_PTX_C_DRX_P5   CH195

0.1U_0402_10V7K   PCIE_PTX_DRX_N4
0.1U_0402_10V7K   PCIE_PTX_DRX_P4

0.1U_0402_10V7K   PCIE_PTX_DRX_N5
0.1U_0402_10V7K   PCIE_PTX_DRX_P5

PCIE_PRX_DTX_N4
PCIE_PRX_DTX_P4

PCIE_PRX_DTX_N5
PCIE_PRX_DTX_P5

USB30_RX_N2	<50>
USB30_RX_P2	<50>
USB30_TX_N2	<50>
USB30_TX_P2	<50>

USBRBIAS#
USBRBIAS   RH218   22.6_0402_1%

Within 500 mils

TP24   PAD   T122@
TP23   PAD   T123@

+1.5VS   RH51   PCH_PCIE_IREF   PCIE_IREF
0_0402_5%

@T124 PAD   TP11

@T125 PAD   TP6

+1.5VS   RH210   PCH_PCIE_RCOMP   PCIE_RCOMP
7.5K_0402_1%

USB_OC0#	<51>
USB_OC1#	<50>
USB_OC2#	<51>

USB3.0	
Port1	
Port2	LEFT USB
Port5	
Port6	Card reader

+3V_PCH

RPH3
USB_OC4#   4   5
USB_OC7#   3   6
USB_OC6#   2   7
USB_OC3#   1   8
10K_1206_8P4R_5%

RPH4
USB_OC0#   4   5
USB_OC5#   3   6
USB_OC2#   2   7
USB_OC1#   1   8
10K_1206_8P4R_5%

SWAP

LYNXPOINT_BGA695   9 OF 11   REV = 5

Function	PCH_GPIO38	PCH_GPIO67	PCH_GPIO70
			X
			X
			X
Reserve	1	1	X
14"	X	X	0
15"	X	X	1

SKU ID

UHF — LPT_PCH_M_EDS
LYNXPOINT_BGA695   6 OF 11   REV = 5

CPU/Misc
GPIO
NCTF

Signals (partial net labels):
- CMOS_ON# — RH156 — PCH_GPIO68 — 0_0402_5#
- GC6_EVENT# — RH225 GC6_EVENT#_R — 0_0402_5%
- +3VS — RH233 — 10K_0402_5%
- BMBUSY#/GPIO0 — AT8
- TACH1/GPIO1 — F13 — RH227 — PCH_GPIO1 — 10K_0402_5%
- TACH2/GPIO6 — A14 — RH228 — PCH_GPIO6 — 10K_0402_5%
- TACH3/GPIO7 — G15 — EC_SCI#
- GPIO8 — Y1 — EC_SMI#
- LAN_PHY_PWR_CTRL/GPIO12 — K13 — RH229 — PCH_GPIO12 — 10K_0402_5%
- GPIO15 — AB11 — RH230 — EC_LID_OUT# — 10K_0402_5%
- SATA4GP/GPIO16 — AN2 — PCH_GPIO16
- TACH0/GPIO17 — C14 — RH232/RH231 — PCH_DGPU_PWROK — 10K_0402_1% / 0_0402_5%
- SCLOCK/GPIO22 — BB4 — RH238 — PCH_BT_DISABLE# — 10K_0402_5%
- GPIO24 — Y10 — RH224 — ODD_EN / DS3_WAKE#_R — 0_0402_5%
- GPIO27 — R11 — PCIE_WAKE#
- GPIO28 — AD11 — RH2411 — PCH_GPIO28 — 10K_0402_5%
- GPIO34 — AN6 — RH242 — PCH_BT_ON# — 10K_0402_5%
- GPIO35/NMI# — AP1 — RH243 — PCH_GPIO35 — 10K_0402_5%
- SATA2GP/GPIO36 — AT3 — ODD_DETECT#
- SATA3GP/GPIO37 — AK1 — PCH_GPIO37
- SLOAD/GPIO38 — AT7 — PCH_GPIO38
- SDATAOUT0/GPIO39 — AM3 — RH247 — PCH_GPIO39 — 10K_0402_5%
- SDATAOUT1/GPIO48 — AN4 — RH248 — PCH_GPIO48 — 10K_0402_5%
- SATA5GP/GPIO49 — AK3 — PCH_GPIO49
- GPIO57 — U12 — SLAVE_PRESENT#
- TACH4/GPIO68 — C16 — PCH_GPIO68
- TACH5/GPIO69 — D13 — RH249 — PCH_S_DGPU_PWR_EN — 0_0402_5%
- TACH6/GPIO70 — G13 — PCH_GPIO70
- TACH7/GPIO71 — H15 — RH251 — PCH_S_NVDD_PWR_EN — 0_0402_5%

- TP14 — AN10 — RH2361 — GATEA20 — 10K_0402_5%
- PECI — AY1
- RCIN# — AT6 — KBRST#
- PROCPWRGD — AV3 — H_CPUPWRGD
- THRMTRIP# — AV1 — RH239 — PCH_THRMTRIP#_R / H_THRMTRIP# — 390_0402_5% — H_THRMTRIP# / PCH_THRMTRIP#_R
- PLTRST_PROC# — AU4 — CPU_PLTRST# — CPU_PLTRST#
- VSS — N10

VSS pins: A2, A41, A43, A44, B1, B2, B44, B45, BA1, BC1, BD1, BD2, BD44, BD45, BE2, BE3, D1, E1, E45, A4

RH252 — SLAVE_PRESENT# — 10K_0402_5%

+3V_PCH — RH235 — EC_SMI# — 10K_0402_5%
RH1493 — EC_SCI# — 10K_0402_5%

RH154 — TP_VSS_NCTF — 0_0402_5% (BE41, BE5, C45, A5)

RH2361 ...

RH265 — PCH_GPIO16 — 10K_0402_5%
RH266 — PCH_GPIO49 — 10K_0402_5%
RH272 — PCH_GPIO16 — 10K_0402_5%
RH268 — PCH_GPIO49 — 10K_0402_5%
RH255 — PCH_GPIO68 — 10K_0402_5%
RH226 — KBRST# — 10K_0402_5%

RH161 — HDSW_DDC — PCH_GPIO39 — 0_0402_5%
RH171 — HDSW_MAIN — PCH_GPIO48 — 0_0402_5%

RH1517 — S_DGPU_PWR_EN — 10K_0402_5%

Config	GPIO16,49
USB X4,PCIEX8,SATAX6	11
USB X6,PCIEX8,SATAX4	01

SKU ID resistors: RH711, RH708, RH704, RH712, RH709, RH706 — 10K_0402_5% — PCH_GPIO38, PCH_GPIO67, PCH_GPIO70

GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up
* H : On-Die voltage regulator enable
  L : On-Die PLL Voltage Regulator disable
RH240 — PCH_GPIO28 — 1K_0402_5%

* PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable

+3VALW — RH207 — DS3@ — DS3_WAKE#_R — 10K_0402_5%
RH250 — ODD_DETECT# — 200K_0402_5%
RH259 — PCH_GPIO37 — 10K_0402_5%

waiting check
Reserve for SKU ID

Fixed Signals / Muxed Signals table:

Fixed Signals				Muxed Signals		Fixed Signals						Muxed Signals		Fixed Signals			
USB3 1	USB3 2	USB3 5	USB3 6	PCIE 1 (00)	PCIE 2 (00)	PCIE 3	PCIE 4	PCIE 5	PCIE 6	PCIE 7	PCIE 8	SATA 4 (00)	SATA 5 (00)	SATA 0	SATA 1	SATA 2	SATA 3
				USB3 3 (01)	USB3 4 (01)							PCIE 1 (01)	PCIE 2 (01)				

Security Classification — LC Future Center Secret Data
Issued Date — 2012/07/01 — Deciphered Date — 2014/07/01
Title: PCH (6/9) GPIO, CPU, MISC
Size: Custom
Document Number: Y401 NM-A031
Rev: 1.0
Date: Wednesday, March 27, 2013
Sheet 19 of 69
LCFC

Follow Y400

70mA

+VCCADAC

RH1
1_0603_1%

+1.5VS

0.01U_0402_16V7K CH57
0.1U_0402_10V7K CH80
10U_0603_6.3V6M CH56

+1.05V_+1.5V_RUN

+1.05VS_PCH_VCCIO

1U_0402_6.3V6K CH48
10U_0603_6.3V6M @CH81

UHG
LPT_PCH_M_EDS

1.312 A

+1.05VS
+1.05VS_PCH_VCC

J1
JUMP_43X39

+1.05VS_PCH_VCC

10U_0603_6.3V6M CH30
1U_0402_6.3V6K CH32
1U_0402_6.3V6K CH33
1U_0402_6.3V6K CH31

Core

CRT DAC
VCCADAC1_5 P45
VSS P43
VCCADACBG3_3 M31 +3VS

FDI
VCCVRM BB44
VCCIO AN34
VCCIO AN35

HVCMOS
VCC3_3_R30 R30
VCC3_3_R32 R32

+3VS_PCH_VCC3_3
+3VS_PCH_VCC3_3

0.1U_0402_10V7K CH38

USB3
DCPSUS1 Y12 +PCH_USB_DCPSUS1
VCCSUS3_3 AJ30 +3VPCH_PCH_VCCSUS3_3
VCCSUS3_3 AJ32
DCPSUS3 AJ26 +PCH_USB_DCPSUS3
DCPSUS3 AJ28
VCCIO AK20 +1.05VS_PCH_VCCIO
VCCVRM AK26
VCCVRM AK28

+3VPCH_PCH_VCCSUS3_3

+1.05V_+1.5V_RUN

+1.05V_+1.5V_RUN
10U_0603_6.3V6M @CH82
10U_0603_6.3V6M @CH83

PCIe/DMI
VCCVRM BE22
VCCIO AK18 +1.05VS_PCH_VCCIO

+1.05V_+1.5V_RUN
10U_0603_6.3V6M @CH85

SATA
VCCVRM AN11
VCCIO AK22

+1.05VS_PCH_VCCIO

VCCMPHY
VCCIO AM18
VCCIO AM20
VCCIO AM22
VCCIO AP22
VCCIO AR22
VCCIO AT22

1U_0402_6.3V6K CH86
1U_0402_6.3V6K CH47
1U_0402_6.3V6K CH46
1U_0402_6.3V6K CH45
10U_0603_6.3V6M CH44

LYNXPOINT_BGA695   7 OF 11   REV = 5

VCC AA24
VCC AA26
VCC AD20
VCC AD22
VCC AD24
VCC AD26
VCC AD28
VCC AE18
VCC AE20
VCC AE22
VCC AE24
VCC AE26
VCC AG18
VCC AG20
VCC AG22
VCC AG24
VCC Y26

670mA

+1.05VS
+1.05VS_PCH_VCCASW

RH209   R_short 0_0603_5%

+1.05VS_PCH_VCCASW
+PCH_VCCDSW U14

22U_0805_6.3V6M CH4
1U_0402_6.3V6K CH35
1U_0402_6.3V6K CH36

DCPSUSBYP AA18
VCCASW U18
VCCASW U20
VCCASW U22
VCCASW U24
VCCASW V18
VCCASW V20
VCCASW V22
VCCASW V24
VCCASW Y18
VCCASW Y20
VCCASW Y22

+PCH_VCCDSW

RH37
5.11_0402_1%

+PCH_VCCDSW_R

1U_0402_6.3V6K CH34

+PCH_USB_DCPSUS1
0_0402_5%
RH360 @
+1.05VS

1U_0402_6.3V6K @CH61

+PCH_USB_DCPSUS3
0_0603_5%
RH199 @
+1.05VS

10U_0603_6.3V6M @CH40
1U_0402_6.3V6K @CH39

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	PCH (7/9) PWR

Size Custom
Document Number   Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet   20   of   69

LCFC

UHH
LPT_PCH_M_EDS

+3VPCH_PCH_VCCSUS3_3

15mA

0.1U_0402_10V7K CH60
0.1U_0402_10V7K CH55
0_0402_5%
RH201@
+3V_PCH
R_short 0_0402_5% RH1515
+3VALW

+3VPCH_PCH_VCCSUS3_3
R24 VCCSUS3_3
R26 VCCSUS3_3
R28 VCCSUS3_3
U26 VCCSUS3_3

GPIO/LPC

R20 VCCSUS3_3
R22 VCCSUS3_3

A16 VCCDSW3_3 +PCH_VCCDSW3_3
AA14 DCPSST +PCH_VCCSST
CH84 0.1U_0402_10V7K

0.1U_0402_10V7K CH59
+1.05VS
0.1U_0402_10V7K CH62
0.1U_0402_10V7K CH63

M24 VSS
U35 VCCUSBPLL
L24 VCC3_3

USB

AE14 VCC3_3
AF12 VCC3_3
AG14 VCC3_3

U36 VCCIO +1.05VS_PCH_VCCIO
+3VPCH_VCCSUSHDA
+3VPCH_PCH_VCCSUS3_3

+3VS_PCH_VCC3_3
0.1U_0402_10V7K CH85
0.1U_0402_10V7K CH66

+3VS_PCH_VCC3_3
U30 VCCIO
V28 VCCIO
V30 VCCIO
Y30 VCCIO
+1.05VS_PCH_VCCIO
1U_0402_6.3V6K CH37

Azalia
A26 VCCSUSHDA
1U_0402_6.3V6K CH58

+1.05V_+1.5V_RUN
+PCH_USB_DCPSUS2
Y35 DCPSUS2

AF34 VCCVRM
10U_0603_6.3V6M CH42
AP45 VCC +PCH_VCC

+PCH_VCCCLK
Y32 VCCCLK

RTC
K8 VCCSUS3_3
A6 VCCRTC
P14 DCPRTC +PCH_DCPRTC
P16 DCPRTC
CH70 0.1U_0402_10V7K

+RTCVCC
0.1U_0402_10V7K CH89
0.1U_0402_10V7K CH68
1U_0402_6.3V6K CH67

+1.05VS
+PCH_USB_DCPSUS2
@RH361
0_0402_5%
@CH87 1U_0402_6.3V6K

M29 VCCCLK3_3 +PCH_VCCCLK3_3
L29 VCCCLK3_3
L26 VCCCLK3_3
M26 VCCCLK3_3
U32 VCCCLK3_3
V32 VCCCLK3_3

CPU
AJ12 V_PROC_IO +PCH_VPROC
AJ14 V_PROC_IO
+3VS_PCH_VCCSPI

SPI
AD12 VCCSPI
1U_0402_6.3V6K CH74

+PCH_VCCCLK
AD34 VCCCLK
AA30 VCCCLK
AA32 VCCCLK
AD35 VCCCLK
AG30 VCCCLK
AG32 VCCCLK
AD36 VCCCLK
AE30 VCCCLK
AE32 VCCCLK

Fuse
P18 VCC +PCH_VCCCFUSE
P20 VCC
L17 VCCASW
R18 VCCASW +1.05VS_PCH_VCCASW

Thermal
AW40 VCCVRM +1.05V_+1.5V_RUN
AK30 VCC3_3 +3VS_PCH_VCC3_3
AK32 VCC3_3
0.1U_0402_10V7K CH76

LYNXPOINT_BGA695   8 OF 11   REV = 5

+1.05VS
LH100 @
4.7UH_LQM18FN4R7M00D_20%
RH1516 R_short 0_0603_5%
+PCH_VCC
10U_0603_6.3V6M CH43
1U_0402_6.3V6K CH49
Place near pin AP45

+3V_PCH
RH215 R_short 0_0603_5%
+3VPCH_VCCSUSHDA
10mA

+3VS
RH213 R_short 0_0603_5%
+3VS_PCH_VCCSPI
22mA

+1.05VS
J2
JUMP_43X39
+1.05VS_PCH_VCCIO
3.629A

+1.5VS
RH197 R_short 0_0603_5%
+1.05V_+1.5V_RUN
+1.05VS
@RH198 0_0603_5%
183mA

+3V_PCH
RH211 R_short 0_0603_5%
+3VPCH_PCH_VCCSUS3_3
261mA

+3VS
RH214 R_short 0_0603_5%
+3VS_PCH_VCC3_3
133mA

+1.05VS
RH200 R_short 0_0805_5%
+PCH_VCCCLK
306mA
1U_0402_6.3V6K CH50
1U_0402_6.3V6K CH77
1U_0402_6.3V6K CH78
1U_0402_6.3V6K CH79
1U_0402_6.3V6K CH88
Place near pin Y32,AA30,AA32
Place near pin AD34
Place near pin AD35,AD36
Place near pin AG30,AG32,AE30,AE32

+3VS
RH212 R_short 0_0805_5%
+PCH_VCCCLK3_3
55mA
1U_0402_6.3V6K CH51
1U_0402_6.3V6K CH52
1U_0402_6.3V6K CH53
1U_0402_6.3V6K CH54
Place near pin M29
Place near pin L29
Place near pin L26,M26
Place near pin U32,V32

+1.05VS
RH219
R_short 0_0805_5%
+PCH_VPROC
0.1U_0402_10V7K CH73
0.1U_0402_10V7K CH72
1U_0402_6.3V6K CH71

+PCH_VCCCFUSE
0_0805_5% RH220 +3VS
0_0805_5% RH221 +1.05VS
@
1U_0402_6.3V6K CH75

Title
PCH (8/9) PWR
Size Custom
Document Number Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 21 of 69

LCFC

UHJ — LPT_PCH_M_EDS

Left pins		Right pins
AL34	VSS	K39
AL38	VSS	L2
AL8	VSS	L44
AM14	VSS	M17
AM24	VSS	M22
AM26	VSS	N12
AM28	VSS	N35
AM30	VSS	N39
AM32	VSS	N6
AM16	VSS	P22
AN36	VSS	P24
AN40	VSS	P26
AN42	VSS	P28
AN8	VSS	P30
AP13	VSS	P32
AP24	VSS	R12
AP31	VSS	R14
AP43	VSS	R16
AR2	VSS	R2
AK16	VSS	R34
AT10	VSS	R38
AT15	VSS	R44
AT17	VSS	R8
AT20	VSS	T43
AT26	VSS	U10
AT29	VSS	U16
AT36	VSS	U28
AT38	VSS	U34
D42	VSS	U38
AV13	VSS	U42
AV22	VSS	U6
AV24	VSS	V14
AV31	VSS	V16
AV33	VSS	V26
BB25	VSS	V43
AV40	VSS	W2
AV6	VSS	W44
AW2	VSS	Y14
F43	VSS	Y16
AY10	VSS	Y24
AY15	VSS	Y28
AY20	VSS	Y34
AY26	VSS	Y36
AY29	VSS	Y40
AY7	VSS	Y8
B11	VSS	
B15	VSS	

LYNXPOINT_BGA695   10 OF 11   REV = 5

UHK — LPT_PCH_M_EDS

Left pins		Right pins
AA16	VSS	B19
AA20	VSS	B23
AA22	VSS	B27
AA28	VSS	B31
AA4	VSS	B35
AB12	VSS	B39
AB34	VSS	B7
AB38	VSS	BA40
AB8	VSS	BD11
AC2	VSS	BD15
AC44	VSS	BD19
AD14	VSS	AY36
AD16	VSS	AT43
AD18	VSS	BD31
AD30	VSS	BD35
AD32	VSS	BD39
AD40	VSS	BD7
AD6	VSS	D25
AD8	VSS	AV7
AE16	VSS	F15
AE28	VSS	F20
AF38	VSS	F29
AF8	VSS	F33
AG16	VSS	BC16
AG2	VSS	D4
AG28	VSS	G2
AG44	VSS	G38
AJ16	VSS	G44
AJ18	VSS	G8
AJ20	VSS	H10
AJ22	VSS	H13
AJ24	VSS	H17
AJ38	VSS	H22
AJ6	VSS	H24
AJ8	VSS	H26
AK14	VSS	H31
AK24	VSS	H36
AK43	VSS	H40
AK45	VSS	H7
AL12	VSS	K10
AL2	VSS	K15
BC22	VSS	K20
BB42	VSS	K29
	VSS	K33
	VSS	BC28

LYNXPOINT_BGA695   11 OF 11   REV = 5

Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title: **PCH (9/9) VSS**

Size: Custom

Document Number: **Y401 NM-A031**

Rev: 1.0

Date: Wednesday, March 27, 2013   Sheet 22 of 69

LCFC

Title: **N13P_PCIE/ DAC/ GPIO**

Size: Custom

Document Number: **Y401 NM-A031**

Rev 1.0

Date: Wednesday, March 27, 2013

Sheet 23 of 69

LCFC

UV1A — N14P-GT1-A2_FCBGA908 — Part 1 of 7

GT1@

UV1 N14P-GT-A2_FCBGA908 GT@

PCI EXPRESS

GPIO / DACs / I2C / CLK

Differential signal

Internal Thermal Sensor

CRT

LVDS

Under GPU (below 150mils)

180ohms (ESR=0.2) Bead

150mA

60mA +PLLVDD

45mA

120mA

220 ohms @100MHz (ESR=0.05)

Close to GPU

Under GPU   Near GPU

Vendor recommand reserve PU/PD resistor

GPIO 14 of GPU connect to PCH GPIO 0

2012-0418 --> Stuff QV7, RV208
2012-0429 --> Add QV5, C38 has abnormal shutdown issue

For GC6

For NV reply 12/25

PU AT EC SIDE, +3VS AND 4.7K

27MHZ_10PF_7V27000050

for 15" dual channel

UV1D
Part 4 of 7

NC

AM6	IFPA_TXC
AN6	IFPA_TXC_N
AP3	IFPA_TXD0
AN3	IFPA_TXD0_N
AN5	IFPA_TXD1
AM5	IFPA_TXD1_N
AL6	IFPA_TXD2
AK6	IFPA_TXD2_N
AJ6	IFPA_TXD3
AH6	IFPA_TXD3_N

AJ9	IFPB_TXC
AH9	IFPB_TXC_N
AP6	IFPB_TXD4
AP5	IFPB_TXD4_N
AM7	IFPB_TXD5
AL7	IFPB_TXD5_N
AN8	IFPB_TXD6
AM8	IFPB_TXD6_N
AK8	IFPB_TXD7
AL8	IFPB_TXD7_N

AK1	IFPC_L0
AJ1	IFPC_L0_N
AJ3	IFPC_L1
AJ2	IFPC_L1_N
AH3	IFPC_L2
AH4	IFPC_L2_N
AG5	IFPC_L3
AG4	IFPC_L3_N

NC	P8
NC	AC6
NC	AJ28
NC	AJ4
NC	AJ5
NC	AL11
NC	C15
NC	D19
NC	D20
NC	D23
NC	D26
NC	H31
NC	T8
NC	V32

VDD_SENSE — L4 — VCCSENSE_VGA — VCCSENSE_VGA <63>
GND_SENSE — L5 — VSSSENSE_VGA — VSSSENSE_VGA <63>

trace width: 16mils
differential voltage sensing.
differential signal routing.

TEST

TESTMODE — AK11 — TESTMODE
JTAG_TCK — AM10 — TV2
JTAG_TDI — AM11 — TV3
JTAG_TDO — AP12 — TV4
JTAG_TMS — AP11 — TV5
JTAG_TRST_N — AN11 — RV34 — 10K_0402_5%

10K_0402_5%
RV33

LVDS/TMDS

<38> VGA_EDP_TX0+ — VGA_EDP_TX0+ — AM1 — IFPD_L0
<38> VGA_EDP_TX0- — VGA_EDP_TX0- — AM2 — IFPD_L0_N
<38> VGA_EDP_TX1+ — VGA_EDP_TX1+ — AM3 — IFPD_L1
<38> VGA_EDP_TX1- — VGA_EDP_TX1- — AM4 — IFPD_L1_N
AL3 — IFPD_L2
AL4 — IFPD_L2_N
AK4 — IFPD_L3
AK5 — IFPD_L3_N

20120829 VA1
Change net name for add HDMI MUX

<37> GPU_HDMI_TX2+ — GPU_HDMI_TX2+ — AD2 — IFPE_L0
<37> GPU_HDMI_TX2- — GPU_HDMI_TX2- — AD3 — IFPE_L0_N
<37> GPU_HDMI_TX1+ — GPU_HDMI_TX1+ — AD1 — IFPE_L1
<37> GPU_HDMI_TX1- — GPU_HDMI_TX1- — AC1 — IFPE_L1_N
<37> GPU_HDMI_TX0+ — GPU_HDMI_TX0+ — AC2 — IFPE_L2
<37> GPU_HDMI_TX0- — GPU_HDMI_TX0- — AC3 — IFPE_L2_N
<37> GPU_HDMI_CLK+ — GPU_HDMI_CLK+ — AC4 — IFPE_L3
<37> GPU_HDMI_CLK- — GPU_HDMI_CLK- — AC5 — IFPE_L3_N

AE3 — IFPF_L0
AE4 — IFPF_L0_N
AF4 — IFPF_L1
AF5 — IFPF_L1_N
AD4 — IFPF_L2
AD5 — IFPF_L2_N
AG1 — IFPF_L3
AF1 — IFPF_L3_N

SERIAL

ROM_CS_N — H6 — ROM_CS#
ROM_SCLK — H4 — ROM_SCLK — ROM_SCLK <33>
ROM_SI — H5 — ROM_SI — ROM_SI <33>
ROM_SO — H7 — ROM_SO — ROM_SO <33>

GENERAL

BUFRST_N — L2 — RV35 — 10K_0402_5%
CEC — L3
MULTI_STRAP_REF0_GND — J1 — RV38 — 40.2K_0402_1%

AG3 — IFPC_AUX_I2CW_SCL
AG2 — IFPC_AUX_I2CW_SDA_N

<38> VGA_EDP_AUX — VGA_EDP_AUX — AK3 — IFPD_AUX_I2CX_SCL
<38> VGA_EDP_AUX# — VGA_EDP_AUX# — AK2 — IFPD_AUX_I2CX_SDA_N

STRAP0 — J2 — STRAP0 — STRAP0 <33>
STRAP1 — J7 — STRAP1 — STRAP1 <33>
STRAP2 — J6 — STRAP2 — STRAP2 <33>
STRAP3 — J5 — STRAP3 — STRAP3 <33>
STRAP4 — J3 — STRAP4 — STRAP4 <33>

HDMI
<37> GPU_HDMI_CLK — GPU_HDMI_CLK — AB3 — IFPE_AUX_I2CY_SCL
<37> GPU_HDMI_DATA — GPU_HDMI_DATA — AB4 — IFPE_AUX_I2CY_SDA_N

20120829 VA1
Change net name for add HDMI MUX

AF3 — IFPF_AUX_I2CZ_SCL
AF2 — IFPF_AUX_I2CZ_SDA_N

THERMDP — K3
THERMDN — K4

100K_0402_5% — RV19 — VGA_EDP_AUX
100K_0402_5% — RV30 — VGA_EDP_AUX#

+3VS_VGA
RV113 — 47K_0402_5% — GPU_HDMI_CLK
RV114 — 47K_0402_5% — GPU_HDMI_DATA

For EMI
RH123 — 10_0402_5% — ROM_SCLK_R
CH201 — 10P_0402_50V8J

N14P_FCBGA908

1MB SPI ROM FOR VBIOS ROM (SLI)

CV295 — 0.1U_0402_16V4Z
+3VS_VGA
20mils
RV229 — 10K_0402_5%
RV225 — 10K_0402_5%
SA00004EK0J(2012/0813)
UV15
RV224 — 0_0402_5% — ROM_CS#_R
ROM_CS#1 — ROM_SO_R
ROM_SO1 — RV226 — 0_0402_5%

	CS#	VCC	8	ROM_HOLD#
1	DO	HOLD#	7	
2	WP#	CLK	6	
3	GND	DIO	5	
4				

MX25L2006EMIT-12G SOP

RV228 — 0_0402_5% — ROM_SCLK
ROM_SCLK_R — RV227 — 0_0402_5% — ROM_SI
ROM_SI_R

Size: Custom
Document Number
Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet 24 of 69

LCFC

POWER

UV1E
Part 5 of 7
N14P_FCBGA908

For GDDR5 setting.   Near GPU

+1.5VS_VGA

Under GPU(below 150mils)
+1.5VS_VGA

2000mA   Near GPU
+1.05VS_VGA

Under GPU(below 150mils)
+1.05VS_VGA

+3VS_VGA

Under GPU(below 150mils)

Place near balls   Place near GPU
+3VS_VGA

+VDD33

RV5   R_short 0_0603_5%

3.5A

Pin labels (left side):
AA30 FBVDDQ_0
AB27 FBVDDQ_1
AB33 FBVDDQ_2
AC27 FBVDDQ_3
AD27 FBVDDQ_4
AE27 FBVDDQ_5
AF27 FBVDDQ_6
AG27 FBVDDQ_7
B13 FBVDDQ_8
B16 FBVDDQ_9
B19 FBVDDQ_10
E13 FBVDDQ_11
E16 FBVDDQ_12
E19 FBVDDQ_13
H10 FBVDDQ_14
H11 FBVDDQ_15
H12 FBVDDQ_16
H13 FBVDDQ_17
H14 FBVDDQ_18
H15 FBVDDQ_19
H16 FBVDDQ_20
H18 FBVDDQ_21
H19 FBVDDQ_22
H20 FBVDDQ_23
H21 FBVDDQ_24
H22 FBVDDQ_25
H23 FBVDDQ_26
H24 FBVDDQ_27
H8 FBVDDQ_28
H9 FBVDDQ_29
L27 FBVDDQ_30
M27 FBVDDQ_31
N27 FBVDDQ_32
P27 FBVDDQ_33
R27 FBVDDQ_34
T27 FBVDDQ_35
T30 FBVDDQ_36
T33 FBVDDQ_37
V27 FBVDDQ_38
W27 FBVDDQ_39
W30 FBVDDQ_40
W33 FBVDDQ_41
Y27 FBVDDQ_42
FBVDDQ_43

Pin labels (right side, PEX):
AG19 PEX_IOVDD_0
AG21 PEX_IOVDD_1
AG22 PEX_IOVDD_2
AG24 PEX_IOVDD_3
AH21 PEX_IOVDD_4
AH25 PEX_IOVDD_5
AG13 PEX_IOVDDQ_0
AG15 PEX_IOVDDQ_1
AG16 PEX_IOVDDQ_2
AG18 PEX_IOVDDQ_3
AG25 PEX_IOVDDQ_4
AH15 PEX_IOVDDQ_5
AH18 PEX_IOVDDQ_6
AH26 PEX_IOVDDQ_7
AH27 PEX_IOVDDQ_8
AJ27 PEX_IOVDDQ_9
AK27 PEX_IOVDDQ_10
AL27 PEX_IOVDDQ_11
AM28 PEX_IOVDDQ_12
AN28 PEX_IOVDDQ_13

AH12 PEX_PLL_HVDD
AG12 PEX_SVDD_3V3
AG26 PEX_PLLVDD   +PEX_PLLVDD

J8 VDD33_0
K8 VDD33_1
L8 VDD33_2
M8 VDD33_3

AH8 IFPAB_PLLVDD   +IFPAB_PLLVDD
AJ8 IFPAB_RSET
AG8 IFPA_IOVDD   +IFPAB_IOVDD
AG9 IFPB_IOVDD
AF7 IFPC_PLLVDD   +IFPC_PLLVDD
AF8 IFPC_RSET
AF6 IFPC_IOVDD   +IFPC_IOVDD
AG7 IFPD_PLLVDD   +IFPD_PLLVDD
AN2 IFPD_RSET
AG6 IFPD_IOVDD   +IFPD_IOVDD
AB8 IFPEF_PLLVDD   +IFPEF_PLLVDD
AD6 IFPEF_RSET
AC7 IFPE_IOVDD   +IFPE_IOVDD
AC8 IFPE_IOVDD

F1 FB_VDDQ_SENSE
F2 FB_GND_SENSE
J27 FB_CAL_PD_VDDQ
H27 FB_CAL_PU_GND
H25 FB_CAL_TERM_GND

RV141 R_short 0_0402_5% FB_VDDQ_SENSE
RV142 R_short 0_0402_5% FB_VSS_SENSE
<61> VDDQ_SENSE

IFPD & IFPEF have to use

RV45 10K_0402_5% RV40
RV47 1K_0402_1%
RV42 10K_0402_5%
RV43 1K_0402_1%
RV44 10K_0402_5%
RV46 1K_0402_1%
RV50 1K_0402_1%

+1.05VS_VGA
+PEX_PLLVDD
120mA
RV4   R_short 0_0603_5%

Place near balls

CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	40.2Ohm
FB_CAL_xTERM_GND	60.4Ohm

+1.5VS_VGA
RV6 40.2_0402_1%
RV8 40.2_0402_1%
RV9 60.4_0402_1%
Place near balls

300ohms @100MHz (ESR=0.25)
P/N: SM010031680
220mA
+3VS_VGA
LV9 BLM18PG181SN1D_0603
+IFPEF_PLLVDD
Place near balls

120ohms @100MHz (ESR=0.18)
P/N:SM01000BZ00
200mA
+3VS_VGA
LV6 BLM18PG181SN1D_0603
+IFPD_PLLVDD
Place near balls

220ohms @100MHz (ESR=0.05)
570mA
+1.05VS_VGA
LV10 BLM18PG181SN1D_0603
+IFPE_IOVDD
Place near balls

180ohms @100MHz (ESR=0.2)
P/N: SM010030710
+1.05VS_VGA
LV4 BLM18PG181SN1D_0603
+IFPD_IOVDD
IFPA_IOVDD and
IFPB_IOVDD combined
Place near balls

Size Custom
Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 25 of 69

LCFC

UV1F

UV1G

Part 7 of 7

Part 6 of 7

+VGA_CORE

+VGA_CORE

POWER

GND

N14P_FCBGA908

N14P_FCBGA908

Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title: **N13P_+VGA CORE, GND**

Size: Custom

Document Number: **Y401 NM-A031**

Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 26 of 69

LCFC

GDDR5
Mode H - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

MEMORY INTERFACE A — UV1B — Part 2 of 7 — N14P_FCBGA908
MEMORY INTERFACE B — UV1C — Part 3 of 7 — N14P_FCBGA908

PU for X16 mode

30ohms (ESR=0.01) Bead
P/N;SM010007W00
200mA
FBMA-L11-160808300LMA
LV3
Place close to BGA
+1.05VS_VGA +FB_PLLAVDD

GC6 support on 15"
Place close to ball
Place close to BGA

Security Classification: LC Future Center Secret Data
Issued Date: 2012/07/01
Deciphered Date: 2014/07/01
Title: N13P_MEM Interface
Document Number: Y401 NM-A031
Size: Custom
Rev: 1.0
Date: Wednesday, March 27, 2013
Sheet 27 of 69
LCFC

Memory – Lower 32 bits

GDDR5
Mode H – Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

UV3 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170

UV4 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170

BYTE0 BYTE1 BYTE2 BYTE3

Follow DG

UV3 SIDE

UV4 SIDE

Memory – Upper 32 bits

GDDR5 Mode H – Mirror Mode Mapping

Address	DATA Bus 0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

UV5 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170 — X76@
UV6 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170 — X76@

UV5 SIDE
UV6 SIDE

Follow DG

BYTE4
BYTE5
BYTE6
BYTE7

Memory Partition C – Lower 32 bits

GDDR5
Mode H – Mirror Mode Mapping

	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

UV7 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170

UV8 — 170-BALL SGRAM GDDR5 — H5GQ1H24AFR-T2L_BGA170

BYTE0 BYTE1 BYTE2 BYTE3

UV7 SIDE

UV8 SIDE

Follow DG

QV13 2N7002W-T/R7_SOT323-3

<23,28,29,31> MEM_VREF

Memory Partition C – Upper 32 bits

GDDR5
Mode H – Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS#	
FBx_CMD1	A3_BA3	
FBx_CMD2	A2_BA0	
FBx_CMD3	A4_BA2	
FBx_CMD4	A5_BA1	
FBx_CMD5	WE#	
FBx_CMD6	A7_A8	
FBx_CMD7	A6_A11	
FBx_CMD8	ABI#	
FBx_CMD9	A12_RFU	
FBx_CMD10	A0_A10	
FBx_CMD11	A1_A9	
FBx_CMD12	RAS#	
FBx_CMD13	RST#	
FBx_CMD14	CKE#	
FBx_CMD15	CAS#	
FBx_CMD16		CS#
FBx_CMD17		A3_BA3
FBx_CMD18		A2_BA0
FBx_CMD19		A4_BA2
FBx_CMD20		A5_BA1
FBx_CMD21		WE#
FBx_CMD22		A7_A8
FBx_CMD23		A6_A11
FBx_CMD24		ABI#
FBx_CMD25		A12_RFU
FBx_CMD26		A0_A10
FBx_CMD27		A1_A9
FBx_CMD28		RAS#
FBx_CMD29		RST#
FBx_CMD30		CKE#
FBx_CMD31		CAS#

UV9 — H5GQ1H24AFR-T2L_BGA170 — 170-BALL SGRAM GDDR5
UV10 — H5GQ1H24AFR-T2L_BGA170 — 170-BALL SGRAM GDDR5

UV9 SIDE
UV10 SIDE

Follow DG

Title: N13P_GDDR5_C Upper
Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet 31 of 69

follow MXM 3.0 spec

B+_SLI

JSLI1

Pin	Left Signal		Right Signal	Pin
1	GND		GND	2
3	NC		GND	4
5	NC		GND	6
7	NC		GND	8
9	NC		+19V	10
11	NC		+19V	12
13	NC		+19V	14
15	NC		+19V	16
17	NC		+19V	18
19	GND		+19V	20
21	PEG_RX_N7		+19V	22
23	PEG_RX_P7			
25	GND		+19V	24
27	PEG_RX_N6		GND	26
29	PEG_RX_P6		GND	28
31	GND		GND	30
33	PEG_RX_N5		GND	32
35	PEG_RX_P5		GND	34
37	GND		GND	36
39	PEG_RX_N4		+5V	38
41	PEG_RX_P4		+5V	40
43	GND		+5V	42
45	PEG_RX_N3		+5V	44
47	PEG_RX_P3		+5V	46
49	GND		GND	48
51	PEG_RX_N2		GND	50
53	PEG_RX_P2		GND	52
55	GND			
57	PEG_RX_N1		NC	54
59	PEG_RX_P1		+3V	56
61	GND		+3V	58
63	PEG_RX_N0		GND	60
65	PEG_RX_P0		NC	62
67	GND		NC	64
69	GND		NC	66
71	PEG_TX_N7		NC	68
73	PEG_TX_P7		NC	70
75	GND		NC	72
77	PEG_TX_N6		TH_TACH	74
79	PEG_TX_P6		TH_PWN	76
81	GND		NC	78
83	PEG_TX_N5		PEX_STD_SW#	80
85	PEG_TX_P5		AC_DC	82
87	GND		PWR_GOOD	84
89	PEG_TX_N4		PWR_EN	86
91	PEG_TX_P4		CLK_REQ#	88
93	RSVD		RSVD	90
95	GND		RSVD	92
97	PEG_TX_N3		PCH_THRMTRIP#_R	94
99	PEG_TX_P3		TH_OVERT#	96
101	GND		NC	98
103	RSVD		GND	100
105	PEG_TX_P2		SMB_DAT	102
107	GND		SMB_CLK	104
109	PEG_TX_N1		WAKE#	106
111	GND		RSVD	108
113	RSVD		S_DGPU_PWR_EN	110
115	PEG_TX_N0		GND	112
117	PEG_TX_P0		CLK_PCIE_N	114
	GND		CLK_PCIE_P	116
119	GND		GND	118
121	GND		GND	120
	GND		GND	122

TE_2199022-1_118P-T   ME@

+19V

+5VS_SLI

+3VS_SLI   +3VS

SLI_B+_ON#   <56>
SLI_5V_ON#   <56>
SUSP#   <47,55,60,61,62>

SLI_FAN_SPEED   <44,47>
SLI_FAN_PWM   <44,47>

VGA_AC_DET_R   <23>
S_DGPU_PWROK   <16,54>   GPU_PWR_GOOD
S_DGPU_PWR_EN#   <55>   GPU_PWR_EN
CLK2_REQ_GPU#_R   <16>
S_NVDD_PWR_EN   <19,54>   PEX REST
S_DGPU_RST   <16,54>
SLAVE_PRESENT#   <19>
PCH_THRMTRIP#_R   <19,23>   FB_clamp_req
PLT_RST#   <14,23,40,41,47>
GC6_EVENT_SLI#   RV158 1   2 0_0402_5%   S_GC6_EVENT#   <54>
EC_SMB_DA2   <17,23,34,36,43,47>   @
EC_SMB_CK2   <17,23,34,36,43,47>
GC6_SLI_EN
S_DGPU_PWR_EN   <19,54,55>
CLK_PCIE_2VGA#   <16>
CLK_PCIE_2VGA   <16>

RV234 1 @ 2 0_0402_5%   RV173 1 @ 2 0_0402_5%   S_GC6_EN   <27,54>
FB_clamp

PCIE_CTX_C_GRX_N15   19
PCIE_CTX_C_GRX_P15   21
PCIE_CTX_C_GRX_N14   25
PCIE_CTX_C_GRX_P14   27
PCIE_CTX_C_GRX_N13   33
PCIE_CTX_C_GRX_P13   35
PCIE_CTX_C_GRX_N12   39
PCIE_CTX_C_GRX_P12   41
PCIE_CTX_C_GRX_N11   45
PCIE_CTX_C_GRX_P11   47
PCIE_CTX_C_GRX_N10   51
PCIE_CTX_C_GRX_P10   53
PCIE_CTX_C_GRX_N9   57
PCIE_CTX_C_GRX_P9   59
PCIE_CTX_C_GRX_N8   63
PCIE_CTX_C_GRX_P8   65

Signal	Value			Net	Signal
PCIE_CRX_GTX_N15	0.22U_0402_10V6K	2	1	CV20	PCIE_CRX_C_GTX_N15
PCIE_CRX_GTX_P15	0.22U_0402_10V6K	2	1	CV22	PCIE_CRX_C_GTX_P15
PCIE_CRX_GTX_N14	0.22U_0402_10V6K	2	1	CV16	PCIE_CRX_C_GTX_N14
PCIE_CRX_GTX_P14	0.22U_0402_10V6K	2	1	CV18	PCIE_CRX_C_GTX_P14
PCIE_CRX_GTX_N13	0.22U_0402_10V6K	2	1	CV19	PCIE_CRX_C_GTX_N13
PCIE_CRX_GTX_P13	0.22U_0402_10V6K	2	1	CV14	PCIE_CRX_C_GTX_P13
PCIE_CRX_GTX_N12	0.22U_0402_10V6K	2	1	CV15	PCIE_CRX_C_GTX_N12
PCIE_CRX_GTX_P12	0.22U_0402_10V6K	2	1	CV17	PCIE_CRX_C_GTX_P12
PCIE_CRX_GTX_N11	0.22U_0402_10V6K	2	1	CV12	PCIE_CRX_C_GTX_N11
PCIE_CRX_GTX_P11	0.22U_0402_10V6K	2	1	CV13	PCIE_CRX_C_GTX_P11
PCIE_CRX_GTX_N10	0.22U_0402_10V6K	2	1	CV10	PCIE_CRX_C_GTX_N10
PCIE_CRX_GTX_P10	0.22U_0402_10V6K	2	1	CV11	PCIE_CRX_C_GTX_P10
PCIE_CRX_GTX_N9	0.22U_0402_10V6K	2	1	CV8	PCIE_CRX_C_GTX_N9
PCIE_CRX_GTX_P9	0.22U_0402_10V6K	2	1	CV9	PCIE_CRX_C_GTX_P9
PCIE_CRX_GTX_N8	0.22U_0402_10V6K	2	1	CV6	PCIE_CRX_C_GTX_N8
PCIE_CRX_GTX_P8	0.22U_0402_10V6K	2	1	CV7	PCIE_CRX_C_GTX_P8

11/11 for 2nd VGA fan
need to notic EC

<23,5>   PCIE_CTX_C_GRX_N[0..15]   PCIE_CTX_C_GRX_N[0..15]
<23,5>   PCIE_CTX_C_GRX_P[0..15]   PCIE_CTX_C_GRX_P[0..15]
<23,5>   PCIE_CRX_GTX_N[0..15]   PCIE_CRX_GTX_N[0..15]
<23,5>   PCIE_CRX_GTX_P[0..15]   PCIE_CRX_GTX_P[0..15]

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SLOT_CLK_CFG

0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

SUB_VENDOR

0	No VBIOS ROM (Default)
1	BIOS ROM is present

3GIO_PADCFG

3GIO_PADCFG[3:0]	
0000	Notebook Default

XCLK_417

0	277MHz (Default)
1	Reserved

USER Straps

User[3:0]	
1000-1100	Customer defined

PEX_PLL_EN_TERM

0	Disable (Default)
1	Enable

PCIE_MAX_SPEED

0	Limit to PCIE Gen1
1	PCIE Gen 2/3 Capable

FB_0_BAR_SIZE

0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

SMBUS_ALT_ADDR

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

VGA_DEVICE

0	3D Device (Class Code 302h)
1	VGA Device (Default)

STRAP0 <24>
STRAP1 <24>
STRAP2 <24>
STRAP3 <24>
STRAP4 <24>

RV92 45.3K_0402_1%
RV93 4.99K_0402_1%
RV94 30K_0402_1% GT1@
RV121 4.99K_0402_1%
RV122 20K_0402_1% @

@RV95 45.3K_0402_1%
RV96 4.99K_0402_1%
RV97 24.9K_0402_1% GT@
RV124 4.99K_0402_1% @
RV125 45.3K_0402_1%

+3VS_VGA

RV98 4.99K_0402_1% @
RV99 10K_0402_1%
RV100 4.99K_0402_1% @

2012-0418 --> Set BOM structure as Stuff for ALL SKU

X76
RV101 20K_0402_1% X76@
RV102 30K_0402_1% @
RV103 4.99K_0402_1% GT1@
RV103 15K_0402_1% GT@

ROM_SI <24>
ROM_SO <24>
ROM_SCLK <24>

X76

GPU		FB Memory (GDDR5)	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13P-GT1 28nm	Samsung	K4G20325FD-FC04 2G 64Mx32	PD 30K	PU 10K	PD15K (ALL SKU)	PU 45K	PD 5K	PD 25K	PU 5K	PD 45K
		K4G20325FD-FC03 2G 64Mx32	PD 30K							
	Hynix									
		H5GQ2H24AFR-R0C 2G 64Mx32	PD 25K							
		H5GQ2H24AFR-T2C 2G 64Mx32	PD 25K							

VRAM	X76	VRAM P/N
Samsung	X7600412001 (2G 64Mx32)	SA00005B71J
Hynix	X7600412002 (2G 64Mx32)	SA00004GD2J

Title: N13P_MISC

LCFC

Size Custom
Document Number
Y401 NM-A031
Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 33 of 69

LVDS/ CMOS/ USB-ReDriver

Use BLM18KG331SN1

+3VS +3.3VS_DTL LT4 BLM18PG331SN1D_2P VDDIO_DTL
RT1270 0_0402_5%
CT5 0.47U_0402_6.3V6K CT6 1U_0402_6.3V6K

Use BLM18KG331SN1

+3.3VS_DTL LT1 BLM18PG331SN1D_2P VDDIOX_DTL
CT10 0.47U_0402_6.3V6K CT4 4.7U_0603_6.3V6K
Close Pin12,13

Close Pin14

SW_OUT LT2 VDD12_DTL1 LT3 BLM18PG331SN1D_2P VDDRX_DTL 1.2V
2.2UH_HPC252012F-2R2M_1.3A_20%
Use 2.2uH 800mA
GND of 4.7uF capacitor behind Inductor.
CT2 4.7U_0603_6.3V6K CT9 1U_0402_6.3V6K

Use BLM18KG331SN1

CT12 0.1U_0402_10V7K VDDRX_DTL
CT11 0.01U_0402_16V7K Close Pin6

CT22 0.1U_0402_10V7K VDD12_DTL
CT13 0.01U_0402_16V7K Close Pin19

CT8 0.1U_0402_10V7K VDDIO_DTL
CT7 0.1U_0402_10V7K VDDIO_DTL Close Pin38,50

UT3 PS8625

Pin	Signal		Signal	Pin
6	VDDRX	TA0p	LVDS_A0_NVS	53
13	VDDIOX	TA0n	LVDS_A0#_NVS	54
14	VDDIOX	TB0p	LVDS_A1_NVS	51
19	VDD12	TB0n	LVDS_A1#_NVS	52
38	VDDIO	TC0p	LVDS_A2_NVS	48
50	VDDIO	TC0n	LVDS_A2#_NVS	49
1	DAUXn	TCK0p	LVDS_ACLK_NVS	46
2	DAUXp	TCK0n	LVDS_ACLK#_NVS	47
4	DRX0p	TD0p		43
5	DRX0n	TD0n		44
7	DRX1p	TA1p	LVDS_B0_NVS	41
8	DRX1n	TA1n	LVDS_B0#_NVS	42
11	HPD	TB1p	LVDS_B1_NVS	39
45	PWMI	TB1n	LVDS_B1#_NVS	40
9	RST#	TC1p	LVDS_B2_NVS	36
10	PD#	TC1n	LVDS_B2#_NVS	37
12	PWMO	TCK1p	LVDS_BCLK_NVS	34
33	ENPVCC	TCK1n	LVDS_BCLK#_NVS	35
31	GPIO0	TD1p		31
22	RLV_LNK/GPIO0	TD1n		32
23	RLV_CFG			
	ENBLT	DDC_SDA	EDID_DAT_CON	30
26	REXT	DDC_SCL	EDID_CLK_CON	29
27	RLV_AMP	CSDA/MSDA		24
20	TESTMODE	CSCL/MSCL		25
15	SW_OUT	GNDX		17
16	SW_OUT	GNDX		18
55	NC	GND		28
56	NC	GND		3
		Epad		57

PS8625QFN56GTR-A0_QFN56_7X7

Noe: LVDS output swing control 4.99K for default swing, change the value for swing adjust

RT14 4.99K_0402_1% REXT
RT9 4.99K_0402_1% RLV_AMP

EDP_HPD <38>
INVT_PWM <35>

LVDS signals:
- LVDS_A0_NVS / LVDS_A0#_NVS <35>
- LVDS_A1_NVS / LVDS_A1#_NVS <35>
- LVDS_A2_NVS / LVDS_A2#_NVS <35>
- LVDS_ACLK_NVS / LVDS_ACLK#_NVS <35>
- LVDS_B0_NVS / LVDS_B0#_NVS <35>
- LVDS_B1_NVS / LVDS_B1#_NVS <35>
- LVDS_B2_NVS / LVDS_B2#_NVS <35>
- LVDS_BCLK_NVS / LVDS_BCLK#_NVS <35>

EDP_AUX#_C 0.1U_0402_10V7K EDP@CT30 EDP_AUX#_CON EDP_AUX#_CON <35>
EDP_AUX_C 0.1U_0402_10V7K EDP@CT31 EDP_AUX_CON EDP_AUX_CON <35>
EDP_TX0+_C 0.1U_0402_10V7K EDP@CT32 EDP_TX0+_CON EDP_TX0+_CON <35>
EDP_TX0-_C 0.1U_0402_10V7K EDP@CT33 EDP_TX0-_CON EDP_TX0-_CON <35>
EDP_TX1+_C 0.1U_0402_10V7K EDP@CT34 EDP_TX1+_CON EDP_TX1+_CON <35>
EDP_TX1-_C 0.1U_0402_10V7K EDP@CT35 EDP_TX1-_CON EDP_TX1-_CON <35>

+3.3VS_DTL
RT12 2K_0402_5% RT13 2K_0402_5%
EDID_CLK_CON EDID_CLK_CON <35>
EDID_DAT_CON EDID_DAT_CON <35>

ENPVCC_I2C_ADDR ENPVCC_I2C_ADDR <35>
EN_BACKLIGHT EN_BACKLIGHT <35>
TL_INVPWM TL_INVPWM <35>
To LVDS panel

Power On Configuration — Close to UT3

<38> EDP_AUX#_C CT17 0.1U_0402_10V7K EDP_AUX#
<38> EDP_AUX_C CT18 0.1U_0402_10V7K EDP_AUX
<38> EDP_TX0+_C CT19 0.1U_0402_10V7K EDP_TX0+
<38> EDP_TX0-_C CT16 0.1U_0402_10V7K EDP_TX0-
<38> EDP_TX1+_C CT15 0.1U_0402_10V7K EDP_TX1+
<38> EDP_TX1-_C CT14 0.1U_0402_10V7K EDP_TX1-

EDP_HPD RT1268 0_0402_5% EDP@ EDP_HPD_CON EDP_HPD_CON <35>

Initial Code EEPROM

+3.3VS_DTL RT8 4.7K_0402_5% CSCL/MSCL
RT7 4.7K_0402_5% CSDA/MSDA

+3.3VS_DTL UT2
GPIO0
<17,23,32,36,43,47> EC_SMB_CK2 RT1272 0_0402_5% CSCL/MSCL
<17,23,32,36,43,47> EC_SMB_DA2 RT1271 0_0402_5% CSDA/MSDA
M24C08-WMN6TP_SO8
VCC A0 / WP A1 / SCL A2 / SDA GND

I2C_CFG = "H"
EEPROM for Initial Code
I2C Address: 0xA0
Suggest minimum 8Kbit

Power On Configuration tables

VDDIO_DTL
RT6 4.7K_0402_5% RA RLV_CFG
RT15 4.7K_0402_5% RB

VDDIO_DTL
RT3 4.7K_0402_5% ENPVCC_I2C_ADDR

VDDIO_DTL
RT10 4.7K_0402_5% daul@ RD GPIO0

GPIO0: LVDS single link or dual link selection, internal pull-down ~80K

Default	RLV_CFG	RA	RB
*	H:6-bit both VESA and JEIDA mapping	Stuff	NA
	M:8-bit JEIDA mapping	NA	Stuff
	L:8-bit VESA mapping	NA	NA

RLV_CFG: LVDS color depth and data mapping selection, internal pull-down ~80K

Default	ENPVCC_I2C_ADDR	RC	RD
	H:0x90h~0x9Fh	Stuff	NA
*	L:0x10h~0x1Fh		NA

I2C_ADDR: I2C Slave address selection, internal pull-down ~80K

Default	GPIO0	RD
*	Single channel	NA
	Daul channel	Stuff

Title: LVDS/ CMOS/ USB-ReDriver
Size: Custom
Document Number: Y501 NM-A032
Rev 1.0
Date: Wednesday, March 27, 2013 Sheet 34 of 69

CMOS Camera

+CMOS_PW
W=40mils

Q94 AO3413_SOT23-3
+3VS (40 MIL)
+CMOS_PW_R
CMOS@
R432 0_0603_5%
CMOS@

C1051 @ 0.1U_0402_16V4Z
C1052 @ 0.01U_0402_16V7K
C518 0.1U_0402_16V4Z
C519 @ 10U_0603_6.3V6M

<19> CMOS_ON#
R435 100K_0402_5%
CMOS@
C520 0.1U_0402_16V4Z
CMOS@

+LEDVDD
2A 80 mil   R813   2A 80 mil   B+
1 R_short 0_0805_5% 2
C523 470P_0603_50V8J
C524 4.7U_0805_25V6-K
9/23 EMI Request

R822 2 @ 1 4.7K_0402_5% +3VS
DISPOFF# R891 2 1 0_0402_5% BKOFF# → BKOFF# <47>
R823 2 @ 1 0_0402_5% → EN_BACKLIGHT <34>

JLVDS1_ME@

<34> EDID_CLK_CON
<34> EDID_DAT_CON
<34> TL_INVPWM
<34> LVDS_BCLK_NVS
<34> LVDS_BCLK#_NVS
<34> LVDS_B2_NVS
<34> LVDS_B2#_NVS
<34> LVDS_B1_NVS
<34> LVDS_B1#_NVS
<34> LVDS_B0_NVS
<34> LVDS_B0#_NVS
<34> LVDS_ACLK_NVS
<34> LVDS_ACLK#_NVS
<34> LVDS_A2_NVS
<34> LVDS_A2#_NVS
<34> LVDS_A1_NVS
<34> LVDS_A1#_NVS
<34> LVDS_A0_NVS
<34> LVDS_A0#_NVS

EDP_AUX#_CON <34>
EDP_AUX_CON <34>
EDP_TX0+_CON <34>
EDP_TX0-_CON <34>
EDP_TX1+_CON <34>
EDP_TX1-_CON <34>
EDP_HPD_CON <34>

DISPOFF#
+3VS
W=60mils
+LCDVDD_CON
C529 680P_0402_50V7K @
+LEDVDD
(60 MIL)

ACES_87142-4041-BS

For CMOS

+CMOS_PW   W=40mils

<18> USB20_N0 — USB20_N0 R1166 1 2 0_0402_5% USB20_N0_CMOS
<18> USB20_P0 — USB20_P0 R1167 1 2 0_0402_5% USB20_P0_CMOS

L74
USB20_N0 2 1 USB20_N0_CMOS
USB20_P0 3 4 USB20_P0_CMOS
WCM-2012-900T_4P @

C58 @ 0.047U_0402_16V4Z

JCMOS1

USB20_N0_CMOS
USB20_P0_CMOS
+3VS
<45> DMIC_CLK
<45> DMIC_DATA
GND GND
ME@

TL_INVPWM R1515 1 2 0_0402_5% @
<23> VGA_BL_PWM R826 1 2 0_0402_5%
D60
<14> PCH_EDP_PWM R1197 1 2 0_0402_5%
INVT_PWM → INVT_PWM <34>
DAN202UT106_SC70-3
R829 100K_0402_1%

<23> VGA_ENBKL R834 1 2 0_0402_5%
D62
<14> PCH_ENBKL R1212 1 2 0_0402_5%
ENBKL → ENBKL <47>
DAN202UT106_SC70-3
R827 100K_0402_1%

LCDVDD

+3VS U76
C291 1U_0402_6.3V6K
IN VOUT
GND
DIS EN
NCT3521U
R818 150_0603_1%
CV283 4.7U_0603_6.3V6K
+LCDVDD_CON

<34> ENPVCC_I2C_ADDR R1202 1 2 0_0402_5%
<23> VGA_ENVDD R1198 1 2 0_0402_5%
D61 @
<14> PCH_ENVDD R1196 1 2 0_0402_5%
DAN202UT106_SC70-3
R828 100K_0402_1%

EMI request

DMIC_CLK
C935 220P_0402_25V8J
TL_INVPWM
C525 470P_0402_50V7K @
DISPOFF#
C527 470P_0402_50V7K @

ESD request

USB20_P0_CMOS D59 @ DMIC_DATA
I/O3 I/O1
+3VS VDD GND DMIC_CLK
USB20_N0_CMOS I/O4 I/O2 DMIC_CLK
AZC099-04S.R7G_SOT23-6

Title: **LVDS/ CMOS/ USB-ReDriver**
Size Custom
Document Number **Y401 NM-A031**
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet 35 of 69
LCFC

CRT Connector

+5VS
+CRT_VCC
+CRT_VCC_CON

D36
RB491D_SC59-3
F1
0.5A_8V_KMC3S050RY
+CRT_VCC_CON

W=40mils

C536
0.1U_0402_16V4Z

<14> CRT_DET#

CRT_DET#

JCRT1

From CRT SW

<37> DAC_RED_1
<37> DAC_GRN_1
<37> DAC_BLU_1

L16 1 2 NBQ100505T-800Y_0402 CRT_R_CON
CRT_DDC_DAT_CON
L17 1 2 NBQ100505T-800Y_0402 CRT_G_CON
HSYNC_CON
L18 1 2 NBQ100505T-800Y_0402 CRT_B_CON
VSYNC_CON
CRT_DDC_CLK_CON

R830 150_0402_1%
R831 150_0402_1%
R832 150_0402_1%

CLOSE TO CONN

C537 10P_0402_50V8J
C538 10P_0402_50V8J
C539 10P_0402_50V8J
C540 10P_0402_50V8J
C542 10P_0402_50V8J
C541 10P_0402_50V8J

C543 100P_0402_50V8J

SUYIN_070546HR015M22BZR
ME@

+CRT_VCC
R833
1K_0402_5%
OE#
C544 0.1U_0402_16V4Z

From CRT SW

<37> HSYNC_G

U24
SN74AHCT1G125DCKR_SC70-5
CRT_HSYNC_1
R840 33_0603_5%
CRT_HSYNC_2
NBQ100505T-800Y_0402
L19
HSYNC_CON

C545 10P_0402_50V8J

+CRT_VCC
C546 0.1U_0402_16V4Z
OE#

<37> VSYNC_G

U25
SN74AHCT1G125DCKR_SC70-5
CRT_VSYNC_1
R839 33_0603_5%
CRT_VSYNC_2
NBQ100505T-800Y_0402
L20
VSYNC_CON

C547 10P_0402_50V8J

D7
CRT_R_CON
CRT_G_CON
CRT_VCC_CON
CRT_DET#
CRT_B_CON
AZC099-04S.R7G_SOT23-6

+3VS

+CRT_VCC

R837 2.2K_0402_5%
R838 2.2K_0402_5%

Q73B 2N7002KDWH_SOT363-6

CRT_DDC_DAT_CON

D31
VSYNC_CON
HSYNC_CON
+CRT_VCC_CON
CRT_DDC_CLK_CON
CRT_DDC_DAT_CON
AZC099-04S.R7G_SOT23-6

<37> CRT_DDC_DATA_R
CRT_DDC_DATA_R R1189 1 2 0_0402_5% DDC_DAT_R

From SW

<37> CRT_DDC_CLK_R
CRT_DDC_CLK_R R1190 1 2 0_0402_5% DDC_CLK_R CRT_DDC_CLK_CON

<17,23,32,34,43,47> EC_SMB_DA2
EC_SMB_DA2 R1191 1 2 0_0402_5%

<17,23,32,34,43,47> EC_SMB_CK2
EC_SMB_CK2 R1192 1 2 0_0402_5%

Q73A 2N7002KDWH_SOT363-6

C548 100P_0402_50V8J
C549 68P_0402_50V8K

Size Custom
Document Number
Y401 NM-A031
Rev 1.0

Date: Wednesday, March 27, 2013 | Sheet 36 of 69

LCFC

HDMI and CRT SW Schematic

From 0402 footprint change to 0201

Vendor recommend

UHM1 — PS8271QFN48GTR-A1_QFN48_7X7

+3VS +3VS_HDSW
RM25 0_0402_5%
CM2 4.7U_0603_6.3V6K
CM3 0.01U_0402_16V7K

+3VS_HDSW RA RB
RM13 @ 4.7K_0402_5%
RM14 @ 4.7K_0402_5%
DDC_BUF

+3VS_HDSW RC RD
RM15 @ 4.7K_0402_5%
RM16 @ 4.7K_0402_5%
IN1_PEQ

+3VS_HDSW RE RF
RM18 @ 4.7K_0402_5%
RM17 @ 4.7K_0402_5%
IN2_PEQ

DDC_BUF table

SEL	DDC_BUF	RA	RB
	H: Active DDC buffer enable, setting 1	Stuff	NA
	M: Active DDC buffer enable, setting 2	NA	Stuff
★	L: No DDC active buffer, passive DDC level shifting	NA	NA

DDCBUF DDC_BUF_EN = L: No DDC active buffer, passive DDC level shifting

IN1_PEQ/IN2_PEQ table

SEL	IN1_PEQ/IN2_PEQ	RC	RD	RE	RF
	H: High level receiving equalization selection	Stuff	NA	Stuff	NA
	M: Low level receiving equalization selection	NA	Stuff	NA	Stuff
★	L: Middle level receiving equalization selection	NA	NA	NA	NA

IN1_PEQ/IN2_PEQ: Rx Equalization Setting for port1/port2. Internal pull-down ~50K ohm

+3VS_HDSW RG RH
RM19 @ 4.7K_0402_5%
RM20 @ 4.7K_0402_5%
PRE_EMI

+3VS_HDSW RI RJ
RM21 @ 4.7K_0402_5%
RM22 @ 4.7K_0402_5%
CFG_HPD

PRE_EMI table

SEL	PRE_EMI	RG	RH
	H: Pre-emphasis added, no EMI control	Stuff	NA
	M: No pre-emphasis, EMI control selected	NA	Stuff
★	L: No pre-emphasis, no EMI control	NA	NA

PRE_EMI: TMDS output drive pre-emphasis and EMI setting, Internal pull-down ~500K ohm

CFG_HPD table

SEL	CFG_HPD	RI	RJ
	H: IN1_HPD=OUT_HPD SW_DDC=L/ IN2_HPD=OUT_HPD SW_DDC=H IN1_HPD=LOW otherwise / IN2_HPD=LOW otherwise	Stuff	NA
	M: IN1_HPD=OUT_HPD when SW_DDC=L or SW_MAIN=L/ IN2_HPD=OUT_HPD when SW_DDC=H or SW_MAIN=H IN1_HPD=LOW otherwise / IN2_HPD=LOW otherwise	NA	Stuff
★	L: IN1_HPD=OUT_HPD when SW_MAIN=L / IN2_HPD=OUT_HPD when SW_MAIN=H IN1_HPD=LOW otherwise / IN2_HPD=LOW otherwise	NA	NA

CFG_HPD: HPD switching configuration. Internal pull-down ~50K

+3VS_HDSW RK RL
RM23 @ 4.7K_0402_5%
RM24 @ 4.7K_0402_5%
PWDN_ASQ

PWDN_ASQ table

SEL	PWDN_ASQ	RG	RH
	H: power down	Stuff	NA
★	L: Normal operation	NA	NA

PWDN_ASQ: Power down control. Internal pull-down ~500K

UHM1 pin connections

GPU_HDMI_TX0- CM12 0.1U_0201_10V6K GPU_HDMI_TX0-_C 44 IN1_D1n
GPU_HDMI_TX0+ CM13 0.1U_0201_10V6K GPU_HDMI_TX0+_C 45 IN1_D1p
GPU_HDMI_TX1- CM14 0.1U_0201_10V6K GPU_HDMI_TX1-_C 47 IN1_D2n
GPU_HDMI_TX1+ CM15 0.1U_0201_10V6K GPU_HDMI_TX1+_C 48 IN1_D2p
GPU_HDMI_TX2- CM16 0.1U_0201_10V6K GPU_HDMI_TX2-_C 1   IN1_D3n
GPU_HDMI_TX2+ CM17 0.1U_0201_10V6K GPU_HDMI_TX2+_C 2   IN1_D3p
GPU_HDMI_CLK- CM18 0.1U_0201_10V6K GPU_HDMI_CLK-_C 4   IN1_D4n
GPU_HDMI_CLK+ CM19 0.1U_0201_10V6K GPU_HDMI_CLK+_C 5   IN1_D4p

CPU_HDMI_TX0- CM4 0.1U_0201_10V6K CPU_HDMI_TX0-_C 8   IN2_D1n
CPU_HDMI_TX0+ CM5 0.1U_0201_10V6K CPU_HDMI_TX0+_C 9   IN2_D1p
CPU_HDMI_TX1- CM6 0.1U_0201_10V6K CPU_HDMI_TX1-_C 11 IN2_D2n
CPU_HDMI_TX1+ CM7 0.1U_0201_10V6K CPU_HDMI_TX1+_C 12 IN2_D2p
CPU_HDMI_TX2- CM8 0.1U_0201_10V6K CPU_HDMI_TX2-_C 13 IN2_D3n
CPU_HDMI_TX2+ CM9 0.1U_0201_10V6K CPU_HDMI_TX2+_C 14 IN2_D3p
CPU_HDMI_CLK- CM10 0.1U_0201_10V6K CPU_HDMI_CLK-_C 16 IN2_D4n
CPU_HDMI_CLK+ CM11 0.1U_0201_10V6K CPU_HDMI_CLK+_C 17 IN2_D4p

+3VS_HDSW
VDD 6
VDD 31
PWDN_ASQ 25
CFG_HPD 28
DDC_BUF 40 DDCBUF
PRE_EMI 34 PRE_EMI
RTERM 7

OUT_D1n 36 VGA_HDMI_TX0- <39>
OUT_D1p 35 VGA_HDMI_TX0+ <39>
OUT_D2n 33 VGA_HDMI_TX1- <39>
OUT_D2p 32 VGA_HDMI_TX1+ <39>
OUT_D3n 30 VGA_HDMI_TX2- <39>
OUT_D3p 29 VGA_HDMI_TX2+ <39>
OUT_D4n 27 VGA_HDMI_CLK- <39>
OUT_D4p 26 VGA_HDMI_CLK+ <39>

DGPU_HDMI_HPD <23,39> 46 IN1_HPD
TMDS_B_HPD <14> 10 IN2_HPD
GPU_HDMI_CLK <24> 41 IN1_SCL
GPU_HDMI_DATA <24> 42 IN1_SDA
DDPB_CLK <14> 19 IN2_SCL
DDPB_DATA <14> 20 IN2_SDA

HDSW_DDC <19> 22 SW_DDC
HDSW_MAIN <19> 21 SW_MAIN

OUT_HPD 39 HDMI_CONN_HPD <39>
OUT_SCL 38 VGA_HDMI_CLK <39>
OUT_SDA 37 VGA_HDMI_DATA <39>

IN1_PEQ 3 IN1_PEQ
IN2_PEQ 15 IN2_PEQ

CEXT 23
REXT 24
CM1 2.2U_0603_6.3V6K
RM26 430_0402_1%

GND 18
GND 43
PAD 49

HDSW section

+3VS_HDSW
RM27 4.7K_0402_5% HDSW_DDC
RM28 4.7K_0402_5% HDSW_MAIN
RM29 2.2K_0402_5% DDPB_CLK
RM30 2.2K_0402_5% DDPB_DATA

HDSW_MAIN RM33 0_0402_5% HDSW_DDC

For PS8271: R35/R36 NC
For PS8272: R35/R36 NC, pin21/pin22 NC or SW_MAIN/SW_DDC driven to LOW
For PS8273: R35/R36 stuff or SW_MAIN/SW_DDC driven to HIGH

SW table

SW	Input	Output
SW_DDC	IN1---GPU IN2---CPU	L=IN1 H=IN2
SW_MAIN	IN1---GPU IN2---CPU	L=IN1 H=IN2

UM1 — PI3V712-AZLEX_TQFN32_6X3~D

+3VS
RM1 0_0402_5%
CM1183 1U_0603_10V6K

VDD 4,16,23,29,32
A0 1 DAC_RED_1 <36>
A1 5 DAC_GRN_1 <36>
A2 6 DAC_BLU_1 <36>
A3 7 CRT_DDC_CLK_R <36>
A4   CRT_DDC_DATA_R <36>

VGA_CRT_R <23> 27 0B1 SEL1 8 CRT_SWITCH_1 <13>
VGA_CRT_G <23> 25 1B1
VGA_CRT_B <23> 22 2B1
VGA_CRT_CLK <23> 20 3B1 A5 9 HSYNC_G <36>
VGA_CRT_DATA <23> 18 4B1 A6 10 VSYNC_G <36>
VGA_CRT_HSYNC <23> 12 5B1
VGA_CRT_VSYNC <23> 14 6B1 SEL2 30 CRT_SWITCH_1

Channel A --> GPU

PCH_CRT_R <14> 26 0B2
PCH_CRT_G <14> 24 1B2
PCH_CRT_B <14> 21 2B2 GND 3
PCH_CRT_DDC_CLK <14> 19 3B2 GND 11
PCH_CRT_DDC_DAT <14> 17 4B2 GND 28
PCH_CRT_HSYNC <14> 13 5B2 GND 31
PCH_CRT_VSYNC <14> 15 6B2 GPAD 33

Channel B --> PCH

For reserved CRT SW

Input SELx table

Input SELx	Input/Output An	Function
L	nB1--GPU	An=nB1
H	nB2---PCH	An=nB2

U79

PI3VDP3212ZLEX_TQFN32_6X3

+3VS

RM2
0_0402_5%

CM1184
1U_0603_10V6K

<8>	CPU_EDP_TX0+	CPU_EDP_TX0+	31	D0+A	VDD	3	
<8>	CPU_EDP_TX0-	CPU_EDP_TX0-	30	D0-A	VDD	9	
<8>	CPU_EDP_TX1+	CPU_EDP_TX1+	27	D1+A	VDD	12	
<8>	CPU_EDP_TX1-	CPU_EDP_TX1-	26	D1-A	VDD	16	
					VDD	20	
<8>	CPU_EDP_AUX	CPU_EDP_AUX	19	AUX+A	VDD	29	
<8>	CPU_EDP_AUX#	CPU_EDP_AUX#	18	AUX-A			
<8>	CPU_EDP_HPD		17	HPD_A			

<24>	VGA_EDP_TX0+	25	D0+B	D0+	1	EDP_TX0+_C	<34>
<24>	VGA_EDP_TX0-	24	D0-B	D0-	2	EDP_TX0-_C	<34>
<24>	VGA_EDP_TX1+	23	D1+B	D1+	4	EDP_TX1+_C	<34>
<24>	VGA_EDP_TX1-	22	D1-B	D1-	5	EDP_TX1-_C	<34>

<24>	VGA_EDP_AUX	15	AUX+B	AUX+	6	EDP_AUX_C	<34>
<24>	VGA_EDP_AUX#	14	AUX-B	AUX-	7	EDP_AUX#_C	<34>
<23>	VGA_EDP_HPD	13	HPD_B	HPD	8	EDP_HPD	<34>

			SEL	10	EDP_SEL	<15>
21	GND	OE#	11		
28	GND	AUX_SEL	32	EDP_AUX_SEL	<16>
33	GPAD				

OE#	SEL	AUX_SEL	FUNCTION
L	L	L	PORT A
L	L	H	PORT A-HS, PORT B-HPD/AUX
L	H	L	PORT B-HS, PORT A-HPD/AUX
L	H	H	PORT B
H	X	X	IC POWER DOWN

Size: Custom

Document Number: Y401 NM-A031

Rev: 1.0

Date: Wednesday, March 27, 2013

Sheet 38 of 69

LCFC

HDMI_CLK+_R L23 HDMI_CLK+_CON C1016 3.3P_0402_50V8C
HDMI_CLK-_R HDMI_CLK-_CON C1015 3.3P_0402_50V8C
WCM-2012-900T_4P

HDMI_TX0+_R L24 HDMI_TX0+_CON C1018 3.3P_0402_50V8C
HDMI_TX0-_R HDMI_TX0-_CON C1017 3.3P_0402_50V8C
WCM-2012-900T_4P

HDMI_TX1+_R L26 HDMI_TX1+_CON C1020 3.3P_0402_50V8C
HDMI_TX1-_R HDMI_TX1-_CON C1019 3.3P_0402_50V8C
WCM-2012-900T_4P

HDMI_TX2+_R L27 HDMI_TX2+_CON C1022 3.3P_0402_50V8C
HDMI_TX2-_R HDMI_TX2-_CON C1021 3.3P_0402_50V8C
WCM-2012-900T_4P

<37> VGA_HDMI_CLK VGA_HDMI_CLK
<37> VGA_HDMI_DATA VGA_HDMI_DATA

+5VS

C659 2200P_0402_50V7K
C562 0.1U_0402_16V4Z

U78
VIN
GND VOUT
APL3517AI-TRG_SOT23-3
SA00004ZB0J

<37> HDMI_CONN_HPD
20120829 VA1
Change net name for add HDMI MUX

+3VS
R862 1M_0402_5%
Q85 2N7002_SOT23
R1486 0_0402_5%
R885 20K_0402_5%

+5VS
D38 BAT54S-7-F_SOT23-3

+CRT_VCC_CON
+CRT_VCC_CON R1505 0_0402_5% +5VS_HDMI
C561 0.1U_0402_16V4Z

R320 499_0402_1%
HDMI_CLK+_CON
HDMI_CLK-_CON R321 499_0402_1%
HDMI_TX0+_CON R322 499_0402_1%
HDMI_TX0-_CON R323 499_0402_1%
HDMI_TX1+_CON R324 499_0402_1%
HDMI_TX1-_CON R325 499_0402_1%
HDMI_TX2+_CON R326 499_0402_1%
HDMI_TX2-_CON R327 499_0402_1%

R1499 0_0402_5%
for NV recommend

L67 BLM18PG181SN1D_0603
<23,37> DGPU_HDMI_HPD
R859 1K_0402_5% HDMI_DET_R
R864 100K_0402_5%
C59 220P_0402_25V8J
HDMI_DET

R860 2.2K_0402_5%
R861 2.2K_0402_5%

+3VS
Q114 2N7002H_1N_SOT23-3
R328 100K_0402_5%
C563 0.1U_0402_16V4Z
EMI request

JHDMI1
19 HP_DET
18 +5V
17 DDC/CEC_GND
16 SDA
15 SCL
14 Reserved
13 CEC
12 CK-
11 CK-_shield GND 20
10 CK+ GND 21
9 D0- GND 22
8 D0-_shield GND 23
7 D0+
6 D0_shield
5 D1-
4 D1-_shield
3 D1+
2 D2-
1 D2-_shield
D2+
TAITW_PDVBR0-19FLBS4NN4N0
ME@

VGA_HDMI_DATA
VGA_HDMI_CLK

<37> VGA_HDMI_CLK- R300 0_0402_5% HDMI_CLK-_R R866 0_0402_5% HDMI_CLK-_CON
<37> VGA_HDMI_CLK+ R301 0_0402_5% HDMI_CLK+_R R865 0_0402_5% HDMI_CLK+_CON
<37> VGA_HDMI_TX0- R302 0_0402_5% HDMI_TX0-_R R868 0_0402_5% HDMI_TX0-_CON
<37> VGA_HDMI_TX0+ R303 0_0402_5% HDMI_TX0+_R R867 0_0402_5% HDMI_TX0+_CON
<37> VGA_HDMI_TX1- R304 0_0402_5% HDMI_TX1-_R R870 0_0402_5% HDMI_TX1-_CON
<37> VGA_HDMI_TX1+ R305 0_0402_5% HDMI_TX1+_R R869 0_0402_5% HDMI_TX1+_CON
<37> VGA_HDMI_TX2- R306 0_0402_5% HDMI_TX2-_R R872 0_0402_5% HDMI_TX2-_CON
<37> VGA_HDMI_TX2+ R307 0_0402_5% HDMI_TX2+_R R871 0_0402_5% HDMI_TX2+_CON

Close to JHDMI1

D57
VGA_HDMI_CLK I/O2 I/O4 HDMI_DET
GND VDD
VGA_HDMI_DATA I/O1 I/O3 +5VS_HDMI
AZC099-04S.R7G_SOT23-6

D32
HDMI_TX0+_CON HDMI_TX0+_CON
HDMI_TX0-_CON HDMI_TX0-_CON
HDMI_CLK-_CON HDMI_CLK-_CON
HDMI_CLK+_CON HDMI_CLK+_CON
AZ1045-04F_DFN2510P10E-10-9

D33
HDMI_TX1-_CON HDMI_TX1-_CON
HDMI_TX1+_CON HDMI_TX1+_CON
HDMI_TX2+_CON HDMI_TX2+_CON
HDMI_TX2-_CON HDMI_TX2-_CON
AZ1045-04F_DFN2510P10E-10-9

HDMI+HDCP

Security Classification | LC Future Center Secret Data
Issued Date 2012/07/01 | Deciphered Date 2014/07/01
Title: HDMI_CONN
LCFC
Size Custom
Document Number Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013 Sheet 39 of 69

Mini-Express Card(WLAN/WiMAX)

9/18 JP1 Pin2,24,52 contact to +3VS_WLAN for AOAC function

+3VS_WLAN

For RF request

LPC_FRAME#_R R873 1 2 0_0402_5% LPC_FRAME# LPC_FRAME# <17,47>
LPC_AD3_R R874 1 2 0_0402_5% LPC_AD3 LPC_AD3 <17,47>
LPC_AD2_R R875 1 2 0_0402_5% LPC_AD2 LPC_AD2 <17,47>
LPC_AD1_R R876 1 2 0_0402_5% LPC_AD1 LPC_AD1 <17,47>
LPC_AD0_R R878 1 2 0_0402_5% LPC_AD0 LPC_AD0 <17,47>
PCI_RST#_R R879 1 2 0_0402_5% PLT_RST#
CLK_PCI_DB CLK_PCI_DB <16>

C57 0.047U_0402_16V4Z
+1.5VS R400 R_short 0_0603_5%
+1.5VS C564 0.1U_0402_16V4Z C565 0.1U_0402_16V4Z

COMBT@ R897 1 2 0_0402_5% BT_CTRL BT_CTRL_R
BT_CTRL <15,19,41>

R1620 1 2 0_0402_5%
LAN_WAKE# <41,47,55>
PCIE_WAKE#
PCIE_WAKE# <15,19,41>

WLAN_CLKREQ1#
BT_DISABLE# <16>
R1556 1K_0402_5%
CLK_PCIE_WLAN# <16>
CLK_PCIE_WLAN <16>
COMBT@

For isolate Intel Rainbow Peak and Compal debug card.

PCI_RST#_R
CLK_PCI_DB

PCIE_PRX_DTX_N5 <18>
PCIE_PRX_DTX_P5 <18>

PCIE_PTX_C_DRX_N5 <18>
PCIE_PTX_C_DRX_P5 <18>

+3VS_WLAN

For EMI
CLK_PCI_DB R125 10_0402_5%
C199 10P_0402_50V8J

EC_TX <47>
EC_RX <47>
EC_TX EC_RX
R887 100_0402_1%
R888 100_0402_1%
BT_DISABLE#

R889 100K_0402_5%
For EC to detect debug card insert.

PCH_BT_DISABLE# <19> R1557 0_0402_5% COMBT@
PCH_BT_ON# <19>
BT_CTRL

Q157A 2N7002DW_SOT363-6
Q157B 2N7002DW_SOT363-6
SUSP <10,55,61>

JWLN1
WAKE# 3.3V
NC GND
NC 1.5V
CLKREQ# NC
GND NC
REFCLK- NC
REFCLK+ NC
GND NC
NC GND
NC PERST#
PERn0 +3.3Vaux
PERp0 GND
GND +1.5V
PETn0 SMB_CLK
PETp0 SMB_DATA
GND GND
NC USB_D-
NC USB_D+
NC GND
NC GND
NC LED_WWAN#
NC LED_WLAN#
NC LED_WPAN#
NC +1.5V
NC +3.3V
GND GND
TAITW_PFPET0-AFGLBG1ZZ4N0
ME@

+1.5VS_WLAN
LPC_FRAME#_R
LPC_AD3_R
LPC_AD2_R
LPC_AD1_R
LPC_AD0_R

WL_OFF# R880 1 2 0_0402_5% PCH_WL_OFF# <14>
PLT_RST# PLT_RST# <14,23,32,41,47>
R881 0_0402_5% +3VALW
R882 0_0402_5% +3VS_WLAN
SMB_CLK_S3_R R883 0_0402_5% SMB_CLK_S3 <11,12,17,48>
SMB_DATA_S3_R R884 0_0402_5% SMB_DATA_S3 <11,12,17,48>
USB20_N10 <18>
USB20_P10 <18>

WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
★ BT_CRTL (GPIO22)	H	L
PCH_BT_ON#	L	H

+3VS J8 JUMP_43X79 +3VS_WLAN
+3VALW
Q104 AO3413_SOT23-3
C526 0.1U_0402_16V4Z AOAC@ C533 0.1U_0402_16V4Z
AOAC@ C1048 0.01U_0402_25V7K
AOAC_ON# <47> AOAC@ R436 100K_0402_5%
C1055 0.1U_0402_16V4Z

softstart (RC) will check on EVT PCB

9/18 Increase for Intel AOAC function

NGFF(SSD)

Plane

SSD Active:4.5W(1.5A)
+3VS J5 JUMP_43X79 +3VS_SSD
+3VS_SSD

0.1U_0402_16V4Z 10U_0805_10V6K
C566 C567 C568 C569
0.01U_0402_25V7K 10U_0805_10V6K

JSSD1
CONFIG_3 3.3VAUX1
GND1 3.3VAUX2
GND2 FULL_CARD_POWER_OFF#
USB_D+ W_DISABLE#1
USBD- LED#1/DAS/DSS#
GND3 NC
NC
NC
NC
CONFIG_0 GPIO_5
WAKE_ON_WWAN# GPIO_6
DPR GPIO_7
GND4 W_DISABLE#2
USB3.0-TX-(Device) UIM-RFU
USB3.0-TX+(Device) UIM-RESET
GND5 UIM-CLK
USB3.0-RX-(Device) UIM-DATA
USB3.0-RX+(Device) UIM-PWR
GND6 DEVSLP
PERN0/SATA-B+ GPIO_0
PERP0/SATA-B- GPIO_1
GND7 GPIO_2
PETN0/SATA-A- GPIO_3
PETP0/SATA-A+ GPIO_4
GND8 PERST#
REFCLKN CLKREQ#
REFCLKP PEWAKE#
GND9 NC1
ANTCTL0 NC2
ANTCTL1 COEX3
ANTCTL2 COEX2
ANTCTL3 COEX1
RESET# SIM_DETECT
CONFIG_1 SUSCLK
GND10 3.3VAUX3
GND11 3.3VAUX4
CONFIG_2 3.3VAUX5
PEG1 PEG2
TYCO_2199230-3
ME@

R906 0_0402_5%
R907 0_0402_5%

SATA_PRX_DTX_P0 <13>
SATA_PRX_DTX_N0 <13>
C574 0.01U_0402_16V7K SATA_PRX_C_DTX_P0
C575 0.01U_0402_16V7K SATA_PRX_C_DTX_N0
SATA_PTX_C_DRX_N0 <13> SATA_PTX_C_DRX_N0
SATA_PTX_C_DRX_P0 <13> SATA_PTX_C_DRX_P0

SATA_DET# <13> SATA_DET# R896 0_0402_5%
For SSD use:

+3VALW   +3VALW_LAN

J16
1   2
JUMP_43X79

QL1
LP2301ALT1G_SOT-23

CL34 0.1U_0402_16V4Z
CL35 0.01U_0402_25V7K

LAN_PWR_ON#   <47>
LAN_PWR_ON#
RL3 100K_0402_5%
CL39 0.1U_0402_16V4Z

Close together

+LX

+1.1_DVDDL   RL2 0_0603_5%   +LX_R   LL1   +LX
4.7UH +-20% PCAA041B-4R7M 1.1A
SH00000GT0J
SH00000JM0J

CL36 1000P_0402_50V7K
CL37 0.1U_0402_16V4Z
CL38 1U_0402_10V4Z

Note: Place Close to LAN chip
LL1 DCR< 0.15 ohm
Rate current > 1A

Close to Pin40

LL2 FBMA-L11160808601LMA10T_2P   LL3 FBMA-L11160808601LMA10T_2P
+1.1_AVDDL_L   +1.1_AVDDL   +1.1_DVDDL
CL40 0.1U_0402_16V4Z
CL41 1U_0402_6.3V4Z
CL42 4.7U_0603_6.3V6K

Place close to Pin34

Vendor recommand reserve the
PU resistor close LAN chip

RL4 4.7K_0402_5%
+3VALW_LAN
PLT_RST#   <4,23,32,40,47>
PLT_RST#

Place Close to Chip

UL1
Atheros
QCA8171

H --> Overclocking mode
L --> Not overclocking mode

<18> PCIE_PRX_DTX_N4   CL43 0.1U_0402_16V7K   PCIE_PRX_C_DTX_N4 29   TX_N
<18> PCIE_PRX_DTX_P4   CL44 0.1U_0402_16V7K   PCIE_PRX_C_DTX_P4 30   TX_P
<18> PCIE_PTX_C_DRX_N4   36   RX_N
<18> PCIE_PTX_C_DRX_P4   35   RX_P
<16> CLK_PCIE_LAN#   32   REFCLK_N
<16> CLK_PCIE_LAN   33   REFCLK_P
PLT_RST#   2   PERST#

<15,19,40> PCIE_WAKE#   RL6 0_0402_5%   PCIE_WAKE#_R 3   WAKE#
<40,47,55> LAN_WAKE#   RL7 0_0402_5%

+3VALW_LAN   RL16 4.7K_0402_5%
25 TESTMODE_0
26 TESTMODE_1
27 TESTMODE_2
28 NC

LAN_XTALO   7 XTLO
LAN_XTALI   8 XTLI
+3VALW_LAN RL17 4.7K_0402_5%
<16> CLKREQ_LAN#   4 CLKREQ#

38 LED_0 LAN_ACTIVITY#
39 LED_1 LAN_LINK#   LAN_ACTIVITY# <42>
23 LED_2 LAN_CLK_SEL   LAN_LINK# <42>
RL5 10K_0402_5%

12 TRXN0 LAN_MDI0-   LAN_MDI0- <42>
11 TRXP0 LAN_MDI0+   LAN_MDI0+ <42>
15 TRXN1 LAN_MDI1-   LAN_MDI1- <42>
14 TRXP1 LAN_MDI1+   LAN_MDI1+ <42>
18 TRXN2 LAN_MDI2-   LAN_MDI2- <42>
17 TRXP2 LAN_MDI2+   LAN_MDI2+ <42>
21 TRXN3 LAN_MDI3-   LAN_MDI3- <42>
20 TRXP3 LAN_MDI3+   LAN_MDI3+ <42>

RL5
NC = 25MHz
Pull-Down = 48MHz

10 RBIAS LAN_RBIAS   RL8 2.37K_0402_1%
Place Close to PIN10

1 VDD33 +3VALW_LAN

40 LX +LX   RL9 30K_0402_5%   Optional +3VS
Place Close to PIN1
+3VALW_LAN

5 DEBUGMODE   RL10 30K_0402_5%   +3VALW_LAN

24 PPS
37 DVDDL_REG +1.1_DVDDL

16 AVDD33 +AVDD3.3
22 AVDDH +2.7_AVDDH
9 AVDDH_REG

CL45 1000P_0402_50V7K
CL46 0.1U_0402_16V4Z
CL47 1U_0402_6.3V4Z
CL48 10U_0805_10V4Z
CL49 10U_0805_10V4Z

13 AVDDL +1.1_AVDDL
19 AVDDL +1.1_AVDDL
31 AVDDL +1.1_AVDDL
34 AVDDL +1.1_AVDDL_L
6 AVDDL_REG +1.1_AVDDL
41 GND

QCA8171-AL3A-R_QFN40_5X5

CL50 0.1U_0402_16V4Z   Near Pin13
CL51 0.1U_0402_16V4Z   Near Pin19
CL52 0.1U_0402_16V4Z   Near Pin31
CL53 0.1U_0402_16V4Z
CL54 1U_0402_6.3V4Z   Near Pin6

CL55 0.1U_0402_16V4Z
CL56 1U_0402_6.3V4Z   Near Pin9
CL57 0.1U_0402_16V4Z   Near Pin22

CL58 0.1U_0402_16V4Z
CL59 1U_0402_6.3V4Z   Near Pin37

+AVDD3.3   RL11 0_0603_5%   +3VALW_LAN
CL60 0.1U_0402_16V4Z
CL61 1U_0402_6.3V4Z
Place close to Pin16

UL1
SA00005MF00
QCA8172-AL3A-R_QFN40_5X5

LAN_XTALI
YL7
GND   GND
25MHZ_10PF_7V25000014
LAN_XTALO
CL62 15P_0402_50V8J
CL63 15P_0402_50V8J

QCA8171/72 Pin defination difference.

	Pin17	Pin18	Pin19	Pin20	Pin21
QCA8171	LAN_MDI2+	LAN_MDI2-	+1.1_AVDDL	LAN_MDI3+	LAN_MDI3-
QCA8172	NC	NC	NC	NC	NC

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	**LAN_QCA8171**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size: Custom
Document Number: **Y401 NM-A031**
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 41 of 69

LCFC

<41>   LAN_LINK#   LAN_LINK#
<41>   LAN_ACTIVITY#   LAN_ACTIVITY#

CL73   0.1U_0402_16V4Z
TL1
TCT1
TCT1   1:1   MCT1   24   MCT0
TD1+   MX1+   23   RJ45_MIDI0+
<41>   LAN_MDI0+   2
<41>   LAN_MDI0-   3   TD1-   MX1-   22   RJ45_MIDI0-
CL74   0.1U_0402_16V4Z
<41>   LAN_MDI1+   4   TCT2   MCT2   21   MCT1
5   TD2+   1:1   MX2+   20   RJ45_MIDI1+
<41>   LAN_MDI1-   6   TD2-   MX2-   19   RJ45_MIDI1-
CL75   0.1U_0402_16V4Z
<41>   LAN_MDI2+   7   TCT3   MCT3   18   MCT2
8   TD3+   1:1   MX3+   17   RJ45_MIDI2+
<41>   LAN_MDI2-   9   TD3-   MX3-   16   RJ45_MIDI2-
10   TCT4   MCT4   15   MCT3
<41>   LAN_MDI3+   11   TD4+   1:1   MX4+   14   RJ45_MIDI3+
<41>   LAN_MDI3-   12   TD4-   MX4-   13   RJ45_MIDI3-
350UH_NS892407

RL12   2   MCT0
R_short 0_0805_5%
RL18   2   MCT1
R_short 0_0805_5%
RL19   2   MCT2
R_short 0_0805_5%
RL20   1   2   MCT3
R_short 0_0805_5%

@   CL69   1   CL33   1
0.1U_0402_16V4Z   2   1U_0402_10V6K   2

CL69 reserved for EMI,   Place CL33 close to TL1
place close to TL1

TL1
JP/N
@   SP05000650J
350UH_NS892405

LAN_LINK#
+3VALW_LAN   RL13   1   2   220_0402_5%   10
@   CL64
470P_0402_50V7K

LAN_ACTIVITY#
+3VALW_LAN   RL14   1   2   220_0402_5%   12
@   CL65
470P_0402_50V7K

RL15   1
75_0402_1%
FL5   2   BS401N 1206
CL66   SURGE@_
10P_1206_2KV7K

JRJ45
Green LED-   9
Green LED+
RJ45_MIDI0+   1
RJ45_MIDI0-   2
RJ45_MIDI1+   3   PR1+
RJ45_MIDI2+   4   PR1-
RJ45_MIDI2-   5   PR2+
RJ45_MIDI1-   6   PR3+
RJ45_MIDI3+   7   PR3-
RJ45_MIDI3-   8   PR2-
PR4+
11   PR4-
Yellow LED-   G2   14
Yellow LED+   G1   13
SANTA_130456-111

ME@

placement

DL3   @
LAN_MDI0-   1   1   10   9
LAN_MDI0+   2   2   9   8   LAN_MDI1+
3   3   8   7   LAN_MDI1-
4   4   7   6
5   5   6
GND
11
TCLAMP3302N.TCT_SLP2626P10-10

DL4   @
LAN_MDI2-   1   1   10   9
LAN_MDI2+   2   2   9   8   LAN_MDI3+
3   3   8   7   LAN_MDI3-
4   4   7   6
5   5   6
GND
11
TCLAMP3302N.TCT_SLP2626P10-10

DL3, DL4 Reserve for Surge

Place Close to TL1
MCT3
MCT2
MCT1
MCT0
FL1   2   BS401N 1206
FL2   2   BS401N 1206
FL3   2   BS4200N-C-LV_SMB-F2
FL4   2   BS401N 1206
SURGE@_   SURGE@_   1   SURGE@_

FL1 ~ FL4 Reserve for Serge Line to GND
FL3 change to BS4200N for ESD request

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	LAN Transformer

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.

Size   Document Number   Rev
Custom   1.0
Y401 NM-A031

Date: Wednesday, March 27, 2013   Sheet   42   of   69

LCFC

Close U29

REMOTE1+

C449
2200P_0402_50V7K
REMOTE1-

REMOTE2+

C658
2200P_0402_50V7K
REMOTE2-

SMSC thermal sensor
placed near by VRAM

Remove +VDD netname

placement close GPU

+3VS

U29

	VDD	SMCLK	10	EC_SMB_CK2	EC_SMB_CK2	<17,23,32,34,36,47>
2	DP1	SMDATA	9	EC_SMB_DA2	EC_SMB_DA2	<17,23,32,34,36,47>
3	DN1	ALERT#	8			
4	DP2	THERM#	7			
5	DN2	GND	6			

REMOTE1+
REMOTE1-
REMOTE2+
REMOTE2-

C443
0.1U_0402_16V4Z

R624
2   1   +3VS
10K_0402_5%
@

EMC1403-2-AIZL-TR_MSOP10

FAN_PWM & TACH
for PWM FAN

Address 1001_101xb

internal pull up 1.2K to 1.5V
R for initial thermal
shutdown temp

Under VRAM

REMOTE1+

C982
100P_0402_50V8J

Q137
MMST3904-7-F_SOT323-3

REMOTE1-

Close to SSD side

REMOTE2+

C984
100P_0402_50V8J

Q138
MMST3904-7-F_SOT323-3

REMOTE2-

REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"

FAN1 Conn

+5VS

C986
10U_0805_10V6K

C49
0.1U_0402_10V7K

<47>   EC_FAN_SPEED
<47>   EC_FAN_PWM

JFAN1

1	
2	1
3	2
4	3
5	G5
6	G6

ACES_85205-04001
ME@

| Security Classification | LC Future Center Secret Data | | **Title** |
| Issued Date | 2012/07/01 | Deciphered Date | 2014/07/01 | *VGA Thermal sensor/FAN CONN* |

Size Custom   Document Number   *Y401 NM-A031*   Rev 1.0

Date: Wednesday, March 27, 2013   Sheet   43   of   69

LCFC

SATA HDD Conn.

SATA ODD Conn.

ODD Power Control

JHDD1 ME@

<13> SATA_PTX_C_DRX_P1	SATA_PTX_C_DRX_P1	1 GND
<13> SATA_PTX_C_DRX_N1	SATA_PTX_C_DRX_N1	2 A+
		3 A-
		4 GND
<13> SATA_PRX_DTX_N1 C627 1 2 0.01U_0402_16V7K	SATA_PRX_C_DTX_N1	5 B-
<13> SATA_PRX_DTX_P1 C628 1 2 0.01U_0402_16V7K	SATA_PRX_C_DTX_P1	6 B+
		7 GND

+5VS 1 @J12 2 +5VS_HDD
JUMP_43X79

8 VCC3.3
9 VCC3.3
10 VCC3.3
11 GND
12 GND
13 GND
14 VCC5
15 VCC5
16 VCC5
17 GND
18 RESERVED
19 GND
20 VCC12
21 VCC12
22 VCC12
23 GND
24 GND

SANTA_190302-1

+5VS

C631 1000P_0402_50V7K
C632 0.1U_0402_16V4Z
C633 1U_0603_10V4Z
C634 10U_0603_6.3V6M
C635 10U_0603_6.3V6M

JODD2 ME@

HDD_PWR_DET#
<13> SATA_PTX_C_DRX_P2 SATA_PTX_C_DRX_P2 1 GND
<13> SATA_PTX_C_DRX_N2 SATA_PTX_C_DRX_N2 2 A+
3 A-
4 GND
<13> SATA_PRX_DTX_N2 C629 1 2 0.01U_0402_16V7K SATA_PRX_C_DTX_N2 5 B-
<13> SATA_PRX_DTX_P2 C630 1 2 0.01U_0402_16V7K SATA_PRX_C_DTX_P2 6 B+
7 GND

<32,47> SLI_FAN_SPEED R1479 1 2 R_short 0_0402_5%
<19> ODD_DETECT# R1476 @ 0_0402_5% 8 DP
R710 1 @ 0_0402_5% 9
+5VS_ODD 10 +5V
11 +5V
12 MD
+3VS R921 1 10K_0402_5% ODD_DA# 13 GND
GND 15
GND 14

<14> ODD_DA#_R R1497 1 2 0_0402_5%
<32,47> SLI_FAN_PWM R1494 1 2 R_short 0_0402_5%

SANTA_202404-1

@ J6
1 2
JUMP_43X79

+5VALW +5VS
Q88 AO3413_SOT23-3
AO3413
VGS= -4.5V, Id=-3A, Rds<97m ohm
+5VS_ODD
+5VS_ODD

R923 100K_0402_5%
R1496 100K_0402_5%
C1049 0.1U_0402_16V4Z @
C638 0.01U_0402_16V7K @
C639 10U_0603_6.3V6M
C637 0.1U_0402_16V4Z
R1477 @ 470_0603_5%

R1110 100K_0402_5% ODD_EN#

C1057 0.01U_0402_16V7K

Q89
2N7002KW_SOT323-3
ODD_EN#
Q90
2N7002KW_SOT323-3 @

<19> ODD_EN

R1478 100K_0402_5%

HDD_PWR_DET# R1504 1 2 0_0402_5%

Title
HDD/ODD CONN
Size Custom
Document Number
Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 44 of 69
LCFC

ALC282 Configuation - example

4 external jacks: Line-in / Mic-in / Hp-out / SPDIF-OUT
Internal speaker
Internal Stereo DMIC

Place close to pin 1
Place close to Pin 26
For vendor request
Ext. MIC
Place close to pin 9
Place close to Pin 28
Place close to Pin 34/35/36
10 mils
place close to pin 13
P/N change to 0 ohm for B phase
10 mils
30 mils
10 mils
Place close to Pin 34/35/36
For EMI

UA1
ALC282-CG_MQFN48_6X6

PC Beep
EC Beep
PCH Beep

If AVDD2 is design to 1.5V, you will get better
power consumption.

Tied at one point only under
the codec or near the codec

DGND   AGND

Pin Assignment   Location   Function
SPEAKER-OUT (pin-43/44/45/46_Port D) Internal   Internal Speaker
Cap-Saving HP-OUT (pin-32/33_Port I) External   Headphone out
LINE1 (pin-21/22_Port C)   External   Line in
MIC1 (pin-19/20_Port B)   External   Mic in
MONO-OUT (pin-16)
MIC2 (pin-17/18_Port F)
DMIC1/2 (pin-2/3)

Security Classification	LC Future Center Secret Data		Title
NC Issued Date	2012/05/02	Deciphered Date 2012/5/02	**Audio Codec**
			Size C Document Number Y401 NM-A031 Rev 1.0
			Date: Wednesday, March 27, 2013 Sheet 45 of 69

B+

2 LA57 1
0_0603_5%
1A, W=40 mils

B+_PVDD

B+_PVDD   B+ = 19V

CA1
22U_1210_25V6K
CA1400
22U_1210_25V6K
CA3
22U_1210_25V6K

CA1371 10U_0805_25V6K
CA1372 10U_0805_25V6K
CA1373 10U_0805_25V6K
CA1374 10U_0805_25V6K
CA1375 10U_0805_25V6K
CA1376 10U_0805_25V6K

CA1401 1U_0603_25V6
CA1402 1U_0603_25V6

22uf*3, 10uf*8 for Damage issue
Stuff --> CA1, CA2, CA3, CA1374, CA1375 and CA1376

+5VS
CA1403
1U_0402_6.3V6K

B+_PVDD

UA3
4 VS
21 PVDD
22 PVDD

One channel analog input

<45> SPKOUT_L1   SPKOUT_L1 CA1404 2 1U_0402_6.3V6K 8 INL+
<45> SPKOUT_R1   SPKOUT_R1 CA1405 2 1U_0402_6.3V6K 12 INR+

CA1406 1U_0402_6.3V6K   9 INL-
CA1407 1U_0402_6.3V6K   11 INR-

+5VS
RA1664 0_0402_5% @
RA1666 R_short 0_0402_5%
20120830 VA1
MEM0 change to stuff

7 LIM_TH
RA1665 2 0_0402_5%   13 TEMPLOCK

+3VALW0   RA1667 0K_0402_5%   AMP OFF#   15 SHUTDOWN
Change BOM structure to @ for leakage

14 RELEASE
CA1408 1U_0402_6.3V6K

MAX98400BETGLFT_TQFN-EP24_4X4

2012-0429 --> Change C42~C47 Cap to X5R type for Vendor suggestion

G1 5 GAIN1
G2 6 GAIN2

2012-0418 --> W=40 mils

OUTL+ 3 SPKOUT_L1+ LA56 2 1 R_short 0_0603_5% SPK_L1
OUTL- 1 SPKOUT_L2- LA58 2 1 R_short 0_0603_5% SPK_L2
OUTL- 2
OUTR- 17 SPKOUT_R2- LA67 2 1 R_short 0_0603_5% SPK_R2
OUTR- 18
OUTR+ 16 SPKOUT_R1+ LA60 2 1 R_short 0_0603_5% SPK_R1

Add JUMP for layout route

GND 10
PGND 19
PGND 20
PGND 23
PGND 24
EP   25

GAIN SETTING

2012-0418 --> Add R892 for Gain setting

+5VS
RA166@ 1 2
0_0402_5%

GAIN1
GAIN2

RA1662 0_0402_5%
RA1663 0_0402_5%

GAIN1	GAIN2	GAIN SETTING (dB)
* GND	GND	9 (Default)
NC	GND	13
+5VS	GND	16.7
GND	NC	20.1
NC	NC	23.3
+5VS	NC	26.4

2012-0418 --> Set R890 BOM structure as Stuff

RA1668 @ 2 0_0402_5%

+3VS
CA1409 0.1U_0402_10V7K @

<47> EC_MUTE#   EC_MUTE# 1 IN1 5
<45> EAPD#   EAPD#   2 IN2 3   4   AMP OFF#
UA2
SN74AHC1G08DCKR_SC70-5

RA1669 1 2 0_0402_5%
@

2012-0510B -->
1. R958, --> "Stuff"
2. U74, C1064, R959 --> "@"

SPK_R1   @CA9   1 2 1000P_0402_50V7K~N
SPK_R2   @CA10 1 2 1000P_0402_50V7K~N
SPK_L1   @CA11 1 2 1000P_0402_50V7K~N
SPK_L2   @CA12 1 2 1000P_0402_50V7K~N

2009/11/02 Modify

DA1 @
AZ5125-02S.R7G_SOT23-3
DA2 @
AZ5125-02S.R7G_SOT23-3

Reserve for ESD request.

Speaker Conn.

JSPK1 ME@
SPK_L1 1 1
SPK_L2 2 2
SPK_R1 3 3
SPK_R2 4 4
        5 G5
        6 G6
ACES_85205-04001

Speaker 2.5W

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/05/02	Deciphered Date	2012/5/02	EC ITE8586LQFP

Size: C
Document Number: Y401 NM-A031
Rev: 1.0
Date: Wednesday, March 27, 2013
Sheet: 47 of 69

IT8586E/AX LQFP-128L
IT8586E-FX LQFP128 14X14

For ESD
For EMI
Close EC
All capacitors close to EC
minimum trace width 12 mil
For factory EC flash
For Deep S3
For charger
EMC Request
Int. K/B Matrix
LPC
PWM
ADC
DAC
PS2
EXTERNAL SERIAL FLASH
SPI Flash ROM
UART
SM Bus
GPIO
WAKE UP
Clock

14" INT_KBD Conn.

KSI[0..7]   KSI[0..7]   <47>
KSO[0..15]   KSO[0..15]   <47>

KSO2 C734 1 2 @100P_0402_50V8J
KSO15 C736 1 2 @100P_0402_50V8J
KSO6 C738 1 2 @100P_0402_50V8J
KSO8 C740 1 2 @100P_0402_50V8J
KSO13 C742 1 2 @100P_0402_50V8J
KSO12 C744 1 2 @100P_0402_50V8J
KSO11 C746 1 2 @100P_0402_50V8J
KSO10 C748 1 2 @100P_0402_50V8J
KSO3 C750 1 2 @100P_0402_50V8J
KSO4 C752 1 2 @100P_0402_50V8J
KSI0 C754 1 2 @100P_0402_50V8J
KSO0 C756 1 2 @100P_0402_50V8J

KSO1 C735 1 2 @100P_0402_50V8J
KSO7 C737 1 2 @100P_0402_50V8J
KSI2 C739 1 2 @100P_0402_50V8J
KSO5 C741 1 2 @100P_0402_50V8J
KSI3 C743 1 2 @100P_0402_50V8J
KSO14 C745 1 2 @100P_0402_50V8J
KSI7 C747 1 2 @100P_0402_50V8J
KSI6 C749 1 2 @100P_0402_50V8J
KSI5 C751 1 2 @100P_0402_50V8J
KSI4 C753 1 2 @100P_0402_50V8J
KSO9 C755 1 2 @100P_0402_50V8J
KSI1 C757 1 2 @100P_0402_50V8J

CONN PIN define need double check

JKB1
KSI1 1 1
KSI7 2 2
KSI6 3 3
KSO9 4 4
KSI4 5 5
KSI5 6 6
KSO0 7 7
KSI2 8 8
KSI3 9 9
KSO5 10 10
KSO1 11 11
KSI0 12 12
KSO2 13 13
KSO7 14 14
KSO4 15 15
KSO6 16 16
KSO3 17 17
KSO12 18 18
KSO13 19 19
KSO14 20 20
KSO11 21 21
KSO10 22 22
KSO15 23 23
24 24
25 G1
26 G2
ACES_85202-24051
ME@

KB Lighting CONN.4pin

+VCC_KB_LED

JKBL1
1 1
2 2
3 3
4 4
5 G1
6 G2
E&T_6906-Q04N-00R
ME@

C905 2.2U_0402_10V8K
C906 0.1U_0402_@

+5VS
AO3413
VGS= -4.5V, Id=-3A, Rds<97m ohm
Q121 AO3413_SOT23-3
KBL@
+VCC_KB_LED

R1229 10K_0402_5% KBL@
R1232 0_0402_5% KBL_DET
C908 0.1U_0402_16V4Z
C907 0.01U_0402_16V7K

Q163 2N7002KW_SOT323-3
<47> LED_KB_PWM
R1480 100K_0402_5% KBL@

+3VS
R1230 10K_0402_5% KBL_DET# KBL_DET# <54>
R1231 10K_0402_5% KBL_DET#

To TP/B Conn.

<11,12,17,40> SMB_DATA_S3 SMB_DATA_S3
<11,12,17,40> SMB_CLK_S3   SMB_CLK_S3
<47> TP_DATA TP_DATA
<47> TP_CLK   TP_CLK

JTP1 ME@
1
2
3
4
5
6
7 GND
8 GND
ACES_88514-00601-071

+3VS
C761 100P_0402_50V8J
C762 100P_0402_50V8J
C760 0.1U_0402_16V4Z

D58
+3VALW
I/O3 4   1 I/O1
5 VDD GND 2
6 I/O4 I/O2 3
AZC099-04S.R7G_SOT23-6
@
For ESD request

Lid Switch

+3VL R1002 R_short 0_0402_5% +VCC_LID R1003 100K_0402_5%
5711ACDL-M3T1S SOT-23
VDD 2
OUTPUT 3 LID_SW# <47>
GND
U37
C758 0.1U_0402_16V4Z
C759 10P_0402_50V8J

+3VL C573 0.1U_0402_16V4Z EMI request

< 4 in 1 Card Reader Connector >

1.2V Power Source Selection: (Optional)

Vendor recommend to reserve

AC Coupling close to pin1 and pin2 of Chip

Close to chip

All of cap. close to chip

For EMI

Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title: Card reader GL3213

Size: Custom
Document Number: Y401 NM-A031
Rev: 1.0

Date: Wednesday, March 27, 2013   Sheet 49 of 69

LEFT SIDE USB3.0 PORT X1

+5VALW +USB_VCCA

C767 0.1U_0402_16V4Z

U39
G547l2P81U_MSOP8

1	GND	VOUT	8
2	VIN	VOUT	7
3	VIN	VOUT	6
4	EN	FLG	5

<47,51> USB_ON# USB_ON# USB_OC1# USB_OC1# <18>

Low Active 2A

C904 @1000P_0402_50V7K

+USB_VCCA

C814 220U_6.3V_M
C816 470P_0402_50V7K
C570 0.1U_0402_16V4Z

EMI request

For EMI request

USB2.0 choke --> SM070001S0J

USB3.0 Choke --> SM070001S0J

JUSB1
SANTA_370300-1
ME@

1	VBUS	
2	D-	
3	D+	
4	GND_1	
5	SSRX-	
6	SSRX+	
7	SSTX-	GND_6	13
8	GND_2	GND_5	12
9	SSTX+	GND_4	11
		GND_3	10

<18> USB20_N2   USB20_N2   R1162 1 2 0_0402_5% USB20_N2_R
<18> USB20_P2   USB20_P2   R1163 1 2 0_0402_5% USB20_P2_R

<18> USB30_RX_N2 USB30_RX_N2 R1154 1 2 0_0402_5% USB30_RX_R_N2
<18> USB30_RX_P2 USB30_RX_P2 R1155 1 2 0_0402_5% USB30_RX_R_P2

<18> USB30_TX_N2 USB30_TX_N2 C300 1 2 0.1U_0402_10V6K USB30_TX_C_N2 R1156 1 2 0_0402_5% USB30_TX_R_N2
<18> USB30_TX_P2 USB30_TX_P2 C299 1 2 0.1U_0402_10V6K USB30_TX_C_P2 R1157 1 2 0_0402_5% USB30_TX_R_P2

L68
WCM-2012-900T_4P
USB30_RX_N2 2 1 USB30_RX_R_N2
USB30_RX_P2 3 4 USB30_RX_R_P2

L70
WCM-2012-900T_4P
USB30_TX_C_N2 2 1 USB30_TX_R_N2
USB30_TX_C_P2 3 4 USB30_TX_R_P2

L72
WCM-2012-900T_4P
USB20_N2 2 1 USB20_N2_R
USB20_P2 3 4 USB20_P2_R

For ESD request

D27
YSCLAMP0524P_SLP2510P8-10-9

USB30_RX_R_N2 9 0 1 USB30_RX_R_N2
USB30_RX_R_P2 8 9 2 USB30_RX_R_P2
USB30_TX_R_N2 7 7 4 USB30_TX_R_N2
USB30_TX_R_P2 6 6 5 USB30_TX_R_P2
3

D24
AZC099-04S.R7G_SOT23-6

USB20_N2_R 3 I/O2 I/O4 6
2 GND VDD 5 +5VALW
1 I/O1 I/O3 4 USB20_P2_R

Title: **USB 3.0 PORT (LEFT)**

Size: Custom
Document Number: **Y401 NM-A031**
Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 50 of 69

LCFC

Sleep & Charge
Right side USB Charger Port (USB_Port5, near JMIC1)

Genesys GL887

CHG_MOD2	CHG_MOD1	CHG_MOD0	Charge Mode
0	0	0	Charge Disable
0	1	0	CDP mode
0	1	1	DCP mode
1	0	0	Apple 1A mode
1	0	1	Apple 2A mode
1	1	0	Auto mode (DCP and Apple 1A)
1	1	1	Auto mode (DCP and Apple 2A)

Genesys GL887T

CHG_MOD2	CHG_MOD1	CHG_MOD0	Charge Mode
0	0	0	Power down mode
0	0	1	Auto 2A mode without wake up function
X	1	0	BC1.2 SDP mode
0	1	1	Auto 2A mode with wake up function
1	0	0	BC1.2 DCP mode
1	0	1	Apple 2A mode
1	1	1	BC1.2 CDP mode with Smart CDP

TI TPS2543

CHG_MOD2	CHG_MOD1	CHG_MOD0	ILIM_SEL2	MODE	
0	0	0	X	DCH	OUT held low /Data lines disconnected
1	1	1	1	CDP	Data connected and Load detect active
1	1	1	0	SDP2	Data connected
1	1	0	X	SDP1	Data connected
0	1	0	X	SDP1	Data connected
1	0	0	X	DCP_Short	Stay in DCP BC1.2 Charging mode
1	0	1	X	DCP_Divider	Stay in DCP Divider1 Charging mode
0	1	1	X	DCP_Auto	Data disconnected and Load detect active
0	0	1	X	DCP_Auto	Data disconnected and Load detect active

For TI charger

Mode	S0	S3
CHG_MOD	1	0

Close to U8 Pin 1
For charger

U8 887T@
GL887-OCGC_QFN16_3X3

P5V	1	VBUS_OUT	12
DP_UP	3	DP_DOWN	10
DM_UP	2	DM_DOWN	11
PSW_EN	5	BC_CON	9
CHG_MOD2	6	ALARM	13
CHG_MOD1	7
CHG_MOD0	8
NC2	4	GND	14
NC1	16	GND_PAD	17
NC0	15

U8
TPS2546RTER_QFN16_4X4
TI@

Close to U8

Q122 2N7002KW_SOT323-3
C1098 0.1U_0402_16V4Z

ILIM_SEL2 / ILIM_SEL1 / ILIM_SEL0
10K_0402_5% / 20K_0402_5%

USB Power (USB20_P9)

U69 G54712P81U_MSOP8
Low Active 2A

GND	1	VOUT	8
VIN	2	VOUT	7
VIN	3	VOUT	6
EN	4	FLG	5

USB_ON# <47,50>
USB_OC0# <18>
20120902 VA2
Change to OC0#

C988 0.1U_0402_16V4Z
C989 1000P_0402_50V7K

Touch panel

JTHP ME@
ACES_85205-06001
USB20_N8_THP / USB20_P8_THP
R1168 / R1169 0_0402_5%
L75 WCM-2012-900T_4P

AUDIO/B Conn.

JSB1 ME@
ACES_88514-02401-071

USB20_P1 / USB20_N1 <18>
USB20_P5_C / USB20_N5_C
EXT_MIC_L / EXT_MIC_R
MIC_JD / HP_OUTR / HP_OUTL / SPDIF_OUT / PLUG_IN <45>
GND1 / GND2

need change to 霧錫 material
COMPAL : SP010015W1J
Footprint : 88514-0240N-071

Ext. MIC

+MIC1_VREFO_L
Remove Diode (DA1, DA2)
RA1622 2.2K_0402_5%
RA1623 2.2K_0402_5%
RA1634 / RA1633 1K_0402_5%
MIC1_R / MIC1_L <45>
EXT_MIC_R / EXT_MIC_L

BATT CHARGE/LOW LED

White
LED2

Amber
<47> BATT_LOW_LED# BATT_LOW_LED# 2 R1012 1 3
470_0402_5%

White
<47> BATT_CHG_LED# BATT_CHG_LED# 2 R1014 1 2
470_0402_5%

1 +5VALW

LION LED SC500007F0J

12-22-S2ST3D-C30-2C_WHI-ORG

2012-0507 --> Add MOS solution onLED3, 2 to avoid the light blinked.

PWR LED HDD LED CapsLK LED

LION LED:SC500004Y0J

White

<47,53> PWR_LED# LED3 1 2 R1013 1 +5VALW
12-21SYGCS530-E1S155TR8_W 300_0402_5%

2012-0507 --> Change LED1 to T/P LED

HDD_LED#_R LED1 1 2 R1322 1 +5VS
12-21SYGCS530-E1S155TR8_W 300_0402_5%

<47> CAPS_LED# LED4 1 2 R1323 1 +5VS
12-21SYGCS530-E1S155TR8_W 300_0402_5%

LED3 LED2 LED1 LED4
POWER BATTERY T/P CapsLK

+5VS

C571 C572
0.1U_0402_16V4Z 0.1U_0402_16V4Z

EMI request

TouchPad_LED
<47> TP_LED# R1621 1 2 HDD_LED#_R
0_0402_5%
<13> HDD_LED# R1622 1 @ 2
0_0402_5%

BlueTooth DC

Screw Hole

CPU and GPU: H_3P8X 6   **MIN PCIE: H_3P3 X 1**

C: H_3P8X 3   **B: H_3P8X 3**   **E: H_3P3X 1**

H13 H10 H12   H11 H14 H15   H28
HOLEA HOLEA HOLEA HOLEA HOLEA HOLEA   HOLEA

CPU   **GPU**

ME: H_8P0 X 8; H_3P3X 1; H_4P0X3P0N X 2; H_2P0X 1

A: H_2P8X 8

H16 H22 H24 H25 H30 H31 H32 H33
HOLEA HOLEA HOLEA HOLEA HOLEA HOLEA HOLEA HOLEA

E: H_3P3X 1   H_4P0X3P0NX 3   H_2P0X 2

H29   H20 H21   H23
HOLEA   HOLEA HOLEA   HOLEA

PCB Fedical Mark PAD

FD1 FD2 FD3 FD4

Size: Custom Document Number Y401 NM-A031 Rev 1.0
Date: Wednesday, March 27, 2013 Sheet 52 of 69

LCFC

ON/OFF switch

Power Button TOP Side

Bottom Side

SW2@

SMT1-05_4P

J7

SHORT PADS @

ON/OFFBTN#

+3VALW +3VL

R1116
100K_0402_5%
NO51ON@

R1117
100K_0402_5%

For S3.5

R1531   0_0603_5%

D72   NO51ON@

DAN202UT106_SC70-3

ON/OFF   ON/OFF <47>
51_ON#   51_ON# <56>

<47,59>   EC_ON   EC_ON

R1523
10K_0402_5%

Q153
2N7002_SOT23-3

+3VALW   +3VL   **For S3.5**

NO51ON@   R1118
100K_0402_5%

R1119
100K_0402_5%

R1532   0_0603_5%

<47>   NOVO#   NOVO#
51_ON#   R19   1   2 0_0402_5%   NO51ON@

ON/OFF   R28   1   2 0_0402_5%

For S3.5

D56

DAN202UT106_SC70-3

NOVO_BTN#

**Power Button/B link
to Function/B Conn. 10pin**

+5VALW   JPWR1   ME@

NOVO_BTN#

<47,52>   PWR_LED#   ON/OFFBTN#

@
C551
100P_0402_50V8J

9/23 ESD Request

GND
GND
ACES_88514-00601-071

EMI REQUEST 1ST = SCA00000E00
2ST = SCA00000R00

Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	**ONOFF SW/ PWR-B CONN/ ISPD**

Size Custom   Document Number   **Y401 NM-A031**   Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 53 of 69

RXE1 @ 0_0603_5% +3VALW_R

EXIO_DATA EXIO_DATA
FB_CLAMP2 GC6@
<47> FB_CLAMP 0_0402_5% RXE3

<51,54> CHG_MOD CHG_MOD 2 RE46 1
0_0402_5%
<47> EXIO_CLK EXIO_CLK
<47> EXIO_CS EXIO_CS
<19,23,54> GC6_EVENT# GC6_EVENT# 2 GC6@ 1
RXE2 0_0402_5%
<47> WRST# WRST#

U80 @
VSS1 VSS2

2 GPIO_DATA VSTBY2 24
3 GPIO_CLK VSTBY1 13
4 CYCLE_START
5 RESET#

<23,27,54> FB_CLAMP 6 GPIO4 GPIO35 23 S_GC6_EN <27,32>
<19,23,54> GC6_EVENT# 7 GPIO5 GPIO33 21 S_GC6_EVENT# <32>
<19,27,62,63> DGPU_PWROK 8 GPIO7 GPIO31 22 S_DGPU_PWROK <16,32>
<14,23,55> DGPU_PWR_EN 9 GPIO9 GPIO29 20 S_DGPU_PWR_EN <19,32,55>
<14,23> DGPU_HOLD_RST# 10 GPIO11 GPIO27 19 S_DGPU_RST <16,32>
<14,27> DGPU_GC6_EN 11 GPIO13 GPIO26 18
<14,63> NVDD_PWR_EN 14 GPIO18 GPIO24 17 S_NVDD_PWR_EN <19,32>
<48> KBL_DET# KBL_DET# 15 GPIO20 GPIO22 16 CHG_MOD CHG_MOD <51,54>

GND For USB charge

IT8302FN
IT7230BFN-BX-0001_QFN24_4X4

GC6_EVENT# RXE141 2 0_0402_5% S_GC6_EVENT#
@

PAD T178 @

SLI_FB_Clamp
FB_clamp_req
GPU_PWR_GOOD
GPU_PWR_EN
PEX REST
DGPU_HOLD_RST#

Security Classification	LC Future Center Secret Data		Title	
Issued Date	2012/07/01	Deciphered Date	2014/07/01	EX IO

Size Custom
Document Number
Y501 NM-A031
Rev 1.0

Date: Wednesday, March 27, 2013 Sheet 54 of 69

LCFC

+5VALW to +5VS

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VGS=+-25V

+5VALW   U46   +5VS

C836
10U_0805_10V6K

For EMI apply   AP4800BGM-HF

C837
10U_0603_6.3V6M   C838
1U_0603_10V4Z

R1475
470_0603_5%   @

5VS_GATE_R   R1088
82K_0402_5%   5VS_GATE   R1085
150K_0402_5%   +VSB

C842
0.01U_0402_25V7K

R1484
820K_0402_5%   @   SUSP
Q99
2N7002KW_SOT323-3   Q101
2N7002KW_SOT323-3

+3VALW to +3VS

AP4800BGM
VGS=10V, ID=9A, Rds=18m ohm
VGS=+-25V

+3VALW   U47   +3VS

C839
10U_0805_10V6K

For EMI apply   AP4800BGM-HF

C840
10U_0603_6.3V6M   C841
1U_0603_10V4Z

R1474
470_0603_5%   @

3VS_GATE_R   R1089
R_short 0_0402_5%   3VS_GATE   R1086
470K_0402_5%   +VSB

C843
0.01U_0402_25V7K

R1483
820K_0402_5%   @   SUSP
Q100
2N7002KW_SOT323-3   Q102
2N7002KW_SOT323-3

+3VALW to +3V_PCH

+5VALW

R1120
100K_0402_5%   DS3@

PCH_PWR_EN#_R   R60   1   DS3@   2   PCH_PWR_EN#
100K_0402_5%   DS3@

<47,57>   PCH_PWR_EN   PCH_PWR_EN   R117   Q118
R_short 0_0402_5%   2N7002_SOT23

<15,47>   PM_SLP_SUS#   PM_SLP_SUS#   R1448   DS3@
0_0402_5%

R1121
100K_0402_5%   DS3@

<40,41,47>   LAN_WAKE#   LAN_WAKE#   R1453   PCH_PWR_EN#_R
0_0402_5%

For B phase test,通知power 修改57頁（反向）

+3VALW   J11 @   +3V_PCH

JUMP_43X79

Q148
AO3413_SOT23   Id=3.2A

C1065
0.1U_0402_16V4Z   C1066
0.01U_0402_25V7K

PCH_PWR_EN#_R

C39 @
0.1U_0402_16V4Z

+5VALW   +0.675VS

R1097
100K_0402_5%   R1094
22_0603_5%

<10,40,61>   SUSP   SUSP

<32,47,60,61,62>   SUSP#   SUSP#   SUSP
Q107A
2N7002KDWH_SOT363-6   Q107B
2N7002KDWH_SOT363-6

For Intel S3 Power Reduction.

+3VS to +3VS_VGA

+3VS   +3VS_VGA

Q145
AO3413_SOT23

+5VALW

R1449
47K_0402_5%   C1058
0.1U_0402_16V4Z   @   C1059
0.01U_0402_25V7K   R1450
470_0603_5%   @   C37
10U_0603_6.3V6M

DGPU_PWR_EN#   R1451
10K_0402_5%   C1011
0.1U_0402_10V7K   DGPU_PWR_EN#   Q149

<14,23,54>   DGPU_PWR_EN   R1452
R_short 0_0402_5%   Q146
2N7002KW_SOT323-3   2N7002KW_SOT323-3

R1454
100K_0402_5%

+3VS to +3VS_SLI

2012-0419 --> modify +3VS_SLI BOM structure to "SLI@"

+3VS   +3VS_SLI

Q147
AO3413_SOT23

+5VALW

R1502
47K_0402_5%   C1062
0.1U_0402_16V4Z   C1063
0.01U_0402_25V7K   R1500
470_0603_5%   @   C48
10U_0603_6.3V6M

<32>   S_DGPU_PWR_EN#   R1513
10K_0402_5%   C1012
0.1U_0402_10V7K   S_DGPU_PWR_EN#   Q151

<19,32,54>   S_DGPU_PWR_EN   R1503
R_short 0_0402_5%   Q150   2N7002KW_SOT323-3   2N7002KW_SOT323-3

R1501
100K_0402_5%

Title
DC V TO VS INTERFACE

Size Custom
Document Number
Y401 NM-A031   Rev 1.0

Date: Wednesday, March 27, 2013   Sheet   55   of   69

Schematic — Vin Detector

DC030006J00

VIN

PF101 12A_65V_451012MRL APDIN1
PL101 SMB3025500YA_2P
@4602-Q04C-09R 4P P2.5 JDCIN1
APDIN

PC101 1000P_0402_50V7K
PC102 100P_0402_50V8J
PC103 100P_0402_50V8J
PC104 1000P_0402_50V7K

B+ **B+_SLI**

PQ102 SLI@
AON7403L_DFN8-5
PC110 0.1U_0603_25V7K SLI@

PR110 200K_0402_1% SLI@
PC109 0.22U_0603_25V7K SLI@
PR113 47K_0402_1% SLI@

<32> SLI_B+_ON#

+5VS to +5VS_SLI

+5VS JUMP_43X79 PJ102 +5VS_SLI
@
PQ103 AO6409L_TSOP6 SLI@
PR111 200K_0402_1% SLI@
PC111 0.1U_0402_16V4Z
PC112 0.01U_0402_16V7K SLI@
PC113 10U_0603_6.3V6M SLI@
PR112 SLI@ 47K_0402_1%

<32> SLI_5V_ON#

VIN

PD101 LL4148_LL34-2
51ON-1
PR101 @ 68_1206_5%
PR102 @ 68_1206_5%

BATT+

PD102 LL4148_LL34-2
PJ101 @JUMP_43X39
PQ101 @ TP0610K-T1-E3_SOT23-3
PR103 @ 200_0402_1%
51ON-2
PC106 0.1U_0603_25V7K
VS

PR104 @ 100K_0402_1%
PC105 @ 0.22U_0603_25V7K
51ON-3

+3VLP

PR105 @ 22K_0402_1%
<53> 51_ON#

PR108 0_0402_5%

+CHGRTC
PU101 @ APL5156-33DI-TRL_SOT89-3
3.3V
VOUT VIN
GND CHGRTCIN
PR109 @ 200_0603_5%

PC107 10U_0603_6.3V6M @
PC108 1U_0805_25V6K @

RTC Battery

JRTC1
PR106 560_0603_5%
PR107 560_0603_5%
PD103 RB751V-40_SOD323-2 +RTCBATT
PD104 RB751V-40_SOD323-2 +CHGRTC
@MAXEL_ML1220T10

VMB2

JBATT1
1
2
3 EC_SMCA
4 EC_SMDA
5
6
7
8
GND
9
GND
TYCO_1775789-1
@

PF201
12A_65V_451012MRL

VMB

PL201
SMB3025500YA_2P

BATT+

PC201
1000P_0402_50V7K

PC202
0.01U_0402_25V7K

PR201
100_0402_1%
PR202
100_0402_1%

EC_SMB_CK1 < 34,47,51,59>

EC_SMB_DA1 < 34,47,51,59>

PR203
6.49K_0402_1%
+3VALW

PR204
10K_0402_5%
BATT_TEMP <47>

+3VALW

PR227
100K_0402_5%
AD_ID <47>

PR228
47W@ 100K_0402_5%

3V--- 90W
1.5V--- 120W
0V--- 170W

PH1 under CPU botten side :
CPU thermal protection at 92+-3 degree C
Recovery at 56 +-3 degree C

For KB930 --> Keep PU1 circuit
(Vth = 0.825V)
For KB9012 (Red square) --> Remove PU201 circuit, but keep PR206
PH201, PR205,PR211,PQ201,PR208,PR212

VL

+3VLP

PC207
0.1U_0603_25V7K

+3VS

PR222
4.42K:90W
9.1K:120W
16.5K:170W

<47,59> ADP_I

PR222
4.42K_0402_1%

NTC_V_1

PR225
13.7K_0402_1%

PR226
21.5K_0402_1%

PU201
VCC TMSNS1 8
GND RHYST1 7   OTP_N_002
OT1 TMSNS2 6   TURBO_V_1
OT2 RHYST2 5   ADP_OCP_2_1
G718TM1U_SOT23-8

PR218
100K_0402_1%

<6,47> H_PROCHOT#

PQ201 @
2N7002KW_SOT323-3
ADP_OCP_1

PR224
10K_0402_1%
@

PR230
0_0402_5%

PH201
100K_0402_1%_NCP15WF104F03RC

PR219 @
0_0402_5%
OTP_N_003

<47> PROCHOT#

PR220
0_0402_5%

MAINPWON   <47,60>

PR221
57.6K:90W
82.5K:120W
76.8K:170W

PR221
57.6K_0402_1%

PR231
0_0402_5%
<TURBO_V>

PR223
10K_0402_1%

NTC_V
<47>

P2

+3VALW

+3VALW

VMB2

PR205
255K_0402_1%

PR229
10K_0402_1%

PR206
150K_0402_1%

PC203
0.01U_0402_25V7K

PR209
10M_0402_5%

PR210
100K_0402_1%

PR211
100K_0402_1%

PQ203
2N7002KW_SOT323-3
BATT_OUT <59>

PU202A
AS393MTR-E1 SO 8P OP

PR207
10K_0402_1%
CHGRTC

+3VALW

PR212
100K_0402_1%

PR213
10K_0402_1%

PQ205
2N7002KW_SOT323-3

<47> BATT_LEN#

+3VL

@PR214
200K_0402_1%

@PR215
0_0402_5%

PR233
1K_0402_1%

<60> SPOK

PR232
0_0402_5%

PC204
1U_0402_6.3V6K

<47,56> PCH_PWR_EN

PQ204
2N7002KW_SOT323-3

PQ202
TP0610K-T1-E3_SOT23-3

B+

PR217
100K_0402_1%

PC205
0.22U_0603_25V7K

+VSBP

PC206
0.1U_0603_25V7K

PR216
22K_0402_1%

PJ201
@JUMP_43X39

+VSBP
+VSB

Title
BATTERY CONN/OTP

Size
Custom

Document Number
Y410 NM-A031

Rev
1.0

Date: Wednesday, March 27, 2013   Sheet   57   of   69

Charge Option() bit[8]=1

For disable pre-charge circuit.

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date 2014/07/01	CHARGER

Size Custom

Document Number

Y410 NM-A031

Rev 1.0

Date: Wednesday, March 27, 2013 Sheet 58 of 69

3VALWP
Imax=7.5A
OCP current 8.6A~13.92A
          TYP   MAX
H/S Rds(on): 22mohm , 30mohm
L/S Rds(on):10.8mohm ,13.6mohm

5VALWP
Imax=10A
OCP current 11.5~19.5A
          TYP   MAX
H/S Rds(on):22mohm , 30mohm
L/S Rds(on):10.8mohm , 13.6mohm

Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	3VALWP/5VALWP

Size Custom
Document Number
Y410 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet 59 of 69

Size Custom   Document Number

Y410 NM-A031

Rev 1.0

Date: Wednesday, March 27, 2013   Sheet   60   of   69

LCFC

<27> FBVDDQ_PWR_EN

PD502
RB751V-40_SOD323-2

PR533
0_0402_5%

PR524
0_0402_5%

<32,47,57,61,62,63> SUSP#

PR523
1M_0402_1%

PC530 @
.1U_0402_16V7K

PU502
1 PGOOD VBST 10
2 TRIP DRVH 9
3 EN SW 8
4 VFB V5IN 7
5 RF DRVL 6
TP 11
TPS51212DSCR_SON10_3X3

PR526
75K_0402_1%

PR527
470K_0402_1%

PR529
2.2_0603_5%

PC529
0.22U_0603_16V7K

2BST_1.5VSP_VGA1i

PC542
1U_0603_10V6K

+5VALW

PQ505
MDV1525URH_PDFN33-8-5

PQ504
AON6504_POWERDFN56-8-5

PR521
4.7_1206_5%
ISNUB_1.5V2 @

PC526
680P_0603_50V7K

PL503
1UH_PCMB063T-1R0MS_12A_20%

PC528 10U_0805_25V6K
PC536 10U_0805_25V6K
PC537 0.1U_0402_25V6
PC538 2200P_0402_50V7K
PC539 470P_0603_50V7K

PJ503
JUMP_43X118
B+

PC56
220U_B2_6.3V_R15M

PC58
0.1U_0402_10V7K

+1.5VSP_VGA

PR525
0_0402_5%
VDDQ_SENSE <25>

PR518
11.5K_0402_1%

PR517
10K_0402_1%

+1.5VSP_VGA

PJ504
JUMP_43X118
+1.5VS_VGA

+3VL

PR537 @
100K_0402_5%

SUSP#_PWR
<60,62> SUSP#_PWR

<34> SUSP

PQ503 @
2N7002KW_SOT323-3

@ PR538
0_0402_5%

<60,61,62> SUSP#_PWR

PR535
0_0402_5%

<32,47,56,61,62,63> SUSP#

EN_1.5VSP

PC545
.1U_0603_25V7K

PR520
20K_0402_1%

PR536
0_0402_5%

+5VS

PR534
0_0402_5%

PC549
1U_0402_6.3V6K

+5VS

PU503
5 VIN
4 VOUT
3 VOUT
2 FB
9 VIN
POK VCNTL
EN
GND
8 EN
1
APL5912-KAC-TRL_SO8

+3VALW

PJ506
JUMP_43X79

PC546
4.7U_0805_6.3V6K

PR522
39.2K_0402_1%

PC547
22U_0805_6.3V6M

+1.5VSP

PC548
0.01U_0402_25V7K

PR539
44.2K_0402_1%

PJ505
JUMP_43X79

+1.5VSP

+1.5VS

VFB=0.8V
Vo=VFB*(1+PR522/PR539)

Security Classification	LC Future Center Secret Data			Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01	+1.5VS_VGA/+1.5VS

Size Custom Document Number

Y410 NM-A031

Rev 1.0

Date: Wednesday, March 27, 2013   Sheet 61 of 69

+3VS

PR703
10K_0402_5%

PR715
0_0402_5%

PC702
22U_0805_6.3V6M

PJ702
@JUMP_43X118

PC717
22U_0805_6.3V6M

PC720
.1U_0402_16V7K

PU701

PL701
S COIL 1UH +-20% VMPI0703AR-1R0M-Z01 11A

+5VALW 1   2

PC719
.1U_0402_16V7K

SUSP#
<32,47,56,61,62,63>

@ PR701
0_0402_5%

@ PR717
0_0402_5%

PR718
0_0402_5%

<60,61> SUSP#_PWR

<47> SUS_VCCP

PR702 @
47K_0402_5%

PC701
.1U_0402_16V7K

PR716
10_0402_5%

PC718
1U_0402_16V6K

PC703
.1U_0402_16V7K

10 PVIN   PG   LX 2
9   PVIN   LX 3
8   SVIN
5   EN   TP   FB 6
11   SS   LX
    SY8036LDBC_DFN10_3X3

PR704
4.7_1206_5%

PC704
680P_0603_50V7K

PC705
22U_0805_6.3V6M

PC706
22U_0805_6.3V6M

PC707
22U_0805_6.3V6M

PC708
22U_0805_6.3V6M

PC721
.1U_0402_16V7K

+1.05VS_VCCPP

+1.05VS_VCCPP

PJ701
@ JUMP_43X118   +1.05VS

PR706
75K_0402_1%

PR705
100K_0402_1%

PC709
22P_0402_50V8J

VFB=0.6V
Vo=VFB*(1+PR706/PR705)

+3VS

PR713
10K_0402_5%

PR714
0_0402_5%

PJ703
JUMP_43X39

+3VALW 2   1

1.05VMP_VIN

PU702
4 IN   LX 3
5 PG   GND 2
6 FB   EN 1
   SY8032ABC_SOT23-6
   FB=0.6Volt

1.05VMP_LX

PL702
1UH_PH041H-1R0MS_3.8A_20%

+1.05VSP_VGA

PC716
22U_0805_6.3VAM

PC710
22U_0805_6.3VAM

PR707
4.7_0603_5%

PR708
75K_0402_1%

PC711
68P_0402_50V8J

PC712
680P_0603_50V7K

PC713
22U_0805_6.3VAM

PC714
22U_0805_6.3VAM

+1.05VSP_VGA

PJ704
@JUMP_43X79   +1.05VS_VGA

PD701
RB751V-40_SOD323-2

PR709
0_0402_5%

<19,27,55,64> DGPU_PWROK

EN_1.05VMP

PR710
1M_0402_5%

PC715 @
0.1U_0402_10V7K

1.05VMP_FB

PR711
100K_0402_1%

PR712
0_0402_5% @

<32,47,56,61,62,63> SUSP#

+VGA_CORE Under VGA Core   **GB4-128 package**

+VGA_CORE Near VGA Core

PR805 = 45.3K ==>Fsw = 450KHz

Thermistor near MOSFET
trigger point 97 degree C.

N14P-GT 35W   N14P-GS 25W
Ipeak=50A   Ipeak=36A
Imax=35A   Imax=25A
Iocp=64.8A   Iocp=64.8A
Fsw=450KHz   Fsw=450KHz
bulk cap 330uF 9m *5   bulk cap 330uF 9m *3

PU801
NCP81172MNTWG_QFN24_4X4

PQ801 FDMS7698
PQ802 FDMC0310AS
PQ806 FDMC0310AS
PQ803 FDMS7698
PQ804 FDMC0310AS
PQ807 FDMC0310AS

Security Classification	LC Future Center Secret Data		Title
Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title: VGA_CORE
Document Number: Y410 NM-A031
Rev 1.0
Size: Custom
Date: Wednesday, March 27, 2013   Sheet 63 of 69

This is a schematic diagram page (CPU_CORE).

PR903 121K +-1% 0603 SWN3
PR904 47W@ 121K +-1% 0603 SWN2
PR905 121K +-1% 0603 SWN1
NA for 37W

PR902 165K_0402_1%
PC901 1000P_0402_50V7K
PC902 680P_0402_50V7K

PH901 220K_0402_5% ERTJ0EV224J
PR901 75K_0402_1%

Place close to phase 1 inductir

CSREF / CSP3
PC904 0.047U_0402_16V7K
PR907 @ 20K_0402_1%
PR910 5.76K_0402_1% SWN3 <66>

CSREF / CSP2
47W@ PC305 0.047U_0402_16V7K
PR908 @ 20K_0402_1%
PR911 5.76K_0402_1% SWN2 <66> 47W@
NA for 37W

CSREF / CSP1
PC306 0.047U_0402_16V7K
PR909 @ 20K_0402_1%
PR913 5.76K_0402_1% SWN1 <66>

PC903 1000P_0402_50V7K
CSREF <66>

CSP3
CSP2
CSP1

DRON <66>

PR906 43K_0402_1% 37W@
PR906 66.5K_0402_1% 47W@
37W=43K 47W=66.5K
81103_PWM <66>

CPU_B+

PR919 10K_0402_1% 37W@
PR918 1K_0402_1%
PR917 10K_0402_1% 37W@
PR952 0_0402_5%

CSCOMP
37W=10K 47W=15.4K
PR917 15.4K_0402_1% 47W@

IMVP_IMON <47>

+5VALW
PR914 37W@ 0_0402_5%
CSP2 Mount for 37W

PC914 390P_0402_50V7K
PC913 10P_0402_50V8J
PC912 0.01U_0402_25V7K
PR912 24.3K_0402_1%
PC911 470P_0402_50V8J
37W=10K 47W=7.5K
PR920 49.9_0402_1%
PR921 1K_0402_1%
PR919 7.5K_0402_1% 47W@

PU901 NCP81103MNTWG_QFN36_5X5
PR915 2.2_0603_5%
PC907 0.22U_0402_10V6K
PC908 2.2U_0603_10V7K
PR951 0_0402_5%

27 CSCOMP
26 CSSUM
25 CSREF
24 CSP3
23 CSP2
22 CSP1
21 DRON
20 PWM2/IMAX
19 BST3

28 ILIM
29 IOUT
30 VRMP
31 COMP
32 FB
33 DIFFOUT
34 VSN
35 VSP
36 VCC
37 GND

18 HG3 <66>
17 SW3 <66>
16 LG3 <66>
15 PVCC
14 PGND
13 LG1 <66>
12 LG1
11 SW1 <66>
10 HG1 <66>

SW3 <66>
+5VALW

PR916 2.2_0603_5%
PC909 0.22U_0402_10V6K

1 EN
2 VRHOT#
3 SDIO
4 ALRT#
5 SCLK
6 VR_RDY
7 ROSC
8 TSENSE
9 INT_SEL

VSN_1 VSN_2
PR922 0_0402_5%
PR924 1K_0402_5%
PC915 1000P_0402_50V7K
PC916 2200P_0402_50V7K
PR923 0_0402_5%
VSP
<9> VSSSENSE
<9> VCCSENSE

+5VALW
PR925 2_0603_5%
PC917 2.2U_0603_10V7K

VR_ON <47>
VR_HOT# <47>
PR926 0_0402_5%
PR927 0_0402_5%

PR928 45.3K_0402_1%
PC910 .1U_0402_16V7K

VR_SVID_DAT
VR_SVID_ALRT#
VR_SVID_CLK_1
VR_RDY
TSENSE

PR929 34.8K_0402_1%

TSENSE
PR938 13K_0402_1%
PH902 100K_0402_5%_TSM0B104F4251RZ
Place close to phase 2 MOSFET

+VCCIO_OUT
PR934 130_0402_1%
PR933 75_0402_1%
PR932 54.9_0402_1%
PC918 .1U_0402_16V7K

<9> VR_SVID_DAT
PR935 0_0402_5% VR_SVID_DAT_1
<9> VR_SVID_ALRT#
PR936 0_0402_5% VR_SVID_ALRT#_1
<9> VR_SVID_CLK
PR937 0_0402_5% VR_SVID_CLK_1

PR931 0_0402_5%
PR930 1.91K +-1% 0402
+3VS
<6,15> +GATE

Title
CPU_CORE
Size Custom
Document Number
Y410 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013   Sheet   64   of   69
LCFC

CPU_CORE

Mount for 47W

Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title
CPU_CORE

Size | Document Number
Y410 NM-A031
Rev 1.0

Date: | Wednesday, March 27, 2013 | Sheet 65 of 69

Based on PDDG rev 0.7 Table 5-1.

+VCC_CORE

+VCC_CORE

PC1001 10U_0805_6.3VAM
PC1002 10U_0805_6.3VAM
PC1003 10U_0805_6.3VAM
PC1004 10U_0805_6.3VAM
PC1005 10U_0805_6.3VAM

PC1011 10U_0805_6.3VAM
PC1010 10U_0805_6.3VAM
PC1009 10U_0805_6.3VAM
PC1008 10U_0805_6.3VAM
PC1007 10U_0805_6.3VAM
PC1006 10U_0805_6.3VAM

+VCC_CORE

PC1016 22U_0805_6.3VAM
PC1015 22U_0805_6.3VAM
PC1014 22U_0805_6.3VAM
PC1013 22U_0805_6.3VAM
PC1012 22U_0805_6.3VAM

PC1017 22U_0805_6.3VAM
PC1018 22U_0805_6.3VAM
PC1019 22U_0805_6.3VAM
PC1020 22U_0805_6.3VAM
PC1021 22U_0805_6.3VAM

PC1026 22U_0805_6.3VAM
PC1025 22U_0805_6.3VAM
PC1024 22U_0805_6.3VAM
PC1023 22U_0805_6.3VAM
PC1022 22U_0805_6.3VAM

PC1027 22U_0805_6.3VAM
PC1028 22U_0805_6.3VAM
PC1029 22U_0805_6.3VAM
PC1036 22U_0805_6.3VAM

+VCC_CORE

PC1030 470U_D2_2VM_R4.5M~D
PC1031 470U_D2_2VM_R4.5M~D
PC1032 470U_D2_2VM_R4.5M~D
PC1033 470U_D2_2VM_R4.5M~D

PC1034 470U_D2_2VM_R4.5M~D
PC1035 470U_D2_2VM_R4.5M~D

Security Classification	LC Future Center Secret Data		
Issued Date	2012/07/01	Deciphered Date	2014/07/01

Title
PROCESSOR DECOUPLING

Size Custom

Document Number
Y410 NM-A031

Rev 0.1

Date: Wednesday, March 20, 2013   Sheet   66   of   69

LCFC

AC MODE — VIN — A1

BATT MODE — BATT — B1

PU301 — B+ — A2 / B2

BATT+

PU401 — A3 B5 — +3VALW

VS — B4

PQ101

51ON# — B3

EC_ON — A5 B7

ON/OFFBTN# / ON/OFF — A4 B6

EC

A5 → 2
B7 → 2

PCH_PWR_EN# — 2-A

Q148,+3VALW_PCH
Q149,+5VALW_PCH

+3VALW_PCH
+5VALW_PCH — 3

PCH_DPWROK_R — 2

PCH_RSMRST# — 4

PBTN_OUT# — 5

PM_SLP_S3#
PM_SLP_S4#
PM_SLP_S5#
PM_SLP_A# — 6

PCH

SYS_PWROK

PM_DRAM_PWRGD_CPU — 10-A

H_CPUPWRGD — 14

PLT_RST# — 15

CPU

SYSON — 7

PU501
+1.35V, +0.675VS

DGPU_PWR_EN (GPU)
NVDD_PWR_EN (PCH) — 8-A (DIS)

Q145, Q147
+3VS_VGA
+3VS_SLI

SUSP#,SUSP — 8

U46
+5VS

U3
+1.35V_CPU_VDDQ

U47
+3VS

PU503
+1.5VS

PU701
+1.05VS

PU502, PU702
+1.5VS_VGA
+1.05VS_VGA

8-B (DIS)

DGPU_PWROK (PWR IC)

PU801
+VGA_CORE

SUSP#,SUSP

PU701
+1.05VS_VCCP
+1.05VS

VDDQ_PWRGOOD — 9

VGATE — 11

VR_ON — 10

PU901
+VCC_CORE

Title: Power Sequence

Document Number: Y401 NM-A031
Rev 1.0
Date: Wednesday, March 27, 2013
Sheet 67 of 70

LCFC

HW PIR (Product Improve Record)

QIQY5 LA-8691P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.2
GERBER-OUT DATE: 2012/03/09

NO	DATE	PAGE	MODIFICATION LIST	PURPOSE
01)	03/14	10	R64	Change R64 BOM structure from "@" to "DS3@"	For Deep S3 Function

Size: Custom
Document Number: Y490-LA8691P
Rev: 1.0

Date: Wednesday, March 27, 2013   Sheet 68 of 70

LCFC

Item	Reason for change	PG#	Modify List	Date	Phase
1		51		201109/27	B test
2				201109/27	B test
3		51		201109/27	B test
4		53		201109/27	B test
5		56		201109/27	B test
6		56		201109/27	B test
7		57		201109/27	B test
8		55/58		201109/27	B test
9		59		201109/27	B test
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification		Compal Secret Data			**Compal Electronics, Inc.**
Issued Date	2011/06/30	Deciphered Date	2012/12/31	Title	

Title: PIR (PWR)

Size: Custom
Document Number: Y490-LA8691P
Rev: 1.0

Date: Wednesday, March 27, 2013 | Sheet 69 of 70