


02/20 DEL for Pre-ES1

CPU_CLK select(CLK)

02/20 DEL for Pre-ES1


	0	1
CPU_SEL	CPU0/1=133MHz (default)	CPU0/1=100MHz



Quanta Computer Inc.



PROJECT : KL8A

Size	Document Number	Rev
	CLKGEN N.A	1A
Date:	Monday, January 03, 2011	Sheet 3 of 53



Sandy Bridge Processor (DDR3)

05



Sandy Bridge Processor (POWER)


CPU Core Power
SNB 45W:55A
22uF x 32
22uF x 3 (Non-stuff)

POWER




CPU VGT
SNB 45W:22A
22uF x 12
22uF x 4 (Reserved)

POWER





Layout note: need routing together and ALERT need between CLK and DATA








U11C




Deep sleep option	Support	Not support
SUS_PWR_ACK	To PCH SUSACK# (Pop R597)	EC or NC (Non-pop R597)
DPWROK	DSWPWRGD (Pop Q54, R663, Q55, R677)	RSMRST (Pop R639)
SLP_SUS	EC	NC

System PWR_OK(CLG)



On Die DSW VR Enable
High = Enable (Default)
Low = Disable


DPWROK FOR DSW





Quanta Computer Inc.
PROJECT : KL8A

Size	Document Number	Rev
	Cougar Point 1/6	1A
Date:	Monday, January 03, 2011	Sheet 8 of 53

20mils




CH JTAG Debug (CLG)




PCH Strap Table

09

Cougar Point-M (PCI-E,SMBUS,CLK)




PEG CLK detect



Cougar Point (GPIO,VSS_NCTF,RSVD)

GPIO Pull-up/Pull-down(CLG)







Board ID	ID2 GPIO71	ID1 GPIO68	ID0 GPIO6
KL7	0	0	0
KL8	0	1	0
KL9	1	0	0
KL8A	0	1	1
KL9A	1	0	1

EC-B-16


+3V

Pinout diagram for KL8A board showing connections for ID0, ID1, ID2, and SYSTEM_ID. The diagram shows a 10KJ resistor network connected to a +3V supply. The connections are:

- ID0 (R109, R484, R110) to BOARD ID0 (R88, R475, R89)
- ID1 (R503, R479) to BOARD ID1 (R487, R480)
- ID2 (R143) to BOARD ID2 (R145)
- SYSTEM_ID (R143) to SYSTEM_ID (R145)




MFG-TEST







Quanta Computer Inc.
PROJECT : KL8A


Size	Document Number	Rev
	Cougar Point 6/6	1A
Date:	Monday, January 03, 2011	Sheet 11 of 53





3/16 Connected to GND
DG rev0.9



Cougar Point-M (POWER)






IBEX PEAK-M (GND)




DDR_RVS (DDR)

13



	STD 4H	STD 8H
FOX		
LTK	DGKM4000004	DGKM4000097
SUY		
MLX	DGKM4000011	DGKM4000080
Standard 8H type:DDR-C-2013310-204p-1		



14












Table : VDDC_OPT VID

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	VDDC
1	1	1.15V
1	0	1.00V
0	1	1.1V
0	0	0.9V






<p>AMD RESERVED CONFIGURATION STRAPS</p> <p>ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET</p>	
H2SYNC	GENERICC
<p>PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET</p>	
GPIO21_BB_EN	

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.

VDD_CT -- Level translation between core and I/O, excluding memory receivers. 1.8 V ± 5%



PCIE_VDDR--PCI-E I/O power. 1.8 V ± 5%



VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC



VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)

PCIE_VDDC--PCI-E Digital Power Supply (Either 1.0 V or 1.1 V) 1.0 V -5% to 1.1 V +5%




support 1gbit
VRAM (64M X 16)


DIVIDER RESISTORS	ROBSON
MVREF TO 1.8V (Rd)	40.2R
MVREF TO GND (Re)	100R



MEMORY INTERFACE




Designator	M9X-S2 and M93-S3	Park-S3
Ra	NC	10K
Rb	0R/Short	680R
Rc	2.2K	NC
Ca	2.2nF	68pF





Ra Rb Rc Rd



Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and | | Cap values will depend on the DRAM Load and board to pass Reset Signal Spec.






HDMI Hot-PLUG to EC and GPU




ESD PROTECTION



9,12,22,26,28,34,35,36,37,38,40,41,43,50
4,8,9,10,11,12,14,15,17,22,24,26,27,28,29,30,31,33,36,37,38,40,41,43,47,48,49,50

+5V
+3V

Layout Note:
Setting R,G,B trace
impedance to 50 ohm.



17,18 ROBSON_CRT_VSYNC ROBSON_CRT_VSYNC

17,18 ROBSON_CRT_HSYNC ROBSON_CRT_HSYNC

17 ROBSON_CRT_DDCCLK ROBSON_CRT_DDCCLK


17 ROBSON_CRT_DDCDAT ROBSON_CRT_DDCDAT

17 ROBSON_CRT_RED ROBSON_CRT_RED


17 ROBSON_CRT_GRN ROBSON_CRT_GRN_R

17 ROBSON_CRT_BLU ROBSON_CRT_BLU_R





LCDVCC






Back light



Layout note: Those
resistor place colse
LVDS connector







Close to CODEC




Earphone(AMP)




HDA Power(ADO)




EC-D-




Speaker(AMP)



PC BEEP






0

SD/MMC		MS	XD
SP1	SD D7		XD RDY
SP2	SD D6		XD RE#
SP3	SD D5		XD CE#
SP4	SD D4		XD WE#
SP5		MS BS	XD CLE
SP6		MS D5	XD ALE
SP7		MS D1	XD WP#
SP8		MS D4	XD D0
SP9		MS D0	XD D1
SP10		MS D2	XD D2
SP11		MS D6	XD D3
SP12		MS D3	XD D4
SP13		MS D7	XD D5
SP14		MS CLK	XD D6
SP15	SD WP		XD D7

[illegible]

SATA HDD Connector.


25




EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0,1 Boost Output

SATA ODD Connector.

SATA ODD SW



MiniCard WLAN connector







Mini PCI-E Card 3 SSD


4,8,9,10,11,12,14,15,17,22,23,24,26,27,28,29,31,33,36,37,38,40,41,43,47,48,49,50

+1.5V
+3V

32









Place caps close to connector.




Quanta Computer Inc.
PROJECT : KL8A

Size	Document Number	Rev
	MINI Card (SSD)	1A
Date:	Monday, January 03, 2011	Sheet 30 of 53


USB 3.0 function reserved





Near PCIEx Slot



X'tal 25MHz










Crystal foot print must be reserved in case 25MHz clock from clock generator is not stable enough.



For USB3.0

Remove SUSD turn on switch
(From PCU to SUS)
(Used +3V_S5 power plane)




External (R side) USB*1

[illegible]




Quanta Computer Inc.
PROJECT : KL8A

Size	Document Number USB2.0 x 2	Rev 1A
Date:	Monday, January 03, 2011	Sheet 32 of 53

USB + E-SATA




Modify to GMT H active



Modify FP&PN

E-SATA RE-DRIVER



Layout: Locate this IC near to conn 2-3 inch, and it can away PCH above 10 inch.

Straps notice:


1. SATA 3G-->600mV ; 0/1 BST#-->H
2. If input length is over 7 inch ; 0/1EQ-->H

Int.PH(150Kohm) : EN, 0/1_BST#

Int.PL(150Kohm) : AUTO_EN, 0/1EQ, 0/1_PRE


EN	AUTO_EN	0/1EQ	0/1EQ	0/1_BST#	0/1_BST#	0/1_PRE	0/1_PRE	Function
0	X	X	X	X	X	X	X	Standby
1	0	X	X	X	X	X	X	disable auto power saving
1	1	X	X	X	X	X	X	enable auto power saving
1	X	0	X	X	X	X	X	Short and medium length
1	X	X	1	X	X	X	X	Long length
1	X	X	X	0	X	X	X	Output :800~1200 mVpp
1	X	X	X	X	1	X	X	Output :400~700 mVpp
1	X	X	X	X	0	X	X	Pre-emphasis disabled
1	X	X	X	X	X	X	1	Pre-emphasis enabled

USB charger



EC-A-08

Stuff for bypass USB charger



USB Charge Function				
	R696	R697	R800	R802
Enable	X	X	V	X
Disable	V	V	X	V
State				



Quanta Computer Inc.

PROJECT : KL8A


G-SENSOR (3-Axial)

4,8,9,10,11,12,14,15,17,22,23,24,26,27,28,29,30,31,33,36,37,38,40,41,43,47,48,49,50
24,28,36,38,41,44,45

+3V
+15V



38




Quanta Computer Inc.



PROJECT :KL8A

Size	Document Number	Rev
	G-SENSOR	1A
Date:	Monday, January 03, 2011	Sheet 34 of 53


KEYBOARD





Follow LL3 KB




Touch pad







B to B connector




CAMERA & Keyboard light






BLUETOOTH




FINGER PRINTER

34

















TPM






Quanta Computer Inc.

PROJECT :KL8A

Size	Document Number	Rev
	BT/FP/TPM	1A
Date:	Monday, January 03, 2011	Sheet 38 of 53




CPU BKT




FAN





Screw Hole




VGA Nuts




TPM





ESD



EC-D16-Add ESD/EMI solution




EMI




Quanta Computer Inc.


PROJECT : KL8A






DISCHARGE



33

















- ▶ NVVDD \leq VDD33+0.5 V
- ▶ FBVDDQ \leq VDD33+0.5 V


04:54

40



VIN=20V, FSW(KHZ)=226K
VIN=9V, FSW(KHZ)=210K
Iout=17.5A
O.C.P.=20A

Del +1.5V SW



EC #	Page	Description	Part Affected
EC-B-02	8	Del Int HDMI to Keep VGA schematic to Dis only	C608/C599/Q21/R595/R242/R585/R254
EC-B-03	22	Del Int HDMI to Keep VGA schematic to Dis only	U14
EC-B-04	8	Del Int LVDS/ Int CRT net and relate parts	
EC-B-05	12	Del Int LVDS power to Keep VGA schematic to Dis only	change C616/C617/C284 to ASM and change R580/R590 to stuff
EC-B-06	17	change GPU form Robson to Seymour, follow AMD refer schematic	change R229,R162,R572,R206,R9221,R9223,R9224 No ASM
EC-B-07	17	change GPU form Robson to Seymour, follow AMD refer schematic	change R9221,R9223,R9224 No ASM
EC-B-08	23	Del INT_CRT net in CRT connrctor side,Del Int CRT net to Keep VGA schematic to Dis only	
EC-B-09	24	Del Int LVDS net to Keep VGA schematic to Dis only	
EC-B-10	24	Del Int LVDS to Keep VGA schematic to Dis only,Del R45/R47 location	Del R45/R47 location
EC-B-11	33	change U21 pin.4 from USB_ON to USB_CHARGE_ON for S5 power save	
EC-B-12	27	add Card reader SD 3.0 net	U12,CN11
EC-B-13	4	change U15 P/N	CN15
EC-B-14	9	Fineture GPU 3.3V Power timing	Add L8034,C9476,C9390,C9475 ASM
EC-B-15	10,31,25	change PCH GPIO66 form CLK_26M_LAN to PCH_CLK_25M	
EC-B-16	11	change Board ID GPIO pin	
EC-B-17	26	connector LINEOUT_JD# and LINEOUT_JD derect for normal open Phone jack reserve	add R537/R552
EC-B-18	29	swap CN 24 pin.8,10,12,14,16 for correct LPC pin	CN24
EC-B-19	31	Correct the pin connection of CN8.	U18
EC-B-20	33	swap U42 pin.4,5 SATA_RXN4/SATA_RXP4	U42
EC-B-21	35	swap CN7 pin.1~4	CN7
EC-B-22	36,40	change THINK LIGHT# connect to U14 pin.86 , Add R532	Q7/U14/R532
EC-B-23	36	add R427 connect CN5 pin.13 to U14 pin.20 , add R435	ASM C673/C675/C676/681 , CML4/CML2/CA1~CA6 ASM
EC-B-24	31,32,36	EMI solution	
EC-B-25	4,10	change to DIS only schematic,del CLK_DPLL_SSCLKP/N net and R294	R294
EC-B-26	46,48	del Int LVDS power	L28,R589 No ASM
EC-B-27	16~21, 44,46	for GPU power isolate,add +1.5VGPU and +1.8VGPU	
EC-B-28	37	change FAN connector pin define for standar parts rule	CN15
EC-B-29	10	Add connect PCIECLKREQ 0,5,6,7,PEG_B_CLKRQ to pull high 10K	U11B,R569,R585,R587,R589,R593,R630

KL8A Schematic EC Tracking Record B (for A2 --> B)Oct. 26, 2010			
EC #	Page	Description	Part Affected
EC-B-30	4	Del XDP_DBRST# pull high Res	
EC-B-31	4,8	Add VCCSA_SEL pull low	ASM R45
EC-B-32	40	del SLP_A# connect to EC pin.88	U14 pin.88
EC-B-33	11,40	Change EC GPIO	U17
EC-B-34	9	change to 6pF for fineturn X'tal Freq	C114,C113
EC-B-35	9	Change EC P/N and X'tal no ASM	Y4,C372,C366
EC-B-36	40	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131
EC-B-37	17	Follow AMD FAE suggest for Syemour	R573 No ASM
EC-B-38	17	Fineture VRAM RST timming,change R/C vaule	R28 No ASM, R29,R30,C19 ASM
EC-B-39	17	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131
EC-B-40	17	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131
EC-C-1	36	Change Power LED1 power plan from +3V_S5 to +3VPCU	
EC-C-2	40	PWR_WHITE change from pin.24 to pin.47	
EC-C-3	40	Add EAPD and reserved D23	D23 No ASM
EC-C-4	4	change PM_DRAM_PWRGD_Q to PM_DRAM_PWRGD_R,	R315,U15 , C363 , No ASM
EC-C-5	All	change Res 0 ohm to short pad	
EC-C-6	22	LED Symbol update for SMT require,SWAP Bettery LED pin.1 and Pin.3	LED3
EC-C-7	25	Add C728,C712 location 0.1u cap for EMI require	C728 ,C712 No ASM
EC-C-8	12	connect CN4 pin.5,6 to GND for EMI require	CN4
EC-C-9	22	change Res vaule	R399,R400,R401,R402,R403,R404,R405,R406 change from 499 to 680 ohm
EC-C-10	12	change Res value from 0.002 to 0 ohm	R248,R262,R255
EC-C-11	35	Del CA1-6, change to 0402 cap ADD And ASM :C99,C608C,322,C311,C735,C320,C307,C737,C757,C316,C312,C723,C555,C731,C716,C722,C323,C736,C599,C310,C734,C299,C556,C717	
EC-C-12	37	add Res R190,R192	No ASM R190,R192
EC-D-1	11	modify schematic the SV_DET(GPIO57) signal of PCH that pull high from +3V to +3V_S5	
EC-D-2	09	change Cap vaule for RTC time issue	change C113,C114 from 6pF to 18pF
EC-D-3	33	modify USB charger circuit	Add Q99, R800,R801,R803,R804,R805 location and No ASM. Add R802 location and ASM. change C521 from ASM to No ASM
EC-D-4	27	unmount EMI solution in cardreader SD_CLK net	C422 change to No ASM
EC-D-5	26	cencel Audio jack normal close reserve circuit	Del Q35,R412,Q37,Q440 location
EC-D-6	09	Del JTAG debug reserved circuit for un-used	change R183,R182,R524,R530,R529,R534,R169 from No ASM to Del location

