





01




Sandy Bridge Processor (DMI,PEG,FDI) <CPU,VGA>




FDI Disabling (Discrete Only)




DP & PEG Compensation




Processor pull-up <CPU>




Level Shift <CPU>




Thermal Trip<CPU>



FAN Control-->For one FAN solution <THC/THV>



CPU Thermal sensor / MB Local TEMP <THC>




Sandy Bridge Processor (DDR3)

04

U15C

ACA-ZIF-069-K01


DDR SYSTEM MEMORY A



U15D

ACA-ZIF-069-K01


DDR SYSTEM MEMORY B




Quanta Computer Inc.

PROJECT : TE5

Size	Document Number	Rev
	Sandy Bridge 2/4	1A
Date:	Wednesday, January 05, 2011	Sheet 4 of 44






```
11: (Default) x16 - Device 1 functions 1 and 2 disabled |
10: x8, x8 - Device 1 function 1 enabled; function 2 disabled |
01: Reserved - (Device 1 function 1 disabled; function 2 enabled) |
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled |
```

CFG2 R136 EV@1K_4


CFG4 R79 *1K_4

CFG7 R109 *1K_4

<CLG,UGA,HMG>




Deep Sx <CLG>




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff


RTC Circuitry(RTC)




HDA Bus(CLG)




PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)



PCH2 (CLG)




Cougar Point (HDA, JTAG, SATA)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V_ R116 1K 4 PCBEEP
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R530 1K 4 PCL_GNT3# (9)
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC_ R497 330K 4 PCH_INVRMEN
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK		R539 1K 4 GNT1# (9)
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		R449 1K 4 GPIO19
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V_ R521 1K 4 ACZ_SDOUT ACZ_SDOUT (3)
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R453 22K 4 DF_TVS (10) R452 1K 4 H_SNB_VBM# (3)
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V_S5_ R208 10K 4 PLL_ODVR_EN (10) R195 1K 4
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S5_ R525 1K 4 ACZ_SYNC
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS no Confidentiality 1 = TLS Confidentiality	+3V_S5_ R313 1K 4 GPIO15 (10)
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1 = PU to 3V
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC
SATA3GP/ GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled
SATA2GP/ GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC_ R489 330K 4 DSWVREN (7) R490 330K 4

[illegible][illegible]

	33MHz	27MHz	48/24MHz	14.318MHz	25MHz
CLK_FLEX0	●	●	●	●	
CLK_FLEX1		●	●	●	
CLK_FLEX2	●	●	●	●	●
CLK_FLEX3		●	●	●	

<CLG>



10

Diagram 1: 3V supply connected to R179 (10K_4), which is connected to BOARD_ID2. BOARD_ID2 is connected to CPUSB# (25).

Diagram 2: 3V supply connected to R147 (10K_4), which is connected to BOARD_ID4. BOARD_ID4 is connected to TE7:GPIO0.

Diagram 3: 3V supply connected to R358 (IV@10K_4), which is connected to BOARD_ID1. BOARD_ID1 is connected to R369 (EV@10K_4), which is connected to ground.

Diagram 4: 3V supply connected to R59 (10K_4), which is connected to BOARD_ID3. BOARD_ID3 is connected to K/B_LED_DECT# (33). A component U3@10K_4 is highlighted with an orange box and labeled U:C2A V:B2A.

Diagram 5: 3V supply connected to R239 (10K_4), which is connected to BOARD_ID6. BOARD_ID6 is connected to TE7:GPIO6.

Diagram 6: 3V supply connected to R143 (HM@10K_4), which is connected to BOARD_ID7. BOARD_ID7 is connected to TE7:X. TE7:X is connected to R145 (NHM@10K_4), which is connected to ground.

Diagram 7: 3V supply connected to R146 (U3@10K_4), which is connected to BOARD_ID9. BOARD_ID9 is connected to TE7:GPIO16. TE7:GPIO16 is connected to R146 (U2@10K_4), which is connected to ground.




PROJECT : TE5

Cougar Point 4/6



Date: Wednesday, January 05, 2011 Sheet 10 of 44


Date: Wednesday, January 05, 2011 Sheet 10 of 44

Cougar Point-M (POWER)




IBEX PEAK-M (GND)







<DDR>




<DDR>






15-V


power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V
NVDD Maximum Settling Time



PEX_RST timing



PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A

~ 500mA

+1.05V_GFX

1600mA

+1.05V_GFX

+1.05V_GFX

12~16 mils width
110mA

12~16 mils width

+3V_GFX

(18) M_STRAP_REF2

PCI EXPRESS

V:B2A

V:C2A

V:D3A

V:E3A

V:F3A

V:G3A

V:H3A

V:I3A

V:J3A

V:K3A

V:L3A

V:M3A

V:N3A

V:O3A

V:P3A

V:Q3A

V:R3A

V:S3A

V:T3A

V:U3A

V:V3A

V:W3A

V:X3A

V:Y3A

V:Z3A

V:AA3A

V:AB3A

V:AC3A

V:AD3A

V:AE3A

V:AF3A

V:AG3A

V:AH3A

V:AI3A

V:AJ3A

V:AK3A

V:AL3A

V:AM3A

V:AN3A

V:AQ3A

V:AR3A

V:AS3A

V:AT3A

V:AU3A

V:AV3A

V:AW3A

V:AX3A

V:AY3A

V:AZ3A

V:BA3A

V:BB3A

V:BC3A

V:BD3A

V:BE3A

V:BF3A

V:BG3A

V:BH3A

V:BI3A

V:BJ3A

V:BK3A

V:BL3A

V:BM3A

V:BN3A

V:BO3A

V:BP3A

V:BQ3A

V:BR3A

V:BS3A

V:BT3A

V:BU3A

V:BV3A

V:BW3A

V:BX3A

V:BY3A

V:BZ3A

V:CA3A

V:CB3A

V:CC3A

V:CD3A

V:CE3A

V:CF3A

V:CG3A

V:CH3A

V:CI3A

V:CJ3A

V:CK3A

V:CL3A

V:CM3A

V:CN3A

V:CO3A

V:CP3A

V:CQ3A

V:CR3A

V:CS3A

V:CT3A

V:CU3A

V:CV3A

V:CW3A

V:CX3A

V:CY3A

V:CZ3A

V:DA3A

V:DB3A

V:DC3A

V:DD3A

V:DE3A

V:DF3A

V:DG3A

V:DH3A

V:DI3A

V:DJ3A

V:DK3A

V:DL3A

V:DM3A

V:DN3A

V:DO3A

V:DP3A

V:DQ3A

V:DR3A

V:DS3A

V:DT3A

V:DU3A

V:DV3A

V:DW3A

V:DX3A

V:DY3A

V:DZ3A

V:EA3A

V:EB3A

V:EC3A

V:ED3A

V:EE3A

V:EF3A

V:EG3A

V:EH3A

V:EI3A

V:EJ3A

V:EK3A

V:EL3A

V:EM3A

V:EN3A

V:EO3A

V:EP3A

V:EQ3A

V:ER3A

V:ES3A

V:ET3A

V:EU3A

V:EV3A

V:EW3A

V:EX3A

V:EY3A

V:EZ3A

V:FA3A

V:FB3A

V:FC3A

V:FD3A

V:FE3A

V:FG3A

V:FH3A

V:FI3A

V:FJ3A

V:FK3A

V:FL3A

V:FM3A

V:FN3A

V:FO3A

V:FP3A

V:FQ3A

V:FR3A

V:FS3A

V:FT3A

V:FU3A

V:FV3A

V:FW3A

V:FX3A

V:FY3A

V:FZ3A

V:GA3A

V:GB3A

V:GC3A

V:GD3A

V:GE3A

V:GF3A

V:GG3A

V:GH3A

V:GI3A

V:GJ3A

V:GK3A

V:GL3A

V:GM3A

V:GN3A

V:GO3A

V:GP3A

V:GQ3A

V:GR3A

V:GS3A

V:GT3A

V:GU3A

V:GV3A

V:GW3A

V:GX3A

V:GY3A

V:GZ3A

V:HA3A

V:HB3A

V:HC3A

V:HD3A

V:HE3A

V:HF3A

V:HG3A

V:HH3A

V:HI3A

V:HJ3A

V:HK3A

V:HL3A

V:HM3A

V:HN3A

V:HO3A

V:HP3A

V:HQ3A

V:HR3A

V:HS3A

V:HT3A

V:HU3A

V:HV3A

V:HW3A

V:HX3A

V:HY3A

V:HZ3A

V:IA3A

V:IB3A

V:IC3A

V:ID3A

V:IE3A

V:IF3A

V:IG3A

V:IH3A

V:II3A

V:IJ3A

V:IK3A

V:IL3A

V:IM3A

V:IN3A

V:IO3A

V:IP3A

V:IQ3A

V:IR3A

V:IS3A

V:IT3A

V:IU3A

V:IV3A

V:IW3A

V:IX3A

V:IY3A

V:IZ3A

V:JA3A

V:JB3A

V:JC3A

V:JD3A


V:JE3A

V:JF3A

V:JG3A

V:JH3A


V:JI3A




17-V

GPU3500D
fcbg973-nvidia-n1 1p-es-a1
COMMON


220 mA




200 mA




220 mA






285 mA (1.05V +/- 3%)




120 mA



60mA



STUFF PDs on XTALSSIN and XTALOUTBUFF WHEN EXT_SS IS NOT USED




Quanta Computer Inc.
PROJECT : TE5
Size Document Number
N11x-Fermi (DISPLAY)
Date: Wednesday, January 05, 2011 Sheet 17 of 44 Rev 1A


Strappin Model select

MODE	M_STRAP_REF0	M_STRAP_REF1	M_STRAP_REF2
Multi-level	40.2K/F_4 PD	40.2K/F_4 PD	40.2K/F_4 PD

(15) M_STRAP_REF.



MULTI level strap select



		Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	N12M-GE	N12P-GV	N12P-LP
ROM_SCLK		PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG PCI_DEVIDE[5]	PEX_PLL_EN_TERM	1010(15KPU)	1001(10KPU)	0010(15KPD)
ROM_SI		RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	RAMCFG T	RAMCFG T	RAMCFG T
ROM_SO	GB1/2	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	0001(10KPD)	1001(10KPU)	0001(10KPD)
	GB2B	FB[1]	FB[0]					
STRAPO		USER[3]	USER[2]	USER[1]	USER[0]	1111(45KPU)	1111(45KPU)	1111(45KPU)
STRA1P		3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110(35KPD)	0110(35KPD)	0110(35KPD)
STRA2P		PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	1010(15KPU)	0000(5KPD)	1100(25KPU)
STRA3P(Only GB2B)		SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED		0010(15KPD)	
STRA4P(Only GB2B)		Reserve	Reserve	PCIE_MAX_SPEED	DP_PLL_VDD033V		0001(10KPD)	

VRAM Configuration Table

RAMCFG [3-9]	DESCRIPTION	Vendor	Vendor P/N	ROM SI	
x00 0000					
x01 0001	DDR3 64Mx16x8, 128bit, 1GB	Hynix	H5TQ1G63DFR-12C(800MHz) / H5TQ1G63DFR-11C(900MHz)		PD 15K
x02 0010	DDR3 64Mx16x8, 128bit, 1GB	Samsung	K4W11646E-HC12(800MHz) / K4W11646E-HC11(900MHz)		PD 20K
x03 0011					
x04 0100					
x05 0101	DDR3 128Mx16x8, 128bit, 2GB	Hynix	H5TQ2G63FR-12C(800MHz) / H5TQ2G63FR-11C(900MHz)		PD 35K
x06 0110	DDR3 128Mx16x8, 128bit, 2GB	Samsung	K4W201646E-HC12(800MHz) / K4W201646E-HC11(900MHz)		PD 45K
x07 0111					

N12M-GE(QS)
Device Id=0x0A7A
STRAP2 =15K PU
ROM SCLK=15K PU

N12P-GV(QS)
Device Id=-x1050
STRAP2 =5K PD
ROM SCLK=10K PU

N12P-LP(QS)
Device Id=0x0DEC
STRAP2=25K PU
ROM SCLK=15K PD

GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVDD VID0
6	OUT	N/A	NVVDD VID1
7	OUT	N/A	NVVDD VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

Logical Strap Bit Mapping


	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111






Quanta Computer Inc.

PROJECT : TE5

Size	Document Number	R
	N11x-Fermi (GND&Str&Ther)	
Date:	Wednesday, January 05, 2011	Sheet 18 of 44




19-V



(16) VMA_DQ[63..0]
(16) VMA_DM[7..0]
(16) VMA_WDQS[7..0]
(16) VMA_RDQS[7..0]

CHANNEL A: 256MB/512MB DDR3





Quanta Computer Inc.


PROJECT : TE5

CHANNEL B: 256MB/512MB DDR3


```
{16} VMC_DQ[63..0]
{16} VMC_DM[7..0]
{16} VMC_WDQS[7..0]
{16} VMC_RDQS[7..0]
```




S3 power Reduction (SM_DRAMRST#) <S3P> <4>




S3 power Reduction (SM_DRAMPWRK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>



S3 power Reduction (CPU Power) <S3P> <5>




For S3 power Reduction VTT discharge <S3P> <13>




HDMI Conn [HDM]


HDMI-CONN <HDM>




HDMI-SMBus <HDM>




HDMI-passive level shift <HMP/HMG>




HDMI-HPD <HMP/HMG>




Panel backlight control <LDS>




LCD POWER SWITCH <LDS>




HALL Sensor<HSR>




LCD Panel Module [LDS]




CRT <CRT>




USB for CRT BOARD (Right) <USB>




CCD [CCD]







USB2.0 MB SIDE (Left) <USB>




USB 3.0 Controller <U3B> U: C2A




U3@UPD720200AF1-DAP-A




EEPROM




USB 3.0 CONN



USB 2.0 Colay <U3B>




USB w S&C MAXIM solution <SLC>




SATA ODD

[ODD]



ODD Zero power . (Only for Intel) <OZP>



28




SATA HDD

[HDD]

SATA HDD Re-driver IC




Colay with Redriver IC




SATA Re-driver Bypass


Codec(CX20587-11Z) <ADO/MDC/SLM>




EXT MIC <ADO/SLM>




EXT H.P / Beats <ADO/AMP>




INT SPK <ADO>




MDC <MDC>






LED0 = LAN_ACTLED	1	Over-clocking enable (default = 1)
	0	Over-clocking disable
LED1 = LAN_LINKLED	1	SWR switch-mode regulator select Giga LAN pull High (default = 1)
	0	LDO linear regulator select 10/100M LAN pull Low
	1	Normal function
CKREQ# or CKREQ_G#	0	ATE test mode




Card reader controller <MMC>








HWPG circuit <KBC>




LED PU/PD <LED>




INT KeyBoard <KBC>




TP board <TPD>





Power board <PSW>




K/B LED power <KBP>







HOLE




MINI CARD




MDC




Size	Document Number	Rev
	LED/HOLE	1A
Date:	Wednesday, January 05, 2011	Sheet 34 of 44




P2



P3








+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low

U:C2A





OCP: 25A
(Peak 21A)
Total capacitor: 660 uF
ESR : 4.5mΩ
f : 300k Hz



Need to consider DOS mode

Default	N12M-GE	N12P-LP	N12P-GV
PR131 R5 NC	10K CS31002JB28	10K CS31002JB28	NC
PR113 R6 10K CS31002JB28	NC	NC	NC
PR121 R7 10K CS31002JB28	NC	10K CS31002JB28	NC
PR134 R8 NC	10K CS31002JB28	NC	NC

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12M-GE	N12P-LP	N12P-GV
LOW	LOW	1.0V	0.925V	1.025V
LOW	HIGH	1.0V	0.90V Default	1.0V
HIGH	LOW	1.0V Default	0.9V	1.0V
HIGH	HIGH	0.85V	0.825V	0.85V Default

	N12M-GE	N12P-LP	N12P-GV
R1 PR117	47.5K/F_4 CS34752FB14	22.6K/F_4 CS32262FB15	34.8K/F_4 CS33482FB22
R2 PR124	0_4 CS00002JB38	0_4 CS00002JB38	0_4 CS00002JB38
R3 PR119	270K/F_4 CS42702JB10	243K/F_4 CS42432FB02	200K/F_4 CS42002FB12
R4 PR114	1M/F_4 CS51002FB11	750K/F_4 CS47502FB14	1M/F_4 CS51002FB11
R5 PR118,PR123	2.32K/F_4 CS22322FB01	2.10K/F_4 CS22102FB12	2.32K/F_4 CS22322FB01
R6 PR128,PR129	3.3K/F_4 CS23302FB12	3.24K/F_4 CS23242FB17	3.3K/F_4 CS23302FB12

VEN need more than 1.6V



+3V_PCU change to +3V
+5V_PCU change to +5V

Power On Sequence

1. +3V_GFX connect +3V
2. +1.05V_GFX connect +1.05V
3. GFX_Mainon Enable +V_CORE_GFX
4. GFX_VCORE_PG Enable(Delay) +1.5V_GFX
5. +1.5V_GFX Enable +1.8V_GFX
6. GFX_V18_PG connect GFX_PG

Power Off Sequence

compare +VCC3_GFX with +V1.8_GFX

Model		REV	CHANGE LIST				MODEL			TE5			
							PAGE	FROM	To				
TE5 MB	1A	PAGE 3: (UMA)--R52 change to 25.5/F_4					1	1A					
		PAGE 5: (UMA)--C183,C190,C195 change to 10U/6.3V_8X					2	1A					
		PAGE 7: (UMA)--R224,R197 change to NC					3	1A					
		PAGE 9: (UMA)--PCIE_CLK_USB30_REQ#, R138 pull up to +3V_S5					4	1A					
		PAGE 9: (UMA)--PCIE_CLK_MINI_REQ#, R237 pull up to +3V					5	1A					
		PAGE 9: (UMA)--R199 NC					6	1A					
		PAGE 9: (UMA)--Q30, Q62 NC					7	1A					
		PAGE 10: (UMA)--add TP31					8	1A					
		PAGE 10: (UMA)--change Board ID9 strap Function name					9	1A					
		PAGE 11: (UMA)--C252 change to 10U/6.3V_8X					10	1A					
		PAGE 11: (UMA)--Net +1.05V change to +VTT					11	1A					
		PAGE 11: (UMA)--R117,R182,R114 change to 10K_4					12	1A					
		PAGE 12: (UMA)--R190,R194,R110 change to 10K_4					13	1A					
		PAGE 23: (UMA)--C978 NC					14	1A					
		PAGE 23: (UMA)--R66,R412,R154,Q45 change Function code to HM@ and delete discrete HDMI-HPD reference					15	1A					
		PAGE 24: (UMA)--add D7					16	1A					
		PAGE 25: (UMA)--add R201,R7,Q10					17	1A					
		PAGE 27: (UMA)--USB3.0 change to NEC solution					18	1A					
		PAGE 30: (UMA)--C97,C92,C106 change to 1U/10V_6Y					19	1A					
		PAGE 31: (UMA)--CN21 Foot-print change to 3in1-cm35-5-21p					20	1A					
		PAGE 32: (UMA)--3ND_MBCLK,3ND_MBDATA R269,R270 pull up to +3V					21	1A					
		PAGE 32: (UMA)--add 13MS,14MS,15MS Strap pin SKU_STRAP_1,SKU_STRAP_2,SKU_STRAP_3					22	1A					
		PAGE 33: (UMA)--add PR1					23	1A					
		PAGE 34: (UMA)--LED1,LED4,LED5,LED6 change symbol and Foot-print					24	1A					
		PAGE 16: (VGA)--add R3712					25	1A					
		PAGE 19: (VGA)--R3711 change to 47U/6.3V_1206X					26	1A					
		PAGE 25: (ALL)--Net name PCIE_CLK_3G_REQ# change to PCIE_CLK_3G_REQ#_C					27	1A					
		PAGE 22: (ALL)--add R65					28	1A					
		PAGE 37: (ALL)--PC60 change to CC7390JMZ02					29	1A					
		PAGE 18: (VGA)--add R3601, R3575					30	1A					
PAGE 24: (UMA)--CN4 Value change to 87213-2000G													
PAGE 22: (ALL)--add R102													
PAGE 33: (ALL)--Remove K/B LED power circuit													
	2A	PAGE 15: (VGA)--delete R3535,R3547											
		PAGE 22: (ALL)--add R31											
		PAGE 22: (ALL)--add R102											
		PAGE 40: (ALL)--add PC168											
		PAGE 32: (ALL)--13MS,14MS,15MS Strap pull up voltage change to +3VPCU											
		PAGE 34: (ALL)--add R213											
		PAGE 42: (VGA)--add PQ49											

