

| Name | A rapping Huron River Schematic Checkl | |
|--------------------------|--|---------------------------------------|
| PKR | Reboot option at power-up | |
| | Default Mode: Internal weak Pull-down. | with 0.2 ho |
| | No Reboot Mode with TCO Disabled: Connect to Vcc3_3 - 10-k Ω weak pull-up resistor. | WICH 0.2-K52 |
| IT3 3V# | Weak internal pull-up. Leave as "No Connect". | |
| T3#/GPI055 | GNT[3:0]# functionality is not available on Mobile | • |
| F2#/GPI053 F1#/GPI051 | | s |
| 11#/011031 | If pull-ups are used, they should be tied to the Vc | c3_3power rail. |
| | Enable Danbury: Connect to Vcc3 3 with 8.2-k? weak p | null un register |
| I_MOSI | | |
| | Disable Danbury Left floating, no pull-down require | d. |
| | | |
| | Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-koh weak pull-up resistor [CRB has it p | |
| ALE | with 1-kohm no-stuff resistor] | · |
| | Disable Danbury Leave floating (internal pull-down) | |
| CLE | DMI termination voltage. Weak internal pull-up. Do | |
| | Low (0) - Flash Descriptor Security will be overrice | |
| | when this signals is sampled on the rising edge of then it will also disable Intel ME and its feature | PWROK |
| AD DOCK EN# | High (1) - Security measure defined in the Flash De | escriptor will be enabled. |
| PIO[33] | Platform design should provide appropriate pull-up the desired settings. If a jumper option is used | |
| | required by the functional strap, the signal should | be pulled low through a weak |
| | pull-down in order to avoid asserting HDA_DOCK_EN# Note: CRB recommends 1-kohm pull-down for FD Overr | |
| | pull-up of 20 kohm for DA_DOCK_EN# which is only en | |
| | strapping functions. | |
| A SDO | Weak internal pull-down. Do not pull high. Sampled | at rising edge of RSMRST# |
| A SYNC | Weak internal pull-down. Do not pull high. Sampled | |
| | Low (1) - Intel ME Crypto Transport Layer Security | |
| GPIO15 | confidentiality High (1) - Intel ME Crypto Transpor | |
| | suite with confidentiality Note: This is an un-muxed signal. | |
| | This signal has a weak internal pull-down of 20 koh | m which is enabled when PWROK is low. |
| | Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA: | rail |
| | | |
| GPIO8 | GPIO8 on PCH is the Integrated Clock Enable strap a using a 1k +/- 5% resistor. When this signal is sam | |
| | RSMRST#, Integrated Clocking is enabled, When sample enabled. | led low, Buffer Through Mode is |
| | | |
| | Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a cl | ean supply for |
| PI027 | analog rails. No need to use on-board filter circ | uit. |
| | Low (0) = Disables the VccVRM. Need to use on-boa circuits for analog rails. | rd filter |
| | | |
| | | USB Table |
| | | |
| ם שדי | outing | Pair Device |
| TE K | Outing | 0 Touch Panel / 3G SIM |
| | | 1 USB Ext. port 1 (HS) |
| ANE1 1 | Mini Card2(WWAN) | 2 Fingerprint |
| ANE2 | Mini Card1(WLAN)SATA Table | 3 BLUETOOTH |
| | DATA TADIE | 4 Mini Card2 (WWAN) |
| VME3 (| Card Reader | 5 CARD READER |

| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | |
|----------|---|---|--------------|
| CFG[2] | PCI-Express Static Lane Reversal | 1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, | 1 |
| CFG[4] | | Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port | 0 |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11 |
| CFG[7] | PEG DEFER TRAINING | 1: PEG Train immediately following xxRESETB de assert 0: PEG Wait for BIOS for training | ion 1 |

| POWER PLANE | | Voltage Rails | DESCRIPTION | | | |
|--|---|---------------|---|--|--|--|
| POWER PLANE | VOLTAGE | ACTIVE IN | | | | |
| 0D85V_S0 0D75V_S0 VCC_CORE | 5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V | s0 | CFU Core Rail Graphics Core Rail | | | |
| 5V_USBX_S3 1D5V_S3 DDR_VREF_S3 | 5V 1.5V 0.75V | S3 | | | | |
| BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_S5 | 6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V | All S states | AC Brick Mode only | | | |
| 3D3V_LAN_S5 | 3.3V | WOL_EN | Legacy WOL | | | |
| 3D3V_AUX_KBC | 3.3V | DSW, Sx | ON for supporting Deep Sleep states | | | |
| 3D3V_AUX_S5 | 3.3V | G3, Sx | Powered by Li Coin Cell in G3 and +V3ALW in Sx | | | |


| | 110401119 | | |
|---------------------|-----------------|------|-------|
| LANE1 | Mini Card2(WWAN |) | |
| LANE2 | Mini Card1(WLAN | SAT | A Tai |
| LANE3 | Card Reader | | SA |
| LANE4 | Onboard LAN | Pair | De |
| LANE5 | USB3.0 | О | HDD1 |
| LANE6 Intel GBE LAN | | 1 | HDD2 |
| TWMF0 | INCEL GEE LAN | 2 | N/A |
| LANE7 | Dock | 3 | N/A |
| | Year Good | 4 | ODD |
| LANE8 | New Card | 5 | ESATA |


| ble | |
|------|---|
| TA | |
| vice | |
| | |
| | |
| | |
| | |
| | |
| | |
| | _ |


| Pair | Device |
|------|---------------------------------------|
| 0 | Touch Panel / 3G SIM |
| 1 | USB Ext. port 1 (HS) |
| 2 | Fingerprint |
| 3 | BLUETOOTH |
| 4 | Mini Card2 (WWAN) |
| 5 | CARD READER |
| 6 | x |
| 7 | x |
| 8 | USB Ext. port 4 / E-SATA /USB CHARGER |
| 9 | USB Ext. port 2 |
| 10 | EDP CAMERA |
| 11 | Mini Card1 (WLAN) |
| 12 | CAMERA |
| 13 | New Card |


SMBus ADDRESSES


| I ² C / SMBus Addresses | Ref Des | HURON RIVER ORB Address Hex Bus | | | | |
|--|---------|--|--|--|--|--|
| EC SMBus 1 Battery CHARGER | | BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA | | | | |
| EC SMBus 2 PCH eDP | | SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA | | | | |
| PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI | | PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK | | | | |














CPU1H 8 OF 9 CPU1I 9 OF 9 AJ22
 VSS
 AJ22

 VSS
 AJ19

 VSS
 AJ16

 AJ16
 AJ16

 VSS
 AJ13

 VSS
 AJ2

 VSS
 AJ2

 VSS
 AJ3

 VSS
 AJ2

 VSS
 AH34

 VSS
 AH37

 VSS
 AH32

 VSS
 AH23

 VSS
 AH24

 VSS
 AH27

 VSS
 AH28

 VSS
 AH28

 VSS
 AH29

 VSS
 AH29

 VSS
 AH28

 VSS
 AH29

 VSS
 AH29

 VSS
 AH29

 VSS
 AH20

 VSS
 AH20

 VSS
 AH20

 VSS
 AH21

 VSS
 AH20

 VSS
 AH20


 VSS
 AH21


 VSS
 AH21


 VSS
 AH22


 VSS
 AH24


 AT32 AT29 AT27 AT25 AT22 \(\sigma\) SANDY AT19 AT16 AT13 AT10 SANDY AT10 AT7 AT4 AT3 AR25 AR22 AR19 AR16 AR13 AR10 AR7 AR4 AR4 AR2 AP34 AP31 AP28 AP25 AP22 AP19 AP16 AP13 AP10 AP7 AP7 AP4 AP1 AN30 AN27 AN25 AN22 AN19 **VSS VSS** AN16 AN13 AN10 AN7 AN4 AM29 AM25 AM25 AM19 AM16 AM13 AM10 AM7 AM4 AM3 AM2 AM1 AL34 AL31 AL 31 AL 28 AL 25 AL 22 AL 19 AL 16 AL 13 AL 10 AL7 AL4 AL2 AK33 AK33 AK30 AK27 AK25 AK22 AK19 AK16 AK13 AK10 AK7 AK4 AJ25 (GP) (GP) SANDY SAND
















































Power Sequence




































SSID = PWR.Plane.Regulator_1p8v RT9025 for 1D8V_S0 3D3V S0 5V_S5 Iomax>1A PC4701 SC10U6D3V5MX-3GP PC4702 | | 2 | | | 6 OCP>2A 1D8V_LDO 1D8V_S0 Vo(cal.)=1.812V Do Not Stuff PG4702 SB add PR4706 PC4707 ON NC#5 Do Not Stuff VDD PC4704 PC4705 PC4706 VIN VOUT PR4704 20K5R2F-GP 1 PR4706 2 19,27,36,37,92 PM_SLP_S3# > > -ADJ GND ΕN Do Not Stuff 45,46 RUNPWROK << **PGOOD** PC4707 PU4701 RT9025-25PSP-GP 74.09025.03D PR4705 2nd = 74.09661.07D 3rd = 74.00105.03D 16K2R2F-GP Document Number Sheet


APL5916 for VCCSA 1D05V_VTT PWR_VCCSA_VIN 1 Do Not Stuff 20100614 V1.1 for CRB board 5V_S5 3D3V_S0 PC4801 SC1U6D3V2KX-GP PC4802 PC4803 SMX/@GP R4807 2K2R2J-2-GP SB modify 2K2 for no run code 0D85V_S0 27,37,42 ALL POWER OK <<-VCCSA_PWR 37,45 1.05VTT_PWRGD>>> VOUT VOUT R1 Do Not Stuff PC4804 PR4804 10KR2F-2-GP PC4809 OF FB ~@°S T PTC4801 (GP) PC4806 PC4805 U4801 APL5916KAI-TRL-GP **74.05916.031** DY Pung t **© ©** R2 PR4806 Do Not Stuff PR4805 150KR2F-L-GP Do Not Stuff Do Not Stuff PQ4801 Do Not Stuff Vout=0.8*(1+R1/R2)VCCSA_PWR VCCSA_SEL DY 0.9V -⟨⟨VCCSA_SEL 9 0.8V Do Not Stuff PC4807 PC4807 Do Not Stuff Document Number


LVDS CONNECTOR




SSID = VIDEO

LCD POWER for ANNIE






INVERTER POWER




Camera Power





For EMI request Close to LVDS connector




| Title | | | |
|-------|-----------------|-------|------|
| Tille | | | |
| | | | |
| Size | Document Number | | Rev |
| OIZC | Document Number | | 1,00 |
| | | | |
| Date: | | Sheet | l l |








ODD Connector




ODD1 SKT-SATA7P-6P-90-GP





SB


SATA Zero Power ODD




| Title | | | |
|-------|-----------------|--|-----|
| | | | |
| Size | Document Number | | Rev |
| | | | |











Bluetooth Module conn. ANNIE Bluetooth Module U6301 Q3D3V_S0 G5240B1T1U-GP 3D3V_BT_S0 74.05240.A7F 2nd = 74.07534.A7F C6302 SC4D7U6D3V3KX-GP 3D3V BT S0 OUT GND NC#3 <u>4</u> <u>GP</u> ΕN SUBLUETOOTH_EN 27,65 EC6302 Do Not Stuff BT2 ACES-CON4-7-GP-U 2nd = 20.F1804.004 20.F0772.004 EC6302 put near -**⟨⟨⟩⟩** USB_PN3 18 BLUE1 / all USB ⟨⟨ ⟩⟩ USB_PP3 18 put one choke GP GP 3D3V_BT_S0 near connector by EMI request Document Number Sheet




































































Intel-Power Up Sequence (DC mode) (AC mode) red word: KBC GPIO red word: KBC GPIO PCH RTCRST# PCH_RTCRST# +3.3V_RTC_LDO KBC GPIO36 control KBC PWRBTN EC# GPIO3 +5V_ALW EC ENABLE# (GPIO51) keep low +3.3V ALW +5VALW PCH VCC5REFSUS +5V_ALW TPS51125 to KBC GPIO46 +3.3V_ALW PCH to KBC GPI94 +5VALW PCH VCC5REFSUS +15V ALW KBC GPIO43 to PCH TPS51125 to KBC GPIO46 PCH to KBC GPIO00 KBC GPO84 to PCH PCH to KBC GPI94 KBC GPIO43 to PCH PCH to KBC GPIO01 Press Power button KBC PWRBTN EC# GPIO3 KBC GPO84 to PCH PM_SLP_S3# KBC GPO16 to LAN +3.3V_LAN PM_SLP_S3# KBC GPO16 to LAN +1.5V_SUS +V DDR REF(0.9V) +5V PIN (+2 3V PIN need meet 0 7V difference +5V RUN +V_DDR_REF(0.9V) +5V RUN & +3.3V RUN need meet 0.7V difference +5V_RUN +5VS_PCH_VCC5REF KBC GPIO71 to RT8208B +1.5V_RUN +VGA_CORE(Discrete only) +1.8V RUN KBC GPIO30 to APL5930 KBC GPIO71 to RT8208B +1.0V_RUN_VGA(Discrete only) KBC GPIO66 to APL5930 KBC GPIO30 to APL5930 KBC GPI95 KBC GPIO66 to APL5930 KBC GPI95 TPS51218 to KBC GPI34 1.5CPU_1.05VTT_PWRGD(after delay 1ms GPI96-VDDPWRGOOD_EC output for s3 reduction +0.75V_DDR_VTT TPS51218 to KBC GPI34 +0.75V DDR VTT +1.05V VTT CPU to TPS51611 UMA GFX CORE Power +CPU GFX CORE(UMA only) CPU to TPS51611 UMA GFX CORE Power +CPU GFX CORE(UMA only) KBC GPO53 to ISL62883 CPU CORE Power KBC GPO53 to ISL62883 - CPU CORE Power ISL62883 to CLOCKGEN ISL62884 to KBC GPO14 ISL62883 to CLOCKGEN ISL62884 to KBC GPO14 KBC GPIO47 to PCH KBC GPIO47 to PCH PM_DRAM_PWRGD (for S3 Reduction) PM_DRAM_PWRGD (for S3 Reduction) L _ _ _ <u>T51</u> >1ms 0.05ms T52 <650ms KBC GPIO45 KBC LRESET# **KBC GPIO45** H CPURST#





Thermal Block Diagram



Audio Block Diagram

