



Table of Contents



PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	M92-S2
25	LCD Conn.
26	CRT Conn
27	BLANK PAGE
28	Express Card
29	SIO (ITE8512)
30	FLASH/RTC
31	Mini Card / BT
32	USB
33	SATA Conn
34	TP / KEYBOARD
35	SWITCH /LED
36	FAN & Thermal
37	Audio CODEC(CX20583-10z)/Phone Jack
38	Module Board
39	LAN / TRANSFORM
40	BLANK PAGE
41	Charger (MAX8731A)
42	1.05VCCP / 1.5VRUJN
43	DDR2_1.8VSUS, 0.9V
44	CPU MAX17410 (2phase)
45	MAX17020 (+5.5V,+3.3V)
46	RUN Power Switch
47	DCIN,Batt
48	PAD& SCREW
49	VGA GFX CORE
50	EMI CAP
51	SMBUS BLOCK
52	Power Block Dianram

Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,25,30,39,41,42,43,44,45,49,50	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,29,30	RTC		S0~S5
+3.3V_ALW	+3.3V	3,13,29,30,35,39,40,41,43,45,46,47	8051 POWER	ALWON	S0~S5
+5V_ALW2	+5V	42,43,45,46,47,49	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	25,45,46	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	39	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,32,35,44,45,46,49,50	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,19,25,28,35,42,44,46,49	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,42,43,46,49	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,43,46	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,26,33,34,35,36,37,46,50	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,6,8,9,11,12,13,14,15,17,19,25,26,27,28,29,31,33,35,36,37,39,46,50	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,28,31,42,46,50	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,42,50	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,44	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	25	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	33	Module Power	MODC_EN#	
+5V_HDD	+5V	33	HDD Power	HDDC_EN#	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	
+1.1V_GFX_PCIE	+1.1V	20	GFX PCIE POWER	GFX_RUN_ON	
+VCC_GFX_CORE	+0.9~+1.1	20,23,49	GFX CORE POWER	GFX_RUN_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	






HOST

For EA test use

ET8 1 H_DSTBP#0
ET4 1 H_D#7
ET1 1 H_D#12
ET6 1 H_DSTBN#1
ET7 1 H_DSTBP#1
ET5 1 H_D#29
ET3 1 H_D#21
ET2 1 H_D#32





[15] DDR_A_D[0..63]

DDR A D0	AJ38	SA_DQ_0
DDR A D1	AJ41	SA_DQ_1
DDR A D2	AN38	SA_DQ_2
DDR A D3	AM38	SA_DQ_3
DDR A D4	AJ36	SA_DQ_4
DDR A D5	AJ40	SA_DQ_5
DDR A D6	AM44	SA_DQ_6
DDR A D7	AM42	SA_DQ_7
DDR A D8	AN43	SA_DQ_8
DDR A D9	AN44	SA_DQ_9
DDR A D10	AU40	SA_DQ_10
DDR A D11	AN41	SA_DQ_11
DDR A D12	AN39	SA_DQ_12
DDR A D13	AN39	SA_DQ_13
DDR A D14	AU44	SA_DQ_14
DDR A D15	AU42	SA_DQ_15
DDR A D16	AV39	SA_DQ_16
DDR A D17	AY44	SA_DQ_17
DDR A D18	BA40	SA_DQ_18
DDR A D19	BD43	SA_DQ_19
DDR A D20	AV41	SA_DQ_20
DDR A D21	AY43	SA_DQ_21
DDR A D22	BA41	SA_DQ_22
DDR A D23	BC40	SA_DQ_23
DDR A D24	AY37	SA_DQ_24
DDR A D25	BD38	SA_DQ_25
DDR A D26	AV37	SA_DQ_26
DDR A D27	AT36	SA_DQ_27
DDR A D28	AV38	SA_DQ_28
DDR A D29	BD38	SA_DQ_29
DDR A D30	AV36	SA_DQ_30
DDR A D31	AW36	SA_DQ_31
DDR A D32	BD13	SA_DQ_32
DDR A D33	AU11	SA_DQ_33
DDR A D34	BC11	SA_DQ_34
DDR A D35	BA12	SA_DQ_35
DDR A D36	AU13	SA_DQ_36
DDR A D37	AV13	SA_DQ_37
DDR A D38	BD12	SA_DQ_38
DDR A D39	BC12	SA_DQ_39
DDR A D40	BD9	SA_DQ_40
DDR A D41	BA9	SA_DQ_41
DDR A D42	AU10	SA_DQ_42
DDR A D43	AV9	SA_DQ_43
DDR A D44	BA11	SA_DQ_44
DDR A D45	BD9	SA_DQ_45
DDR A D46	AY8	SA_DQ_46
DDR A D47	BA6	SA_DQ_47
DDR A D48	AV5	SA_DQ_48
DDR A D49	AV7	SA_DQ_49
DDR A D50	AT9	SA_DQ_50
DDR A D51	AN8	SA_DQ_51
DDR A D52	AU5	SA_DQ_52
DDR A D53	AU6	SA_DQ_53
DDR A D54	AT5	SA_DQ_54
DDR A D55	AN10	SA_DQ_55
DDR A D56	AM11	SA_DQ_56
DDR A D57	AM5	SA_DQ_57
DDR A D58	AJ9	SA_DQ_58
DDR A D59	AJ8	SA_DQ_59
DDR A D60	AN12	SA_DQ_60
DDR A D61	AM13	SA_DQ_61
DDR A D62	AJ11	SA_DQ_62
DDR A D63	AJ12	SA_DQ_63

CANTIGA_1p0

DDR SYSTEM MEMORY A

SA_BS_0	BD21	DDR A BS0
SA_BS_1	BG18	DDR A BS1
SA_BS_2	AT25	DDR A BS2
SA_RAS#	BB20	DDR A RAS#
SA_CAS#	BD20	DDR A CAS#
SA_WE#	AY20	DDR A WE#
SA_DM_0	AM37	DDR A DM0
SA_DM_1	AT41	DDR A DM1
SA_DM_2	AY41	DDR A DM2
SA_DM_3	AU39	DDR A DM3
SA_DM_4	BB12	DDR A DM4
SA_DM_5	AY6	DDR A DM5
SA_DM_6	AT7	DDR A DM6
SA_DM_7	AJ5	DDR A DM7
SA_DQS_0	AJ44	DDR A DQS0
SA_DQS_1	AT44	DDR A DQS1
SA_DQS_2	BA43	DDR A DQS2
SA_DQS_3	BC37	DDR A DQS3
SA_DQS_4	AW12	DDR A DQS4
SA_DQS_5	BC8	DDR A DQS5
SA_DQS_6	AU8	DDR A DQS6
SA_DQS_7	AM7	DDR A DQS7
SA_DQS#_0	AJ43	DDR A DQS#0
SA_DQS#_1	AT43	DDR A DQS#1
SA_DQS#_2	BA44	DDR A DQS#2
SA_DQS#_3	BD37	DDR A DQS#3
SA_DQS#_4	AY12	DDR A DQS#4
SA_DQS#_5	BD8	DDR A DQS#5
SA_DQS#_6	AU9	DDR A DQS#6
SA_DQS#_7	AM8	DDR A DQS#7
SA_MA_0	BA21	DDR A MA0
SA_MA_1	BC24	DDR A MA1
SA_MA_2	BH24	DDR A MA2
SA_MA_3	BG25	DDR A MA3
SA_MA_4	BA24	DDR A MA4
SA_MA_5	BD24	DDR A MA5
SA_MA_6	BG27	DDR A MA6
SA_MA_7	BF25	DDR A MA7
SA_MA_8	AW24	DDR A MA8
SA_MA_9	BC21	DDR A MA9
SA_MA_10	BG26	DDR A MA10
SA_MA_11	BH26	DDR A MA11
SA_MA_12	BH17	DDR A MA12
SA_MA_13	AY25	DDR A MA14

[15] DDR_B_D[0..63]

DDR B D0	AK47	SB_DQ_0
DDR B D1	AM46	SB_DQ_1
DDR B D2	AP47	SB_DQ_2
DDR B D3	AP46	SB_DQ_3
DDR B D4	AJ46	SB_DQ_4
DDR B D5	AJ48	SB_DQ_5
DDR B D6	AM48	SB_DQ_6
DDR B D7	AP48	SB_DQ_7
DDR B D8	AU47	SB_DQ_8
DDR B D9	AJ46	SB_DQ_9
DDR B D10	BA48	SB_DQ_10
DDR B D11	AY48	SB_DQ_11
DDR B D12	AT47	SB_DQ_12
DDR B D13	AR47	SB_DQ_13
DDR B D14	BA47	SB_DQ_14
DDR B D15	BC47	SB_DQ_15
DDR B D16	BC46	SB_DQ_16
DDR B D17	BC44	SB_DQ_17
DDR B D18	BG43	SB_DQ_18
DDR B D19	BF43	SB_DQ_19
DDR B D20	BE45	SB_DQ_20
DDR B D21	BC41	SB_DQ_21
DDR B D22	BF40	SB_DQ_22
DDR B D23	BF41	SB_DQ_23
DDR B D24	BG38	SB_DQ_24
DDR B D25	BF38	SB_DQ_25
DDR B D26	BH35	SB_DQ_26
DDR B D27	BG35	SB_DQ_27
DDR B D28	BA40	SB_DQ_28
DDR B D29	BG39	SB_DQ_29
DDR B D30	BG34	SB_DQ_30
DDR B D31	BH34	SB_DQ_31
DDR B D32	BH14	SB_DQ_32
DDR B D33	BG12	SB_DQ_33
DDR B D34	BH11	SB_DQ_34
DDR B D35	BG8	SB_DQ_35
DDR B D36	BH12	SB_DQ_36
DDR B D37	BF11	SB_DQ_37
DDR B D38	BF8	SB_DQ_38
DDR B D39	BG7	SB_DQ_39
DDR B D40	BC5	SB_DQ_40
DDR B D41	BC6	SB_DQ_41
DDR B D42	AY3	SB_DQ_42
DDR B D43	AY1	SB_DQ_43
DDR B D44	BF6	SB_DQ_44
DDR B D45	BF5	SB_DQ_45
DDR B D46	BA1	SB_DQ_46
DDR B D47	BD3	SB_DQ_47
DDR B D48	AV2	SB_DQ_48
DDR B D49	AU3	SB_DQ_49
DDR B D50	AR3	SB_DQ_50
DDR B D51	AN2	SB_DQ_51
DDR B D52	AY1	SB_DQ_52
DDR B D53	AV2	SB_DQ_53
DDR B D54	AP3	SB_DQ_54
DDR B D55	AR1	SB_DQ_55
DDR B D56	AL1	SB_DQ_56
DDR B D57	AL2	SB_DQ_57
DDR B D58	AJ1	SB_DQ_58
DDR B D59	AH1	SB_DQ_59
DDR B D60	AM2	SB_DQ_60
DDR B D61	AM3	SB_DQ_61
DDR B D62	AH3	SB_DQ_62
DDR B D63	AJ3	SB_DQ_63


CANTIGA_1p0

DDR SYSTEM MEMORY B


SB_BS_0	BC16	DDR B BS0
SB_BS_1	BB17	DDR B BS1
SB_BS_2	BB33	DDR B BS2
SB_RAS#	AU17	DDR B RAS#
SB_CAS#	BG16	DDR B CAS#
SB_WE#	BF14	DDR B WE#
SB_DM_0	AM47	DDR B DM0
SB_DM_1	AY47	DDR B DM1
SB_DM_2	BD40	DDR B DM2
SB_DM_3	BF35	DDR B DM3
SB_DM_4	BG11	DDR B DM4
SB_DM_5	BA3	DDR B DM5
SB_DM_6	AP1	DDR B DM6
SB_DM_7	AK2	DDR B DM7
SB_DQS_0	AL47	DDR B DQS0
SB_DQS_1	AV48	DDR B DQS1
SB_DQS_2	BG41	DDR B DQS2
SB_DQS_3	BG37	DDR B DQS3
SB_DQS_4	BH9	DDR B DQS4
SB_DQS_5	BB2	DDR B DQS5
SB_DQS_6	AU1	DDR B DQS6
SB_DQS_7	AN6	DDR B DQS7
SB_DQS#_0	AL46	DDR B DQS#0
SB_DQS#_1	AV47	DDR B DQS#1
SB_DQS#_2	BH41	DDR B DQS#2
SB_DQS#_3	BH37	DDR B DQS#3
SB_DQS#_4	BG9	DDR B DQS#4
SB_DQS#_5	BC2	DDR B DQS#5
SB_DQS#_6	AT2	DDR B DQS#6
SB_DQS#_7	AN5	DDR B DQS#7
SB_MA_0	AV17	DDR B MA0
SB_MA_1	BA25	DDR B MA1
SB_MA_2	BC25	DDR B MA2
SB_MA_3	AU25	DDR B MA3
SB_MA_4	AW25	DDR B MA4
SB_MA_5	BB28	DDR B MA5
SB_MA_6	AU28	DDR B MA6
SB_MA_7	AW28	DDR B MA7
SB_MA_8	AT33	DDR B MA8
SB_MA_9	BD33	DDR B MA9
SB_MA_10	BB16	DDR B MA10
SB_MA_11	AW33	DDR B MA11
SB_MA_12	AY33	DDR B MA12
SB_MA_13	BH15	DDR B MA13
SB_MA_14	AU33	DDR B MA14



Title Cantiga (DDR2)		
Size VM8G	Document Number	Rev 1A
Date: Tuesday, February 17, 2009	Sheet 7	of 58







UIMA: Places R28,R23 to 10 ohm.
Dis: Please R28,R23 to 0 ohm.





QUANTA
COMPUTER

Title Cantiga (VCC,NCTF)		
Size	Document Number VM8G	Rev 1A
Date:	Tuesday, February 17, 2009	Sheet 8 of 58














ICH9M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)		
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)	

ICH9M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)		
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)	





Place TX DC blocking caps close ICH9.



Boot BIOS Strap

		GNT0#	SPI_CS1#
LPC	11	No stuff	No stuff
PCI	10	No stuff	Stuff
SPI	01	Stuff	No stuff



Side Pair Left

Side Pair Left

Side Pair Right

Side Pair Right





Camera

Mini Card (WWAN)



Bluetooth

Express Card

Mini Card (WLAN)



BIOS should not enable the internal GPIO pull up resistor.















Title	ICH9-M (USB,DMI,PCIE,PCI)
-------	---------------------------


Size	Document Number VM8G
------	-------------------------

Date: Tuesday, February 17, 2009


Sheet 12 of 58


Rev	
1A	






A is required to route to Top SoDIMM for AMT to function. Ch.A SODIMM needs to be populated for Intel AMT support.









Please these resistor
closely DIMMB,all
trace length<750 mil.


Please these resistor
closely DIMMA,all
trace length<750 mil.



Add capacitor pads for improving WWAN.








CK505
QFN64



ITP_EN

PCI_ICH	10K-pull
0	Disable
1	Enable



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



[6] PCIE_MTX_GRX_P[0..15]
[6] PCIE_MTX_GRX_N[0..15]

U17A

PART 1 OF 10

PCI - EXPRESS INTERFACE

PCIE_MTX_GRX_P0 AE30
PCIE_MTX_GRX_N0 AE31

PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28

PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31

PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28

PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31

PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28

PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31

PCIE_MTX_GRX_P7 W29
PCIE_MTX_GRX_N7 V28

PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31

PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28

PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31

PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28

PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31

PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28

PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31

PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30

PCIE_REFCLKP
PCIE_REFCLKN

PERSTB

M92-S2/M92-LP

PCIE_TX0P AH30
PCIE_TX0N AG31

PCIE_TX1P AG29
PCIE_TX1N AF28

PCIE_TX2P AF27
PCIE_TX2N AF26

PCIE_TX3P AD27
PCIE_TX3N AD26

PCIE_TX4P AC25
PCIE_TX4N AB25

PCIE_TX5P Y23
PCIE_TX5N Y24

PCIE_TX6P AB27
PCIE_TX6N AB26

PCIE_TX7P Y27
PCIE_TX7N Y26

PCIE_TX8P W24
PCIE_TX8N W23

PCIE_TX9P V27
PCIE_TX9N U26

PCIE_TX10P U24
PCIE_TX10N U23

PCIE_TX11P T26
PCIE_TX11N T27

PCIE_TX12P T24
PCIE_TX12N T23

PCIE_TX13P P27
PCIE_TX13N P26

PCIE_TX14P P24
PCIE_TX14N P23

PCIE_TX15P M27
PCIE_TX15N M26

PCIE_CALRN
PCIE_CALRP

AA22 PCIE_CALRN 2.0K R149
Y22 PCIE_CALRP 1.27K R119

[6] PCIE_MRX_GTX_P[0..15]
[6] PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C350 16 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C345 16 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C342 16 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C347 16 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C349 16 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C376 16 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C357 16 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C373 16 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C355 16 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C353 16 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C340 16 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C372 16 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C338 16 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C370 16 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C364 16 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C560 16 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C351 16 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C344 16 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C343 16 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C346 16 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C348 16 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C375 16 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C356 16 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C374 16 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C354 16 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C352 16 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C339 16 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C371 16 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C337 16 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C369 16 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C363 16 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C561 16 PCIE_MRX_GTX_C_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

[17] CLK_PCIE_VGA AK30
[17] CLK_PCIE_VGA# AK32

[13] PLTRST_DELAY# R155 1 2 AL27


[6,12,28,29,31,38,39] PLTRST# R158 1 2

(1.1V)


+PCIE_VDDC





MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GP109	CFG2 GP1013	CFG1 GP1012	CFG0 GP1011
128MB		0	0	0
256MB		0	0	1
64MB		0	1	0
512MB		1	0	0




GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	FM8 setting
GPIO0	GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO(1) - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO(2) - BIF_GEN2_EN (5.0 GT/s Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO_5_AC_BATT 0: Battery saving mode + 0.5 V 1: AC (Performance mode) + 3.3 V	0
GPIO6	ATI internal use only	0










U17C
PART 3 OF 10

 <div> <div>QUANTA</div> <div>COMPUTER</div> </div>			
Title			
MEMORY/THERM			
Size	Document Number		Rev
	VM8G		1.
Date:	Tuesday, February 17, 2009	Sheet	21 of 58

DDR2 64MbitX16 MEMORY



QUANTA COMPUTER




M92-S2_DDR2_512M

Document Number VM03



Date: Tuesday, February 17, 2009

Sheet 22 of 58



Rev 1A










TMDP(HDMI) INTERFACE







LVDS INTERFACE








+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



Express Card



*Express Card cage



JAE PX10FS16PH-26P

[34] KSO[0..16]
[34] KS[0..7]

U6

ITE8502E LQFP-128L

KEYBOARD

ADC/DAC

PWM

IR/UART

LPC/FW/H FLASH

EGPC

GPIO

KEYBOARD

ADC/DAC

PWM

IR/UART

LPC/FW/H FLASH

EGPC

GPIO

KSO17/GPC5
KSO16/GPC3
KSO15
KSO14
KSO13
KSO12
KSO11
KSO10
KSO9
KSO8
KSO7
KSO6
KSO5
KSO4
KSO3
KSO2
KSO1
KSO0

KS17
KS16
KS15
KS14
KS13
KS12
KS11
KS10

LPCRST/WU4/GPD2
LPCCLK
LPCFRAME
LAD0
LAD1
LAD2
LAD3

CLKRUN#
IRQ_SERIRQ
SIO_EXT_SMIF
SIO_EXT_SCIF
SIO_A20GATE
LCD_TST
SIO_RCI#
WRST#
NB_MUTE#

SMCLK0/GPB3
SMDAT0/GPB4
SMCLK1/GPC1
SMDAT1/GPC2
SMCLK2/GPF6
SMDAT2/GPF7

PS2CLK0/GPF0
PS2DAT0/GPF1
PS2CLK1/GPF2
PS2DAT1/GPF3
PS2CLK2/GPF4
PS2DAT2/GPF5

CK32K
CK32KE
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
AVCC
AVSS

ITE8512_XTAL1
ITE8512_XTAL2
ITE8512IX_JX

ITE8512_XTAL1
ITE8512IX_JX

VBAT1 VCC
VSTBY1
VSTBY2
VSTBY3
VSTBY4
VSTBY5
VSTBY6

ADC0/GP10
ADC1/GP11
ADC2/GP12
ADC3/GP13
ADC4/GP14
ADC5/GP15
ADC6/GP16
ADC7/GP17

DAC0/GP0
DAC1/GP1
DAC2/GP2
DAC3/GP3
DAC4/GP4
DAC5/GP5

PWM0/GPA0
PWM1/GPA1
PWM2/GPA2
PWM3/GPA3
PWM4/GPA4
PWM5/GPA5
PWM6/GPA6
PWM7/GPA7

TACH0/GPB6
TACH1/GPB7
TMR10/WU2/GPC4
TMR11/WU3/GPC6

RXD/GPB0
TXD/GPB1
CRX0/GPC0
CTX0/GPB2
CRX1/GPH1/D1
CTX1/GPH2/D2

FLFRAME/GPB2/LF
FLRST/GPB3/TM
FLAD3/GPB6
FLAD2/SO
FLAD1/SI
FLAD0/SCE
FLCLK

EGAD/GPE1
EGCS/GPE2
EGCLK/GPE3
GPH3/ID3
GPH4/ID4
GPH5/ID5
GPH6/ID6
GPG1/ID7

R1/WU0/GPD0
R2/WU1/GPD1
WU5/GPE5
RING/PWRFAIL/LPCRST/GPB7
PWRSW/GPE4
GINT/GPD5

ITE8502E
LQFP128-16X16-4-FX2

+RTC CELL
+3.3V_RUN
+3.3V_ALW

HWPG
LCD_CBL_DET#
PBAT_PRES#
SIO_SLP_S5#

PAD T56
PAD T53
ICH_RSMRST#
SIO_PWRBTR#

BREATH_LED#
FAN1_PWM
PWM_VADJ
WLAN_RADIO_DIS#
SCROLL_LED#
CAP_LED#
BEEP

FAN1_TACH
PANEL_BKEN
LID_SW#
SIO_SLP_S3#

BAT1_LED
RUN_ON
IMVP_VR_ON

SUS_ON
ICH_CL_PWROK
EC_FLASH_SPI_DO
EC_FLASH_SPI_DIN
EC_FLASH_SPI_CS

PS_ID
PWROK
IMVP_PWRGD
GFX_ON
USB_SIDE_EN#
BT_RADIO_DIS#

ACAV_IN
CH_AZ_CODECS_RST#
BAT2_LED
MAIN_PWR_SW
LCDVCC_TST_EN

SMBDAT0
SMBCLK0
HWPG
LID_SW#

RUN_ON
SUS_ON
IMVP_VR_ON

LCD_CBL_DET#
LCD_BAK
SMBDAT1
SMBCLK1

EC_FLASH_SPI_CLK_R

Place these RC close to ITE8502

Discrete
Board ID Straps

UMA

USB_SIDE_EN#
1 = Discrete Gfx.
0 = UMA.

BID0	BID1	DisUMA	VM8G
0	0	1	SSI (X00)
0	1	1	PT (X01)
1	0	1	ST (X02)
1	1	1	QT (A00)
0	0	1	(A01)

QUANTA
COMPUTER

Title
ITE8512


Size
Document Number
VM8G

Date: Tuesday, February 17, 2009


Sheet 29 of 58

Rev 1A

16Mbit (2M Byte), SPI



RTC BATTERY



QUANTA COMPUTER

Title

FLASH/RTC

Size





Document Number
VM8G

14



Date: Tuesday, February 17, 2009

Sheet 30 of 58



MiniCard WLAN connector






Bluetooth




External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently





Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.





Place ESD diodes as close as USB connector.




SATA HDD Connector.



SATA ODD Connector.











Touch Pad



KEYBOARD CONNECTOR

[29] KSO[0..16]
[29] KSI[0..7]




100P CAPS CLOSE TO JKB1




Title			TOUCH PAD, BULE TOOTH & FIR
Size	Document Number	Rev	
	VM8G	1A	
Date:	Tuesday, February 17, 2009	Sheet	34 of 58

Keyboard LED




Dash board connector




Power & Suspend.




Keyboard LED




Power Switch




WLAN




HDD activity LED.




Battery status.





Bluetooth activity LED.




Title		
SWITCH, KEYBOARD & LED		
Size	Document Number	Rev
	VM8G	1A
Date:	Tuesday, February 17, 2009	Sheet 35 of 58






Add PC beep for system error circuit No9 10.14
Del PC beep No9 10.15

Speakers conn



Jack Sense






PC BEEP




Change Beep design

AUDIO CODEC






Board to board connector (Modem Card + Cardreader+1394a+ 2 USB Port)



1	2	3	4	5	6	7	8
A							A
B							B
C							C
D							D

			QUANTA COMPUTER		
Title System Reset Circuit					
Size	Document Number VM8G				Rev 1A
Date: Saturday, February 14, 2009			Sheet 40	of 58	





TABLE 1


ADAPTER (W)	TRIP CURRENT (A)
65	3.17
90	4.43
130	6.43
150	7.43
200	9.75
230	11.28




**QUANTA
COMPUTER**



APXE2R5ARA561MF61G (560UF/2.5V/ESR16)
 SIL104R-1R5B (1.5U +/- 30%/ Isat=10A/DCR_max=8.1m Ohm/10X10X3.8)
 IRF8707TRPBF (Vds=30V/Id=9.1A@75deg/Rdson=17.5mOhm)
 IRF8714TRPBF (Vds=30V/ ID=11A@70deg/Rdson=13mOhm/Vsd=1.0V@11A)










D6	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	0	1.500V
0	0	0	0	0	0	1	1.4875
0	0	0	0	1	0	1	1.4375
0	0	0	0	1	1	1	1.4125
0	0	0	1	0	0	0	1.4000
0	0	1	0	0	0	1	1.2875
0	0	1	1	0	0	0	1.2000
0	0	1	1	1	0	0	1.1500
0	1	0	1	0	0	0	1.0000
0	1	0	1	0	1	1	0.9625
0	1	1	1	0	0	0	0.7500
1	0	0	0	1	0	0	0.6500
1	0	1	0	0	0	0	0.5000
1	1	0	0	0	0	0	0.3000


ETQP4LR36WFC (0.36U +/- 20%/ Isat=24A/DCR_max=1.1m Ohm/11.5X10X4)
NTMFS4921NT1G (Vds=30V/Id=10.2A @85deg/Rdson=10.5mOhm)
NTMFS4946NT1G (Vds=30V/ ID=14.6A @85deg/Rdson=5.1mOhm/Vsd=1.0V @ 30A)
EEFSX0D331YR (330UF/2V/ESR9)

DC/DC +3V_ALW/+5V_SUS/+5V_ALW /+15V_ALW







Reserve discharge path




Reserve discharge path





Title RUN POWER SW		
Size VM8G	Document Number	Rev 1A
Date: Tuesday, February 17, 2009	Sheet 46	of 58




Title			DCIN, BATT CONNECTOR
Size	Document Number	Rev	
	VM8G	1A	
Date:	Tuesday, February 17, 2009	Sheet	47 of 58



 QUANTA COMPUTER			
Title SCREW PAD			
Size	Document Number VM8G		
Date: Tuesday, February 17, 2009			Rev 1A
Sheet 48 of 58			



Reserved for EMI.



QUANTA
COMPUTER

Title		
EMI CAP		
Size	Document Number	Rev
VM8G		1A
Date:	Saturday, February 14, 2009	Sheet 50 of 58

