



TWS Shark Bay DIAGRAM

01







Haswell Processor (DDR3)

U23C






U23D




Haswell Processor (POWER)




VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity



Haswell Processor (GND)




Haswell Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number HAS 4/4 (GND)	Rev 1A
Date: Friday, August 16, 2013		Sheet 5 of 43



System PWR_OK(CLG)




Lynx Point (HDA,JTAG,SATA)

RTC Clock 32.768KHz


07

CB USE GREEN CLK




RTC Circuitry(RTC)


RTC Power trace width 20mils.




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)




PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R269 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int_PU)	R267 *1K 4 PCH_GNT3# 8
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable	PCH_INVRMEN R346 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	BBS_BIT0 R565 *1K 4 BBS_BIT1 R622 *1K 4
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK		
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+VCC_HDA_IO R619 *1K 4 ACZ_SYNC +3V power leakage in S3 AC mode. Please always remove pull high. (Intel release document: 已验证 strap pin) 2012/12/17
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int_PD) 1 = Can be Overriden	GPIO33_E ACZ_SDOUT R617 *1K 4 +VCC_HDA_IO
GPIO8	RSVD	RSMRST#	Internal PU	R595 *1K 4 BT_OFF# 9,29
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int_PU)	R598 *1K 4 PLL_ODVR_EN 9
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R256 *1K 4 +3V
SUSCLK / GPIO62	On-die PLL Voltage Regulator	PWROK	0 = Disable 1 = Enable (Int_PU)	PCH_SUSCLK_L R315 *1K 4 R310 *1K 4 +3V

Vender	Size	P/N
AMIC	2MB	AKE38ZN0803 (A25QE16M-F/Q (QE))
WIN	2MB	AKE38FPON03 (W25Q16DVSSIQ)
Socket		DFHS08FS023

NB5	PROJECT : TWS Quanta Computer Inc.		
	Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
	Date: Friday, August 16, 2013		Sheet 7 of 43






Lynx Point (GPIO,VSS_NCTF,RSVD)




HSW BOARD ID SETTING



BOARD_ID0	GPIO44	MODEL_BIT0
BOARD_ID1	GPIO45	MODEL_BIT1
BOARD_ID2	GPIO46	MODEL_BIT2
BOARD_ID3	GPIO4	MODEL_BIT3
BOARD_ID4	GPIO6	MODEL_BIT4
BOARD_ID5	GPIO7	No Dolby=0, Dolby=1
GPIO71	GPIO71	Reserve
GPIO35	GPIO35	Reserve
GPIO49	GPIO49	Reserve
GPIO68	GPIO68	Reserve
GPIO69	GPIO69	Reserve
DGPU_PRSNT	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1




MFG-TEST



Swap GPIO




BIOS_RESP






DGPU_OPT_DIS# GPIO70 Optimus=0, Dis only=1




GFX Present GPIO39 Optimus=1, UMA=0




GPIO Pull-up/Pull-down(CLG)



SV Detect



SATA3GP/GPIO37 TLS Confidentiality



GPIO36 Internal PD



PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A

Date: Friday, August 16, 2013 | Sheet 9 of 43

POWER




POWER





If EC support embedded flash , SPI power must be used S5_0N power rail for EC load code.






Lynx Point (GND)


11









Place these Caps near So-Dimm1.








VREF DQ1 M1 Solution

Place these Caps near So-Dimm1.
10/4: INTEL suggestion






AC8 NC.1
XJ28 NC.2
AJ4 NC.3
AJ5 NC.4
AL11 NC.5
C15 NC.6
D19 NC.7
D20 NC.8
D23 NC.9
H31 NC.10
T8 NC.11
V32 NC.12
X NC.13




For DGPU_PWROK sequence to early issue(B Stage)



PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
A3	N14M-GS - 1/5 (PCIe)	1A
Date: Friday, August 16, 2013 Sheet 14 of 43		

17,18,42 +3V_GFX
15,18,19,20,41 +1.5V_GFX
15,16,42 +1.05V_GFX
2,6,7,8,9,10,12,13,17,21,22,23,24,25,26,28,29,30,31,32,37,38,40 +3V






Table 3. N14M-GS/LP and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production Candidate
				K4W2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production Candidate
				MT41J128M16JT-107G:K	900	1150	Production Candidate
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DFR-110C	1000	N/A	Production Candidate
				H5TQ2G63DFR-111C	900	N/A	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4W4G1646B-HC11	900	N/A	Production Candidate
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA-107G:E	900	N/A	Production Candidate

Table 4. N14M-GS/LP and N14P-GV2 DDR3L Recommended Memories 128Mx16 Configuration.

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3L	Samsung	0xA	1.35 V/ 1.35 V	K4W2G1646E-BY11	900	1204	Production Candidate
	Micron	0x8	1.35 V/ 1.35 V	MT41K128M16JT-107G:K	900	N/A	Production Candidate

Table 5. N14P-GS/LP/GE/GT DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production Candidate
				K4W2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production Candidate
				MT41J128M16JT-107G:K	900	1150	Production Candidate
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DFR-110C	1000	N/A	Production Candidate
				H5TQ2G63DFR-111C	900	N/A	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4W4G1646B-HC11	900	N/A	Production Candidate
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA-107G:E	900	N/A	Production Candidate

Table 6. N14P-GS/LP/GE/GT DDR3L Recommended Memories 128Mx16 Configuration.

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3L	Samsung	0xA	1.35 V/ 1.35 V	K4W2G1646E-BY11	900	1204	Production Candidate
	Micron	0x8	1.35 V/ 1.35 V	MT41K128M16JT-107G:K	900	N/A	Production Candidate




PROJECT : TWS
Quanta Computer Inc.

Size A3	Document Number N14M-GS - 3/5 (Display)	Rev 1A
Date: Friday, August 16, 2013	Sheet 16 of 43	

14,17,18,42
14,15,42

+3V_GFX
+1.05V_GFX



N14P-GV2 ID:

Netname	N14P-GS
ROM_SO	10K PU
ROM_SCLK	5K PU
STRAP0	45K PU
STRAP1	45K PD
STRAP2	15K PD
STRAP3	5K PD
STRAP4	45K PD

U22E
N14M-GS

[MIOA]

[MIOB]



[MISC_GPIO/I2C/JTAG/THER]

[MISC2_ROM]

MULTISTRAP_REF_GND

BUFRST_N

CEC



N14P-GV2 ID: 0x1292

Netname	N14P-GV2
ROM_SO	5K PU
ROM_SCLK	15K PD
STRAP0	45K PU
STRAP1	5K PD
STRAP2	15K PD
STRAP3	5K PD
STRAP4	45K PD

Default: SAM 2G VRAM

VRAM (DDR3 / 1000MHz) Configuration Table		VRAM (DDR3L / 900MHz) Configuration Table	
ROM_SI		ROM_SI	
2G Samsung 128Mx16	45.3K PD	2G Samsung 128Mx16	45.3K PD
2G Hynix 128Mx16	34.8K PD	2G Micron 128Mx16	30.1K PD
4G Samsung 256Mx16	20K PD	4G Samsung 256Mx16	20K PD
4G Micron 256Mx16	10K PD	4G Micron 256Mx16	10K PD

4.99K/F 4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)
 10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1%(0402)
 15K/F 4: CS31502FB24 RES CHIP 15K 1/16W +1%(0402)
 20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)
 30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)
 34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +1%(0402)
 45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +1%(0402)

Logical Strap Bit Mapping

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	PCL_DEVID[4]	SUB_VENDOR	PC_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	FB[0]	SMELT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	SGIO_PADCFG[3]	SGIO_PADCFG[2]	SGIO_PADCFG[1]	SGIO_PADCFG[0]
STRAP2	PCL_DEVID[3]	PCL_DEVID[2]	PCL_DEVID[1]	PCL_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHAN GE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33V

GPIO ASSIGNMENTS

GPIO	Function
GPIO 0	Debug Service Header
GPIO 1	MEM_VDD_CTL/FAN_PWM
GPIO 2	LCD Brightness Control (BL_PWM)
GPIO 3	LCD Power Enable (PPEN)
GPIO 4	LCD Backlight Enable (BLEN)
GPIO 5	NVDD PWM_VID_BOOT_EN
GPIO 6	Remote Sensor Error Correction
GPIO 7	3D STEREO
GPIO 8	GPU Overtemp
GPIO 9	GPU Thermal Alert/FAN_PWM
GPIO 10	FB Vref Control
GPIO 11	NVDD PWM_VID
GPIO 12	PWR_Level AC Detect
GPIO 13	NVDD PS1
GPIO 14	FB_CLAMP_TGL_REG/HPD for IFP AB (not used)
GPIO 15	HPD for IFP C (DP)
GPIO 16	Fan PWM/MEM_VDD_CTL/NVDD PS1/FRAME LOCK
GPIO 17	HPD for IFP D (eDP)
GPIO 18	HPD for IFP E (DP)
GPIO 19	HPD for IFP F (DP)
GPIO 20	<not used>
GPIO 21	<not used>

DDR3 Type	Configuration	Size
Samsung K4W2G1646E-8C11	(2G bits)	128 * 16 x 8 pcs
Quanta P/N: AKD5MGST520		2G
Micron MT41J128M16JT-107G:K	(2G bits)	128 * 16 x 8 pcs
Quanta P/N: AKD5MGSTL06		2G

PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N14M-GS - 4/5 (MISC)	1A
Date: Friday, August 16, 2013	Sheet 17 of 43	

+VGACORE




- PLACE NEAR GPU

PLACE TO GPU CENTER


40 +VGACORE
14,15,16,42 +1.05V_GFX
15,19,20,41 +1.5V_GFX
14,17,42 +3V_GFX
32,37,38,40 +3V



CHANNEL A: 512MB / 1024MB DDR3




CHANNEL B: 256MB/512MB DDR3



CRT PORT


8/24 B stage:change CRT conn PN from "DFDS15FR176"to "DFDS15FR261" for ID




HDMI PORT

close to HDMI conn

Close to HDMI Connector

















PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number RTD2136S	Rev 1
Date: Friday, August 16, 2013	Sheet 22 of 43	




LID Switch

23



PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date: Friday, August 16, 2013	Sheet 23 of 43	

TPM (1.2)**Finger Printer****Accelerometer Sensor(WJ)** IN the center of main board






2,6,7,8,9,10,12,13,14,17,21,22,23,25,26,28,29,30,31,32,37,38,40
4,27,29,31,32,33,34
21,26,28,29,32,37,40


+3V
+3VPCU
+5V



PROJECT : TWS
Quanta Computer Inc.


Size	Document Number	Rev
Custom	TPM/FP/G Sensor	1A
Date:	Friday, August 16, 2013	Sheet 24 of 43





Audio Jack type:
Normal Open
Combo Jack(IPHONE)

26



OSx		Transition Bit Amplitude	
NC(default)		1000	
0		870	
1		1085	
EQx		Equalization dB	
NC(default)		0	
0		7	
1		15	
DEx	OSx=NC	OSx=0	OSx=1
NC	-3.5dB	-2.2dB	-4.4dB
0	-6.0dB	-5.2dB	-6.0dB
1	-8.5dB	-8.9dB	-7.6dB
EN_RXD		DEVICE FUNCTION	
1(default)		Normal operating mode	
0		Sleep mode	
CM		DEVICE FUNCTION	
0(default)		Normal operating mode	
1		Compliance mode	


PV : change for NXP re-driver IC setting

12/21 add R696/R695 for TI signal measure


HOST

USB3.0 re-driver IC


DEVICE






Keyboard Connector




USB3.0/USB2.0 COMBO



Charge USB



Green CLK Circuitry



FOR TPM option



	TPM	Non-TPM
R525	Stuff	NA
U5	AL3NB246000	AL3NB244000



PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	USB3.0/Charge USB/KBD/Green CLK	1A
Date:	Friday, August 16, 2013	Sheet 27 of 43

Hole




EC debug pin



Add for AOAC



non-AOAC	LG	Ra
AOAC	CB	Rb



CLK_33M_DEBUG R61 C89 *33P/50V 4


LG






LED3 (White)



CB

9/4 Intel COMBO card control circuit
1.add R1001,R1002,Q1001
2.add net name"INT_BT_COMBO_EN#" -> "INT_BT_OFF#"






For PCH SMB/DDR Thermal IC/VGA and Cap board




EMI request

EMI request



Vender	Size	P/N
WIN	4MB	AKE39FN0N01 (WIN W25Q32FVSSIQ (QE)
AMIC	4MB	AKE39ZN0800 (AMIC A25QE32M-F (QE))
Socket		DFHS08FS023

Socket: DG008000031



PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number EC (ITE8258E)ROM	Re 1
Date: Friday, August 16, 2013	Sheet 31 of 44	

2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,28,29,30,32,37,38,40
2,4,9,10,27,35,42
4,27,29,32,33,34


+1.05V
+3V
+3VPCU

Left side

Power Button Connector

For LG

Pin1 : +3VPCU(LIDSWITCH PWR)
 Pin2 : POWER LED
 Pin3 : LIDSWITCH
 Pin4 : GND
 Pin5 : GND
 Pin6 : POWERON#





Right side

Power Button Connector(2)


For CB

20120326,B


Pin1 : +3VPCU(LIDSWITCH PWR)
 Pin2 : POWER LED
 Pin3 : LIDSWITCH
 Pin4 : GND
 Pin5 : GND
 Pin6 : POWERON#

**CPU FAN****SATA HDD CONNECTOR**


Bypass CAP close conn

**SATA ODD Connector**


120 mils

**Touch Pad Connector**

	Ra	Rb	JTPCB1	JTPLG1, SW1, SW2
CB	V	X	V	X
LG	X	V	X	V

**MINISATA**

Place Cap close to conn within 100mils






TV Card

USBP12+ 8
USBP12- 8


PROJECT : TWS
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SW/TP/FAN/HDD/ODD/mSATA	1A
Date: Friday, August 16, 2013	Sheet 32 of 43	







+1.05V 2,4,9,10,27,42












 NB5	PROJECT : TWS Quanta Computer Inc.		
	Size Custom	Document Number Dis-charge IC (G5934)	Rev 1A
	Date: Friday, August 16, 2013	Sheet 37 of 43	

Dummy Rc For 2 phase













CPU	Rd	P/N
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16


Place close with VCORE Phase 1 Inductor




Dummy Ra and Ca For 2 phase



For Acoustic




For LG Acoustic



SV 37W CPU
VID1=1.8V
IccMax=55A
Icc_Dyn=35A
Icc_TDC=26A
R_LL=1.5m ohm
OCP~60A

CPU	Ra	Ca	Rb	Rc	Rd	Re	Cout
37W	Dummy	Dummy	POP	Dummy	43.2K	9.09K	330UF/2V
47W	POP	POP	Dummy	POP	66.5K	14.7K	560UF/2V

Place close with
VCORE Hot Spot



+VCC_CORE 4,38

