www.rosefix.com

## **UMA & Optimus Schematics Document**

**Sandy Bridge** 

**Intel PCH** 


2010-10-27


**REV: -1** 

DY :None Installed

UMA:UMA platform installed

OPS:Optimus





שרש פ+	rapping www	n River Schematic Checkli	В		P
Name		chamat C. Notes	st Rev.		<b>1</b>
SPKR	Reboot option at powe			<del>IX (CO</del> H	11
	Default Mode: Interna	l weak Pull-down. CO Disabled: Connect to Vcc3_3	with 8 2=	ko	
	- 10-kΩ weak pull-up	resistor.	wich old	11.32	(
INIT3_3V#	Weak internal pull-up	. Leave as "No Connect".			⊢
GNT3#/GPIO55		ty is not available on Mobile.			
GNT2#/GPIO53 GNT1#/GPIO51		only not required on these signals			
	If pull-ups are used,	they should be tied to the Vo	c3_3power	rail.	⊢
	Enable Danbury: Connec	ct to Vcc3_3 with 8.2-k? weak p	pull-up res	sistor.	(
SPI_MOSI	Digable Danbury Jeft f	loating, no pull-down required	1		
	Disable Danbury Delt 1	loacing, no pull-down required			
	Enable Danburge Connec	et to +NVRAM_VCCQ with 8.2-kohr	m		
	weak	pull-up resistor [CRB has it ]			⊢
NV_ALE		l-kohm no-stuff resistor]			C
	Disable Danbury: Leave	floating (internal pull-down)			
NC_CLE	DMI termination volta	ge. Weak internal pull-up. Do	not pull l	OW.	_
		iptor Security will be overrid			
		sampled on the rising edge of able Intel ME and its features			_
HAD_DOCK_EN#		easure defined in the Flash De d provide appropriate pull-up			1
/GPIO[33]	the desired settings	. If a jumper option is used t	o tie this	signal to GND as	-
		ional strap, the signal should avoid asserting HDA_DOCK_EN#			1
	Note: CRB recommends	1-kohm pull-down for FD Overri	de. There	is an internal	1
	pull-up of 20 kohm fo strapping functions.	r DA_DOCK_EN# which is only en	abled at b	oot/reset for	7
	J				V 1
HDA_SDO	Weak internal pull-do	wn. Do not pull high. Sampled	at rising	edge of RSMRST#.	3
HDA_SYNC		wn. Do not pull high. Sampled			
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher				
	suite with confidentiality				
	Note: This is an un-muxed signal.  This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low.				
	Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.				. 5
					3
GPIO8		ntegrated Clock Enable strap a istor. When this signal is sam			
		locking is enabled, When sampl			1
	Default = Do not cor	negt (floating)			
GPIO27	High(1) = Enables th	ne internal VccVRM to have a c		for	
011027		ed to use on-board filter circu the VccVRM. Need to use on-boar			
	circuits for analog				3
					L
			USB	Table	
			Pair	Device	1
PCIE R	outing		0	Touch Panel / 3G SIM	1
,		•	1	USB Ext. port 1 (HS)	
LANE1	Mini Card2(WWAN	)	2	Fingerprint	1
		,	3	BLUETOOTH	1
LANE2	Onboard LAN	SATA Table	4	Mini Card2 (WWAN)	1
_			I _	I	1

_	<b></b> .	, D	
Proce	ssor Stra	pping Huron River Schematic Checklist	Rev.0_7
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to  1: Embedded DisplayPort.  Enabled - An external Display Port device is  0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de asser $0$ : PEG Wait for BIOS for training	tion

POWER PLANE	VOLTAGE	Voltage Rails  ACTIVE IN	DESCRIPTION	
SV_SO 3D3V_SO 1D8V_SO 1D8V_SO 1D5V_SO 1D5SV_VTT 0D88V_SO 0D75V_SO VCC_CORE 1D8V_VCG_GRECORE 1D8V_VGA_SO 3D3V_VGA_SO 1V_VGA_SO	5V 3.3V 1.8V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	so so	CPU Core Rail Graphics Core Rail	
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only	
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL	
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states	
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx	

	Roucing			
LANE1	Mini Card2(WWAN	)		
LANE2	Onboard LAN	SATA 1		
LANE3	Card Reader	١,		
LANE4	Mini Card1(WLAN	Ы	Pair	
LANE5	USB3.0	П	0	HDD1
LANE6	Intel GBE LAN	Ш	1	HDD2
LANE7	Dock	II	2 3	N/A N/A
		II	4	ODD
LANE8	New Card		5	ESAT

Table					
SATA					
Device					
1					
2					
TA					

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	x
7	x
8	USB Ext. port 4 / E-SATA /US
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

	SMBus ADDRESSES					_	
	I <sup>2</sup> C / SMBus Addresses Device	Ref Des	HURON R Address	IVER OF Hex	lB Bus		
	EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA		
	EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	<variar< th=""><th>nt Name&gt;</th></variar<>	nt Name>
B CHARGER	PCH SMBus SO-DIMMA (SPD) SO-DIMMS (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	Title	<i>緯</i> 2


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Rev -1


**Table of Content** 


LA470 Thursday, December 16, 2010


SSID = CPŬ ww.rosefix.com Signal Routing Guideline: PEG\_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG ICOMPI & PEG RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V VTT CPU1A **0** 24D9R2F-L-GP PEG\_ICOMPI J22 PEG\_IRCOMP\_R R401 1 PEG\_ICOMPO J21 SANDY 19 DMI\_TXN[3:0] >> B27 PEG\_ICOMPO DMI RX#0 B25 A25 DMI\_RX#1 PEG PYNIO 151 PEG RXNI0..151 83 K33 PEG\_RXN15 M35 PEG\_RXN14 L34 PEG\_RXN13 J35 PEG\_RXN12 B24 DMI\_RX#3 PEG\_RX#0 19 DMI\_TXP[3:0] >> PEG RX#1 B28 DMI BYO PEG\_RX#2 B26 DMI\_RX1 DMI\_RX2 PEG RY#3 PEG\_RX#4 J32 DMI PEG\_RX#4
PEG\_RX#5
PEG\_RX#6
H34
PEG\_RXM
H31
PEG\_RXM DMI RX3 PEG\_RX#6
PEG\_RX#7
PEG\_RX#8
PEG\_RX#9
PEG\_RX#9 19 DMI\_RXN[3:0] << DMI TX#0 E22 DMI\_TX#0 F21 DMI\_TX#2 D21 DMI\_TX#3 19 DMI\_RXP[3:0] G22 DMI TX0 D22 DMI\_TX1 PEG\_RX#13
PEG\_RX#14
PEG\_RX#15
PEG\_RX#15 F20 C21 DMI\_TX2 HIC PEG\_RXP[0..15] PEG\_RXM 133 PEG\_RXP1 PEG\_RXM 1.35 PEG\_RXP1 PEG\_RXM 1.45 PEG\_RXP1 PEG\_RXM 1.45 PEG\_RXP1 PEG\_RXM 1.45 PEG\_RXM 1 PEG\_RXP[0..15] 83 19 FDI TXNI7:01 < GRAPI H19 FDI0\_TX#0 E19 FDIO\_TX#1 F18 FDIO TX#3 겁 B21 FDI1\_TX#0 FDI1\_TX#1 C20 匤 FDI1\_TX#2 PEG\_RX10 F32 E17 FDI1 TX#3 19 FDI\_TXP[7:0] << 足 FDI0 TX0 G19 FDI0\_TX1 FDI0\_TX2 Ø PEG\_TXNI0..151 PEG\_RX15
PEG\_TX#0
PEG\_TX#1
PEG\_TX#2
PEG\_TX#2
132
PEG\_C\_TXM12
PEG\_C\_TXM12
129
PEG\_C\_TXM12 >>> PEG\_TXN[0..15] 83 Intel RES G18 FDIO\_TX3 FDI1\_TX0 C401 1 C402 1 C403 1 C404 1 C405 1 B20 C19 SCD1U10V2KX-5GI SCD1U10V2KX-5GI FDI1\_TX1 D19 FDI1 TX2 EXP SCD1U10V2KX-5GP SCD1U10V2KX-5GP PEG. TAM 29 PEG. C TMM!
PEG. TXM 431 PEG. C TMM!
PEG. TXM 530 PEG. C TMM!
PEG. TXM 530 PEG. C TMM
PEG. TXM 330 PEG. C TMM
PEG. TXM 328 PEG. C TMM
PEG. TXM 129 PEG. C TMM
PEG. TXM 627 PEG. C TMM
PEG. TXM 628 PEG. C TMM SCD1U10V2KX-5GP 19 FDI ESYNCO FDI0\_FSYNC J17 C407 1
C408 1
C409 1
C410 1
C411 1
C412 1
C413 1
C414 1
C415 1
C416 1 19 FDI\_FSYNC1 FDI1 FSYNC H20 19 FDI INT FDI INT H Note: FDI0\_LSYNC FDI1\_LSYNC 19 FDL LSYNCO EDP\_ICOMPO and EDP\_COMPIO should not be left 19 FDI\_LSYNC1 H17 floating. PEG\_TX#15 PEG\_TXPI0..151 A18 EDP\_COMPIO EDP\_ICOMPO R402 1 24D9R2F-L-GP 1D05V VTTO-M28 PEG C TXP11
M33 PEG C TXP14
M30 PEG C TXP11
L31 PEG C TXP11
L28 PEG C TXP11
K30 PEG C TXP11 >>> PEG\_TXP[0..15] 83 \_\_\_A17 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP R403 PEG\_TX1 ÔΥ̂ 10KR2J-3-GF Signal Routing Guideline: PEG\_TX2 M30 PEG\_TX3 L31 EDP ICOMPO keep W/S=12/15 mils and routing PEG\_TX3
PEG\_TX4
PEG\_TX6
PEG\_TX6
PEG\_TX6
PEG\_TX7
PEG\_TX8
PEG\_TX7
PEG\_TX8
PEG\_TX7
PEG\_TX8
PEG\_TX7
PEG\_TX8 C420 1 C421 1 C422 1 C423 1 C424 1 C425 1 C426 1 C426 1 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP C15 EDP\_AUX EDP\_AUX# length less than 500 mils. EDP\_COMPIO keep W/S=4/15 mils and routing еDР length less than 500 mils. × C17 × F16 EDP\_TX0 EDP\_TX1 × C16 EDP\_TX2 C428 1 C429 1 C430 1 C431 1 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP G15 EDP\_TX3 If HPD is disabled while eDP interface is still enabled, X C18 X E16 X D16 X F15 EDP\_TX#1 EDP\_TX#2 EDP\_TX#3 connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as SCD1U10V2KX-5G SCD1U10V2KX-5G SCD1U10V2KX-5G EDP\_TX#2 EDP\_TX#3 PEG\_TX15 no connect if entire eDP interface is disabled. (GP) 62.10055.421 2ND = 62.10040.771 NOTE. Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort. Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CPU (PCIE/DMI/FDI) -1 **LA470** Sheet 4





































## www.rosefix.com
















































www.rosefix.com Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. RTS5159 (CARD READER) -1 Date: Thursday, December 16, 2010






www.rosefix.com Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **USB 3.0 Controller** Rev \_-1 Date: Thursday, December 16, 2010







### 5 S3 Power Reduction X01 20091111



36 PS\_S3CNTRL >>>-




### Close to DIMM S3 Power Reduction Circuit SM DRAMPWROK



#### Close to CPU S3 Power Reduction Circuit SM DRAMPWROK

1D5V S3




マVariant Names

「韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

ADAPTER

-1




JV10-CS


Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wu Rd., Heichih,
Taipel Histen 221, Taiwan, R.O.C.

Fite

DCIN\_JACK

Size Document Number LA470 Rev
-1
Date: Thursday, December 16, 2010 Sheet 38 of 97





DY ???


JV10-CS

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichin,
Taipel Hsien 221, Taiwan, R.O.C.


Title

BATT\_CONN

Size Document Number LA470 Rev
-1
Date: Thursday, December 16, 2010 Sheet 39 of 97



### SSID = PWR.Plant.legulitor\_!v3p37 Sefix.com






Wistron Corporation
21F, Rd, Sec. 1, Hean Tal Wu Rd, Heichh,
Tapier Heise 22T, Talwan, R.O.C.


Title


DC/DC 3D3V5V

Size Document Number LA470

Date: Thursdaw, December 16, 2010 Sixest 41 of 97








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC/DC CPU CORE3\_NCP6131


Size Document Number LA470

Pate: Thursday, December 16, 2010 Sheet 44 of 97




Vout=0.704V\*(R1+R2)/R2


	緯創資通 Wistron Corpora 21F, 88, Sec.1, Hsin Tai Wu Rd, Hs Taipei Hsien 221, Taiwan, R.O.C.									
Title	TPS512	18_1D0	5V							
Size	Document Number				Rev					
Date:	Thursday, December 16, 2010	Sheet	45	of	97					



#### RT9026 for 0D75V\_S3




Date: Thursday, December 16, 2010




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title PWM\_1D8V\_RT8015B


Size Document Number LA470 Rev
-1
Date: Thursday, December 16, 2010 Sheet 47 of 97




#### SSID = VIDEO W.rosefix.com LVDS CONNECTOR DCBATOUT\_LCD LVDSA\_DATA0 17 LVDSA\_DATA0# 17 LVDSA\_CLK 17 <del>-</del> LVDSA CLK# 17 3D3V\_S0










#### CAMERA POWER










(Blanking)







SSID = User Incerface

### ITP Connector

H CPURST# use pull-up Resistor close ITP connector 500 mil ( max ), others place near CPU side.



<Variant Name>




### Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **ITP** Document Number Date: Thursday, December 16, 2010


Rev -1

Sheet 55


# SSID = SATA WWW.1 CATA HDD Connector




### **ODD Connector**




#### **SATA Zero Power ODD**






Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. E-SATA Rev -1 Date: Thursday, December 16, 2010



#### **INTERNAL STEREO SPEAKERS**

Port G



Wistron Corporation
21年 現象 Sect. Nain Tai Wi Rd. Haddin,
Tape Halen 22. Tawara, ROC.

Bite


MIC/SPEAKER/AUDIO JACK


Size Documen Number
LA470

Base Thoristicy, December 16, 2010 | Sheet 68 of 97

#### LAN Connector








Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size Document Number
A3 LA470 Rev -1
Date: Thursday, December 16, 2010 Sheet 60 of 97



(Blanking)

Variant Names


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB 3.0 Port


Size Document Number Rev
A3 LA470 -1
Date: Inursday, December 16, 2010 Sheet 62 of 97


ssid = Vser. Interface 1X.COM Bluetooth Module conn. Bluetooth Module 3D3V\_BT\_S020100706 Q3D3V\_S0 U6301 OUT 0R0603-PAD R6301 GND <
<br/>
⟨<<br/>
⟨<br/>
BLUETOOTH\_EN 27 NC#3 ΕN C6302 EC6302 G5240B1T1U-GP 74.05240.A7F 2nd = 74.07534.A7F 3D3V\_BT\_S0 EC6302 put near BLUE1 / all USB put one choke USB PN3 18 USB\_PP3 18 near connector TP6301 by EMI request TPAD14-GP ACES-CON6-1-GP-U1 20.F0772.006 TPAD14-GP TP6309 2nd = 20.F1804.006 TPAD14-GP TP6311 1 3D3V BT TPAD14-GP TP6312 1 USB\_PP3 TPAD14-GP TP6313 1 USB\_PN3 <Variant Name> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, 緯創資通 Taipei Hsien 221, Taiwan, R.O.C. Title **Bluetooth** Document Number Rev Date: Thursday, December 16, 2010 -1 Sheet





ssid = Wireless W.10Sefix.com

### Mini Card Connector(802.11a/b/g/n)










### ssid = KBC WWW.rosefix.com


#### **Internal KeyBoard Connector**

**- ⟨ ⟨ KROW**[0..7] 27





#### \* Membrane Pin Out Top View:

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	0 6	S 7	S 8









<Variant Name>



### Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Rev

-1

Title

**Dubug connector** Size A4 Document Number

Date: Thursday, December 16, 2010 Sheet 71

(Blanking)

(Blanking)

Variant Name>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


Reserved


Size Document Number Rev
A3 LA470 Rev
-1
Date: Inursday, December 16, 2010 Sheet 73 of 97

www.rosefix.com Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **CARD Reader CONN** Rev -1 Date: Thursday, December 16, 2010










### G-Sensor




STMicro LIS34AL: 74.00034.0BZ ADXL335: 74.00335.0BZ


	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM





	緯創資通	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	G-Sei	nsor
Size	Document Number	Rev
Custom	LA47	D  -

















FBCLK Termination place on VRAM side


FBCLK Termination	R8504~R8507
N12P	Sutff 162 ohm 64.16205.6DL
N12M-GE only	Stuff 243 ohm 64.24305.6DL







FBCLK Termination place on VRAM side

Wistron Corporation
The Miles of the Corporation of Transfer Actions, Actions, Transfer and Actions, Transfer







Core Designs

Wistron Corporation
21F, 88, Sec. 1, Hein Tai Will Rd., Histolia,
Taige Hatien 221, Taiwan, R.O.C.

Tife


N12P-Q1/Q3 (5/6): POWER

Stra


Document Number
LA470

LA470

Bits of 87



FB CMD mapping Mode D-N12x



DG requires 4x0.1uF and 8x1.0uF per VRAM chip



### ${\it VIDEO\ FRAME\ BUFFER\ PORT\ A}$


緯創資通


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Tainei Heinn 221, Taiwan R.O.C.


VRAM CHANNEL-A


Size Document Number


A2 LA470















#### VIDEO FRAME BUFFER PORT C

學創資通 Wistron Corporation 21F, 88, Sec. 1, Hein Tal Wu Rd., Heichib. Talpe Helen 221, Talwan, R.O.C. Title VRAM CHANNEL-C

Size Document Number Re
A2 LA470

Date: Thursday December 16, 2010 Rheet 91 of 97




Wistron Corporation
21F, all Sect. I hair To Win Rd. Heachin,
Tapel Hean 221. Taiwan, R.O.C.

Title DC/DC\_VGA CORE\_RT8208A

Size Document Number LA47

Rev. -1

### +3V: \O/3.1V/D 3L AY Tr mofer



#### +3VS to 1.8V Transfer



JV10-CS Wistron Corporation 21F, 88, Sec. 1, Hsin Tei Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 DISCRETE VGA POWER LA470

3.6A

(Blanking)

Wistron Corporation
21F. Rd. Sec. 1, Hain Tai Wis Rd., Heichih,
Taipei Hisim 221, Taiwan, R.O.C.

Fise

LVDS Switch

Size
Document Number
LA470
Date: Institute; Document Number 64 of 97

(Blanking)

