

# LCFC Confidential

## SKYWALKER NM-A831 Rev2.0 Schematic

*Intel KabyLake Processor with DDR4 + PCH-LP*


*NVIDIA N16S-GTR GDDR5 2GB*

*NVIDIA N16P-GT GDDR5 2GB*

*2016-08-24 Rev2.0*

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	COVER PAGE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>SKYWALKER</b>
				Date: Thursday, August 25, 2016	Rev 2.0
				Sheet 1	of 82

# Skywalker KBL U Block Diagram



Voltage Rails ( 0 --> Means ON , X --> Means OFF )

Power Plane				
State	B+ +3VL	+3VALW +5VALW +1VALW +1.8VALW	+2.5V +1.2V +VCC_STG	+5VS +3VS +VCC_CORE +VCC_IO +VCC_SA +VCC_ST +VGA_CORE +3VS_VGA +1.35VS_VGA +3VS_AON +1VS_VGA +0.6VS
S0	0	0	0	0
S3	0	0	0	X
S5 S4/AC Only	0	0	X	X
S5 S4 Battery only	0	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

STATE	SIGNAL	SLP_A#	SLP_S3#	SLP_S4#	SLP_S5#	EC_ON2	EC_ON	SUSP#	SYSON
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	HIGH
S1(Power On Suspend)		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	HIGH
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	HIGH
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	ON	OFF	LOW
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	ON	OFF	LOW

USB2 Port

Port	Device
1	JUSB1 TYPE-C
2	JUSB2
3	JUSB3 Sub board
4	JUSB4
5	Touch Panel
6	BT
7	CMOS
8	IR CAMERA
9	FP/Smart

USB3 Port

Port	Device
1	JUSB1 TYPE-C
2	JUSB2
3	3D CCD
4	JUSB4

PCIE Port

Port	Device
1	GPU
2	GPU
3	GPU
4	GPU
5	CardReader
6	X
7	X
8	X
9	WLAN
10	LAN
11	M.2 SSD
12	M.2 SSD

SATA Port

Port	Device
1	HDD
2	ODD
3	X
4	X

SMBUS Control Table

	SOURCE	Main VGA	BATT (Charger)	SODIMM	WLAN WiMAX	Thermal Sensor	PCH	CP Module	LAN PHY	G sensor	USB Type-C
EC_SMB_CK1 EC_SMB_DA1	IT8580F +3VL	X	V +3VALW	X	X	X	X	X	X	X	X
EC_SMB_CK2 EC_SMB_DA2	IT8580F +3VL	X	X	X	X	X	X	X	X	X	V +3VPD_VDD
EC_SMB_CK3 EC_SMB_DA3	IT8580F +3VS	V +3VS_VGA	X	X	X	V +3VS	V +3V_PCH	X	X	V +3VS_GS	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3V_PCH	X	X	X	X	X	X	V +5VS	X	X	X
PCH_SML1CLK PCH_SML1DAT	PCH +3V_PCH	X	X	X	X	X	X	X	X	X	X

BOM Structure Table

BOM Structure	NOTE
PCB@	For PCB load BOM
XDP@	Debug port
UMA@	UMA SKU ID
DIS@	Optimus SKU ID
DIMM2@	For DIMM2 function
DIMM1@	For DIMM1 function
TYPEC@	For USB Type-C function
ME@	ME Connector
EMC@	For EMC function
EMC_2D@	For EMC function
EMC_NS@	For EMC function
RF_NS@	For RF function
S2G@	For VRAM Strap
CHA@	For VRAMA function
CHB@	For VRAMB function
RANKA@	GPU DDR5 Setting
X76@	GPU VRAM Setting
3DCCD@	3D Camera Setting
VGA@	VGA Setting
MUX@	MUX Setting
ODD@	ODD Setting
TPM@	Trusted Platform Module (TPM)
MIRROR@	For mirror function
NGC6@	For VGA Non GC6 function
GC6@	For VGA GC6 function




DP & HDMI

VGA

EDP


[SKL PDG]EDP\_RCOMP Pull up to VCCIO via 24.9 ohm resistor  
[SKL PDG]EDP\_RCOMP  
1. Trace width=20 mils, Spacing=25mil, Max length=100mils  
2. RC1 close to MCP

DDPB\_CTRLDATA, DDPC\_CTRLDATA Internal PD 20K



20160202  
Install RC4,RC6 to fix dual display issue

DDPB_CTRLDATA	Port B Detected	This signal has an integrated weak pull-down (20 K $\Omega$ nominal) resistor. When this signal is pulled up to VCC3_3 through a 1-3.6 K $\Omega$ $\pm$ 5% resistor at the rising edge of PCH_PPWROK the Digital Display Port B will be detected.
DDPC_CTRLDATA	Port C Detected	This signal has an integrated weak pull-down (20 K $\Omega$ nominal) resistor. When this signal is pulled up to VCC3_3 through a 1-3.6 K $\Omega$ $\pm$ 5% resistor at the rising edge of PCH_PPWROK the Digital Display Port C will be detected.





[SKL PDG]EDP\_HPD Pull down to ground via 100k ohm resistor

[SKL PDG]For DP required

20160824  
Change RC5 from @ to TYPEC\_NS@  
(Only for Non Type-C SKU)





XDP_TCLK	RC29	1	DCI@	2	0.0402 5%	PCH_JTAGX
XDP_TDI	RC30	1	DCI@	2	0.0402 5%	PCH_JTAG_TDI
XDP_TDO	RC31	1	DCI@	2	0.0402 5%	PCH_JTAG_TDO
XDP_TMS	RC32	1	DCI@	2	0.0402 5%	PCH_JTAG_TMS
XDP_TRST#	RC33	1	DCI@	2	0.0402 5%	PCH_JTAG_TRST#

Close to UC1

### Termination option

<b>XDP_TCLK</b>
PROC_TCK Termination: 51 ohm +/- 5% pull down to GNG (Ground) Placed to within 200ps (1100 mil) or PROC_TCK pin
<b>PCH_JTAG_TDO</b>
PCH_JTAG_TDO Termination: 51ohm +/- 5% pull up to VccSTG or equivalent. Placed to within 200ps (1100 mil) or PCH_JTAG_TDO pin

TABLE	Pin	Interleave	Non-Interleave
Block 0	AL71	DDR0_DQ[0]	DDR0_DQ[0]
	AL88	DDR0_DQ[1]	DDR0_DQ[1]
	AN68	DDR0_DQ[2]	DDR0_DQ[2]
	AN69	DDR0_DQ[3]	DDR0_DQ[3]
	AL70	DDR0_DQ[4]	DDR0_DQ[4]
	AL89	DDR0_DQ[5]	DDR0_DQ[5]
	AN70	DDR0_DQ[6]	DDR0_DQ[6]
	AN71	DDR0_DQ[7]	DDR0_DQ[7]
	AR70	DDR0_DQ[8]	DDR0_DQ[8]
	AR88	DDR0_DQ[9]	DDR0_DQ[9]
	AU71	DDR0_DQ[10]	DDR0_DQ[10]
	AU88	DDR0_DQ[11]	DDR0_DQ[11]
	AR71	DDR0_DQ[12]	DDR0_DQ[12]
	AR89	DDR0_DQ[13]	DDR0_DQ[13]
	AU70	DDR0_DQ[14]	DDR0_DQ[14]
	AU89	DDR0_DQ[15]	DDR0_DQ[15]
Block 2	BB66	DDR0_DQ[16]	DDR0_DQ[16]
	AW66	DDR0_DQ[17]	DDR0_DQ[17]
	AW69	DDR0_DQ[18]	DDR0_DQ[18]
	AY63	DDR0_DQ[19]	DDR0_DQ[19]
	BA66	DDR0_DQ[20]	DDR0_DQ[20]
	AY66	DDR0_DQ[21]	DDR0_DQ[21]
	BA63	DDR0_DQ[22]	DDR0_DQ[22]
	BB63	DDR0_DQ[23]	DDR0_DQ[23]
	BA61	DDR0_DQ[24]	DDR0_DQ[24]
	AW61	DDR0_DQ[25]	DDR0_DQ[25]
	BB69	DDR0_DQ[26]	DDR0_DQ[26]
	AW69	DDR0_DQ[27]	DDR0_DQ[27]
	BB61	DDR0_DQ[28]	DDR0_DQ[28]
	AY61	DDR0_DQ[29]	DDR0_DQ[29]
	BA69	DDR0_DQ[30]	DDR0_DQ[30]
	AY69	DDR0_DQ[31]	DDR0_DQ[31]
Block 4	AY39	DDR0_DQ[32]	DDR0_DQ[32]
	AW39	DDR0_DQ[33]	DDR0_DQ[33]
	AY37	DDR0_DQ[34]	DDR0_DQ[34]
	AW37	DDR0_DQ[35]	DDR0_DQ[35]
	BB39	DDR0_DQ[36]	DDR0_DQ[36]
	BA39	DDR0_DQ[37]	DDR0_DQ[37]
	BA37	DDR0_DQ[38]	DDR0_DQ[38]
	BB37	DDR0_DQ[39]	DDR0_DQ[39]
	AY36	DDR0_DQ[40]	DDR0_DQ[40]
	AW36	DDR0_DQ[41]	DDR0_DQ[41]
	AY33	DDR0_DQ[42]	DDR0_DQ[42]
	AW33	DDR0_DQ[43]	DDR0_DQ[43]
	BB36	DDR0_DQ[44]	DDR0_DQ[44]
	BA36	DDR0_DQ[45]	DDR0_DQ[45]
	BA33	DDR0_DQ[46]	DDR0_DQ[46]
	BB33	DDR0_DQ[47]	DDR0_DQ[47]
Block 6	AY31	DDR0_DQ[48]	DDR0_DQ[48]
	AW31	DDR0_DQ[49]	DDR0_DQ[49]
	AY29	DDR0_DQ[50]	DDR0_DQ[50]
	AW29	DDR0_DQ[51]	DDR0_DQ[51]
	BB31	DDR0_DQ[52]	DDR0_DQ[52]
	BA31	DDR0_DQ[53]	DDR0_DQ[53]
	AA29	DDR0_DQ[54]	DDR0_DQ[54]
	BB29	DDR0_DQ[55]	DDR0_DQ[55]
	AY27	DDR0_DQ[56]	DDR0_DQ[56]
	AW27	DDR0_DQ[57]	DDR0_DQ[57]
	AY26	DDR0_DQ[58]	DDR0_DQ[58]
	AW26	DDR0_DQ[59]	DDR0_DQ[59]
	BB27	DDR0_DQ[60]	DDR0_DQ[60]
	BA27	DDR0_DQ[61]	DDR0_DQ[61]
	BA26	DDR0_DQ[62]	DDR0_DQ[62]
	BB26	DDR0_DQ[63]	DDR0_DQ[63]

TABLE	Pin	Interleave	Non-Interleave
Block 0	AM70	DDR0_DQSN[0]	DDR0_DQSN[0]
	AM69	DDR0_DQSP[0]	DDR0_DQSP[0]
	AT69	DDR0_DQSN[1]	DDR0_DQSN[1]
	AT70	DDR0_DQSP[1]	DDR0_DQSP[1]
Block 2	BA64	DDR0_DQSN[2]	DDR0_DQSN[2]
	AY64	DDR0_DQSP[2]	DDR0_DQSP[2]
	AY60	DDR0_DQSN[3]	DDR0_DQSN[3]
	BA60	DDR0_DQSP[3]	DDR0_DQSP[3]
Block 4	BA38	DDR0_DQSN[4]	DDR0_DQSN[4]
	AY38	DDR0_DQSP[4]	DDR0_DQSP[4]
	AY34	DDR0_DQSN[5]	DDR0_DQSN[5]
	BA34	DDR0_DQSP[5]	DDR0_DQSP[5]
Block 6	BA30	DDR0_DQSN[6]	DDR0_DQSN[6]
	AY30	DDR0_DQSP[6]	DDR0_DQSP[6]
	AY26	DDR0_DQSN[7]	DDR0_DQSN[7]
	BA26	DDR0_DQSP[7]	DDR0_DQSP[7]

TABLE	Pin	DDR3L	LPDDR3	DDR4
Block 0	BA51	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]
	BB54	DDR0_MA[3]	DDR0_CAA[1]	DDR0_MA[3]
	BA52	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]
	AY52	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]
	AW52	DDR0_MA[7]	DDR0_CAA[4]	DDR0_MA[7]
	AY55	DDR0_BA[2]	DDR0_CAA[5]	DDR0_BG[8]
	AW54	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]
	BA54	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]
	BA55	DDR0_MA[15]	DDR0_CAA[8]	DDR0_ACT#
	AY54	DDR0_MA[14]	DDR0_CAA[9]	DDR0_BG[1]
Block 1	AU46	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]
	AU48	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]
	AT46	DDR0_WE#	DDR0_CAB[2]	DDR0_MA[14]
	AU50	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]
	AU52	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]
	AY51	DDR0_MA[2]	DDR0_CAB[5]	DDR0_MA[2]
	AT48	DDR0_BA[1]	DDR0_CAB[6]	DDR0_BA[1]
	AT50	DDR0_MA[10]	DDR0_CAB[7]	DDR0_MA[10]
	BB50	DDR0_MA[1]	DDR0_CAB[8]	DDR0_MA[1]
	AY50	DDR0_MA[9]	DDR0_CAB[9]	DDR0_MA[9]
Block 2	BA50	DDR0_MA[3]	Not Used	DDR0_MA[3]
	BB52	DDR0_MA[4]	Not Used	DDR0_MA[4]






TABLE	Pin	Interleave	Non-Interleave
Block 1	AF66	DDR1_DQ[0]	DDR0_DQ[16]
	AF64	DDR1_DQ[1]	DDR0_DQ[17]
	AK66	DDR1_DQ[2]	DDR0_DQ[18]
	AK64	DDR1_DQ[3]	DDR0_DQ[19]
	AF68	DDR1_DQ[4]	DDR0_DQ[20]
	AK67	DDR1_DQ[5]	DDR0_DQ[21]
	AK67	DDR1_DQ[6]	DDR0_DQ[22]
	AK68	DDR1_DQ[7]	DDR0_DQ[23]
	AF70	DDR1_DQ[8]	DDR0_DQ[24]
	AF68	DDR1_DQ[9]	DDR0_DQ[25]
	AH71	DDR1_DQ[10]	DDR0_DQ[26]
	AH68	DDR1_DQ[11]	DDR0_DQ[27]
	AF71	DDR1_DQ[12]	DDR0_DQ[28]
	AF68	DDR1_DQ[13]	DDR0_DQ[29]
	AH70	DDR1_DQ[14]	DDR0_DQ[30]
	AH68	DDR1_DQ[15]	DDR0_DQ[31]
Block 3	AT68	DDR1_DQ[16]	DDR0_DQ[48]
	AU68	DDR1_DQ[17]	DDR0_DQ[49]
	AP66	DDR1_DQ[18]	DDR0_DQ[50]
	AN66	DDR1_DQ[19]	DDR0_DQ[51]
	AP68	DDR1_DQ[20]	DDR0_DQ[52]
	AT66	DDR1_DQ[21]	DDR0_DQ[53]
	AU66	DDR1_DQ[22]	DDR0_DQ[54]
	AU66	DDR1_DQ[23]	DDR0_DQ[55]
	AT61	DDR1_DQ[24]	DDR0_DQ[56]
	AU61	DDR1_DQ[25]	DDR0_DQ[57]
	AP60	DDR1_DQ[26]	DDR0_DQ[58]
	AN60	DDR1_DQ[27]	DDR0_DQ[59]
	AN61	DDR1_DQ[28]	DDR0_DQ[60]
	AP61	DDR1_DQ[29]	DDR0_DQ[61]
	AT60	DDR1_DQ[30]	DDR0_DQ[62]
	AU60	DDR1_DQ[31]	DDR0_DQ[63]
Block 5	AU40	DDR1_DQ[32]	DDR1_DQ[16]
	AT40	DDR1_DQ[33]	DDR1_DQ[17]
	AT37	DDR1_DQ[34]	DDR1_DQ[18]
	AU37	DDR1_DQ[35]	DDR1_DQ[19]
	AR40	DDR1_DQ[36]	DDR1_DQ[20]
	AP40	DDR1_DQ[37]	DDR1_DQ[21]
	AP37	DDR1_DQ[38]	DDR1_DQ[22]
	AR37	DDR1_DQ[39]	DDR1_DQ[23]
	AT33	DDR1_DQ[40]	DDR1_DQ[24]
	AU33	DDR1_DQ[41]	DDR1_DQ[25]
	AU30	DDR1_DQ[42]	DDR1_DQ[26]
	AT30	DDR1_DQ[43]	DDR1_DQ[27]
	AR33	DDR1_DQ[44]	DDR1_DQ[28]
	AP33	DDR1_DQ[45]	DDR1_DQ[29]
	AR30	DDR1_DQ[46]	DDR1_DQ[30]
	AP30	DDR1_DQ[47]	DDR1_DQ[31]
Block 7	AU27	DDR1_DQ[48]	DDR1_DQ[48]
	AT27	DDR1_DQ[49]	DDR1_DQ[49]
	AT26	DDR1_DQ[50]	DDR1_DQ[50]
	AU26	DDR1_DQ[51]	DDR1_DQ[51]
	AP27	DDR1_DQ[52]	DDR1_DQ[52]
	AN27	DDR1_DQ[53]	DDR1_DQ[53]
	AN26	DDR1_DQ[54]	DDR1_DQ[54]
	AP26	DDR1_DQ[55]	DDR1_DQ[55]
	AT22	DDR1_DQ[56]	DDR1_DQ[56]
	AU22	DDR1_DQ[57]	DDR1_DQ[57]
	AU21	DDR1_DQ[58]	DDR1_DQ[58]
	AT21	DDR1_DQ[59]	DDR1_DQ[59]
	AN22	DDR1_DQ[60]	DDR1_DQ[60]
	AP22	DDR1_DQ[61]	DDR1_DQ[61]
	AP21	DDR1_DQ[62]	DDR1_DQ[62]
	AN21	DDR1_DQ[63]	DDR1_DQ[63]

TABLE	Pin	Interleave	Non-Interleave
Block 1	AH66	DDR1_DQSN[0]	DDR0_DQSN[2]
	AH65	DDR1_DQSP[0]	DDR0_DQSP[2]
	AG69	DDR1_DQSN[1]	DDR0_DQSN[3]
	AG70	DDR1_DQSP[1]	DDR0_DQSP[3]
Block 3	AR66	DDR1_DQSN[2]	DDR0_DQSN[6]
	AR65	DDR1_DQSP[2]	DDR0_DQSP[6]
	AR61	DDR1_DQSN[3]	DDR0_DQSN[7]
	AR60	DDR1_DQSP[3]	DDR0_DQSP[7]
Block 5	AT38	DDR1_DQSN[4]	DDR1_DQSN[2]
	AR38	DDR1_DQSP[4]	DDR1_DQSP[2]
	AT32	DDR1_DQSN[5]	DDR1_DQSN[3]
	AR32	DDR1_DQSP[5]	DDR1_DQSP[3]
Block 7	AR25	DDR1_DQSN[6]	DDR1_DQSN[6]
	AR27	DDR1_DQSP[6]	DDR1_DQSP[6]
	AR22	DDR1_DQSN[7]	DDR1_DQSN[7]
	AR21	DDR1_DQSP[7]	DDR1_DQSP[7]

TABLE	Pin	DDR3L	LPDDR3	DDR4
Block 1	AY48	DDR1_MA[5]	DDR1_GAA[0]	DDR1_MA[5]
	AP30	DDR1_MA[6]	DDR1_GAA[1]	DDR1_MA[6]
	BA48	DDR1_MA[7]	DDR1_GAA[2]	DDR1_MA[7]
	BA48	DDR1_MA[8]	DDR1_GAA[3]	DDR1_MA[8]
	AP48	DDR1_MA[9]	DDR1_GAA[4]	DDR1_MA[9]
	AP62	DDR1_MA[10]	DDR1_GAA[5]	DDR1_MA[10]
	AN50	DDR1_MA[11]	DDR1_GAA[6]	DDR1_MA[11]
	AN48	DDR1_MA[12]	DDR1_GAA[7]	DDR1_MA[12]
	AN53	DDR1_MA[13]	DDR1_GAA[8]	DDR1_MA[13]
	AN52	DDR1_MA[14]	DDR1_GAA[9]	DDR1_MA[14]
Block 2	BA43	DDR1_MA[15]	DDR1_GAB[0]	DDR1_MA[15]
	AY43	DDR1_MA[16]	DDR1_GAB[1]	DDR1_MA[16]
	AY44	DDR1_MA[17]	DDR1_GAB[2]	DDR1_MA[17]
	AW44	DDR1_MA[18]	DDR1_GAB[3]	DDR1_MA[18]
	BA44	DDR1_MA[19]	DDR1_GAB[4]	DDR1_MA[19]
	AY47	DDR1_MA[20]	DDR1_GAB[5]	DDR1_MA[20]
	BA44	DDR1_MA[21]	DDR1_GAB[6]	DDR1_MA[21]
	AW46	DDR1_MA[22]	DDR1_GAB[7]	DDR1_MA[22]
	AY46	DDR1_MA[23]	DDR1_GAB[8]	DDR1_MA[23]
	BA46	DDR1_MA[24]	DDR1_GAB[9]	DDR1_MA[24]
Block 3	BA46	DDR1_MA[25]	Not Used	DDR1_MA[25]
	BA47	DDR1_MA[26]	Not Used	DDR1_MA[26]
	BA47	DDR1_MA[27]	Not Used	DDR1_MA[27]
	BA47	DDR1_MA[28]	Not Used	DDR1_MA[28]

[23] DDR\_B\_D[0..63]

UC1C

SKL\_ULT

DDR\_B\_D0 AF65  
DDR\_B\_D1 AF64  
DDR\_B\_D2 AK65  
DDR\_B\_D3 AK64  
DDR\_B\_D4 AF66  
DDR\_B\_D5 AF67  
DDR\_B\_D6 AK67  
DDR\_B\_D7 AK66  
DDR\_B\_D8 AF70  
DDR\_B\_D9 AF68  
DDR\_B\_D10 AH71  
DDR\_B\_D11 AH68  
DDR\_B\_D12 AF71  
DDR\_B\_D13 AF69  
DDR\_B\_D14 AH70  
DDR\_B\_D15 AH69  
DDR\_B\_D16 AT66  
DDR\_B\_D17 AU66  
DDR\_B\_D18 AP65  
DDR\_B\_D19 AN65  
DDR\_B\_D20 AN66  
DDR\_B\_D21 AP66  
DDR\_B\_D22 AT65  
DDR\_B\_D23 AU65  
DDR\_B\_D24 AU61  
DDR\_B\_D25 AU61  
DDR\_B\_D26 AP60  
DDR\_B\_D27 AN60  
DDR\_B\_D28 AN61  
DDR\_B\_D29 AP61  
DDR\_B\_D30 AT60  
DDR\_B\_D31 AU60  
DDR\_B\_D32 AU40  
DDR\_B\_D33 AT40  
DDR\_B\_D34 AT37  
DDR\_B\_D35 AU37  
DDR\_B\_D36 AR40  
DDR\_B\_D37 AP40  
DDR\_B\_D38 AP37  
DDR\_B\_D39 AR37  
DDR\_B\_D40 AT33  
DDR\_B\_D41 AU33  
DDR\_B\_D42 AU30  
DDR\_B\_D43 AR33  
DDR\_B\_D44 AR33  
DDR\_B\_D45 AP33  
DDR\_B\_D46 AR30  
DDR\_B\_D47 AP30  
DDR\_B\_D48 AU27  
DDR\_B\_D49 AT27  
DDR\_B\_D50 AT26  
DDR\_B\_D51 AU26  
DDR\_B\_D52 AP27  
DDR\_B\_D53 AN27  
DDR\_B\_D54 AN26  
DDR\_B\_D55 AP26  
DDR\_B\_D56 AT22  
DDR\_B\_D57 AR22  
DDR\_B\_D58 AU21  
DDR\_B\_D59 AT21  
DDR\_B\_D60 AN22  
DDR\_B\_D61 AP21  
DDR\_B\_D62 AP21  
DDR\_B\_D63 AN21



SKYLAKE-U\_BGA1356  
REV = 1  
@

DDR1\_CKN[0] AN45  
DDR1\_CKN[1] AN46  
DDR1\_CKN[2] AP45  
DDR1\_CKN[3] AP46  
DDR1\_CKE[0] AN56  
DDR1\_CKE[1] AN55  
DDR1\_CKE[2] AP53  
DDR1\_CKE[3] X  
DDR1\_CS[0] BB42  
DDR1\_CS[1] AY42  
DDR1\_ODT[0] BA42  
DDR1\_ODT[1] AW42  
DDR1\_MA[5] DDR1\_CAA[0] DDR1\_MA[5]  
DDR1\_MA[9] DDR1\_CAA[1] DDR1\_MA[9]  
DDR1\_MA[6] DDR1\_CAA[2] DDR1\_MA[6]  
DDR1\_MA[8] DDR1\_CAA[3] DDR1\_MA[8]  
DDR1\_MA[7] DDR1\_CAA[4] DDR1\_MA[7]  
DDR1\_MA[12] DDR1\_CAA[5] DDR1\_MA[12]  
DDR1\_MA[11] DDR1\_CAA[6] DDR1\_MA[11]  
DDR1\_MA[15] DDR1\_CAA[7] DDR1\_MA[15]  
DDR1\_MA[14] DDR1\_CAA[8] DDR1\_MA[14]  
DDR1\_MA[13] DDR1\_CAB[0] DDR1\_MA[13]  
DDR1\_CAS# DDR1\_CAB[1] DDR1\_MA[15]  
DDR1\_WE# DDR1\_CAB[2] DDR1\_MA[14]  
DDR1\_RAS# DDR1\_CAB[3] DDR1\_MA[16]  
DDR1\_BA[0] DDR1\_CAB[4] DDR1\_BA[0]  
DDR1\_MA[2] DDR1\_CAB[5] DDR1\_MA[2]  
DDR1\_BA[1] DDR1\_CAB[6] DDR1\_BA[1]  
DDR1\_MA[10] DDR1\_CAB[7] DDR1\_MA[10]  
DDR1\_MA[1] DDR1\_CAB[8] DDR1\_MA[1]  
DDR1\_MA[0] DDR1\_CAB[9] DDR1\_MA[0]  
DDR1\_MA[3] DDR1\_MA[3]  
DDR1\_MA[4] DDR1\_MA[4]  
DDR1\_DQSN[0] DDR0\_DQSN[2]  
DDR1\_DQSP[0] DDR0\_DQSP[2]  
DDR1\_DQSN[1] DDR0\_DQSN[3]  
DDR1\_DQSP[1] DDR0\_DQSP[3]  
DDR1\_DQSN[2] DDR0\_DQSN[6]  
DDR1\_DQSP[2] DDR0\_DQSP[6]  
DDR1\_DQSN[3] DDR0\_DQSN[7]  
DDR1\_DQSP[3] DDR0\_DQSP[7]  
DDR1\_DQSN[4] DDR1\_DQSN[2]  
DDR1\_DQSP[4] DDR1\_DQSP[2]  
DDR1\_DQSN[5] DDR1\_DQSN[3]  
DDR1\_DQSP[5] DDR1\_DQSP[3]  
DDR1\_DQSN[6] DDR1\_DQSN[6]  
DDR1\_DQSP[6] DDR1\_DQSP[6]  
DDR1\_DQSN[7] DDR1\_DQSN[7]  
DDR1\_DQSP[7] DDR1\_DQSP[7]  
DDR1\_ALERT# AN43  
DDR1\_PAR AP43  
DRAM\_RESET# AT13  
DDR1\_RCOMP0 AR18  
DDR1\_RCOMP1 AT18  
DDR1\_RCOMP2 AU18

DDR\_B\_DDRCLK0\_1866M# AN45  
DDR\_B\_DDRCLK1\_1866M# AN46  
DDR\_B\_DDRCLK0\_1866M# AP45  
DDR\_B\_DDRCLK1\_1866M# AP46  
DDR\_B\_CKE0 AN56  
DDR\_B\_CKE1 AN55  
DDR\_B\_CS0# BB42  
DDR\_B\_CS1# AY42  
DDR\_B\_ODT0 BA42  
DDR\_B\_ODT1 AW42  
DDR\_B\_MA5 AY48  
DDR\_B\_MA9 AP50  
DDR\_B\_MA6 BA48  
DDR\_B\_MA8 BB48  
DDR\_B\_MA7 AP48  
DDR\_B\_BG0 AP52  
DDR\_B\_MA12 AN50  
DDR\_B\_MA11 AN48  
DDR\_B\_ACT\_N AN53  
DDR\_B\_BG1 AN52  
DDR\_B\_MA13 BA43  
DDR\_B\_MA15 AY43  
DDR\_B\_MA14 AY44  
DDR\_B\_MA16 AW44  
DDR\_B\_BA0 BB44  
DDR\_B\_BA1 AY47  
DDR\_B\_MA10 AW46  
DDR\_B\_MA1 AY46  
DDR\_B\_MA0 BA46  
DDR\_B\_MA4 BA47  
DDR\_B\_DQS#0 AH66  
DDR\_B\_DQS0 AH65  
DDR\_B\_DQS#1 AG69  
DDR\_B\_DQS1 AG70  
DDR\_B\_DQS#2 AR66  
DDR\_B\_DQS2 AR65  
DDR\_B\_DQS#3 AR61  
DDR\_B\_DQS3 AR60  
DDR\_B\_DQS#4 AT38  
DDR\_B\_DQS4 AR38  
DDR\_B\_DQS#5 AT32  
DDR\_B\_DQS5 AR32  
DDR\_B\_DQS#6 AR25  
DDR\_B\_DQS6 AR27  
DDR\_B\_DQS#7 AR22  
DDR\_B\_DQS7 AR21




DDR\_B\_ALERT\_N AN43  
DDR\_B\_PARITY AP43  
DDR4\_DRAMRST\_N AT13  
SM\_RCOMP0 AR18  
SM\_RCOMP1 AT18  
SM\_RCOMP2 AU18

[KBL PDG]for DDR4 COMPENSATION  
DDR\_RCOMP[0] Pull down 121 ohm resistor  
DDR\_RCOMP[1] Pull down 80.6 ohm resistor  
DDR\_RCOMP[2] Pull down 100 ohm resistor






[KBL PDG]Manufacturing Mode Jumper  
 1. If strap is sampled low, the security measures defined in the Flash Descriptor will be in effect (default)  
 2. If sampled high, the Flash Descriptor Security will be overridden.




Note:  
 SPKR (PC\_BEEP) has an integrated weak pull-down resistor (20 K ohm nominal) to disable Top-Block Sway by default.


To enable Top-Block Swap, this signal should be pulled up to V3.3S through a 1k to 2.2 Kohm 5% resistor.




Note:  
 Internal PD 20K



Note:  
 HDA\_SDO should only be asserted high via external pull-up to 3.3A rail in manufacturing/debug environments ONLY.



Note:  
 Internal PD 20K




[SKL PDG] internal SD card




Not support internal SD card. Remove SD\_RCOMP

# RTC External Circuit

+RTCBATT, +RTCVCC  
Trace width = 20mils





# JCMOS, JME Setting, Need Under DDR Door




Place RC176,177,178,209 close together

M.2 SSD	[42]	CLK_PCIE_SSD#	CLK_PCIE_SSD#
	[42]	CLK_PCIE_SSD	CLK_PCIE_SSD
	[42]	CLKREQ_PCIE1_SSD	CLKREQ_PCIE1_SSD
WLAN	[48]	CLK_PCIE_WLAN#	CLK_PCIE_WLAN#
	[48]	CLK_PCIE_WLAN	CLK_PCIE_WLAN
	[48]	CLKREQ_PCIE2_WLAN#	CLKREQ_PCIE2_WLAN#
LAN	[56]	CLK_PCIE_LAN#	CLK_PCIE_LAN#
	[56]	CLK_PCIE_LAN	CLK_PCIE_LAN
	[56]	CLKREQ_PCIE3_LAN#	CLKREQ_PCIE3_LAN#
VGA	[25]	CLK_PCIE_VGA#	CLK_PCIE_VGA#
	[25]	CLK_PCIE_VGA	CLK_PCIE_VGA
	[25]	CLKREQ_PCIE4_VGA#	CLKREQ_PCIE4_VGA#
CR	[49]	CLK_PCIE_CR#	CLK_PCIE_CR#
	[49]	CLK_PCIE_CR	CLK_PCIE_CR
	[49]	CLKREQ_PCIE5_CR#	CLKREQ_PCIE5_CR#

[SKL PDG]External pull-up resistor required if used for CLKREQ# functionality.




[SKL PDG]  
1.Space > 15mils  
2.No trace under crystal  
3.Place on opposit side of MCP for temp influence  
4.The exact capacitor values for C1 and C2 must be based on the crystal maker recommendations  
Typical values for C1 and C2 are 18 pF, based on crystal load of 12.5 pF.










20160127  
Change CC7/CC8 to 6.8p by vender suggestion

[SKL PDG]  
1.A 24 MHz crystal with crystal frequency tolerance and stability of +/-30 ppm  
2.Two External Load Capacitors (Ce1 and Ce2)  
3.A 1-Mohm bias resistor (Rf)





# Functional Strap Definitions



L:Disable Intel ME Crypto TLS cipher suite (no confidentiality).  
 \*H:Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality).Support Intel AMT with TLS and Intel SBA (Small Business Advantage) with TLS.













Security Classification		LC Future Center Secret Data		Title	
Issued Date		2015/09/01		Deciphered Date	
				2016/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				KBL(8/16):SYSTEM PM	
					
Size		Document		Number	
Custom		SKYWALKER		Rev	
				2.0	
Date:		Thursday, August 25, 2016		Sheet	
				12 of 82	

















	USB Port Number
USB_OC0#	Port1
USB_OC1#	Port2
USB_OC2#	Port3
USB_OC3#	Reserve







### Reserve for Sense Resistor












Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	KBL(15/16):CSI-2/EMMC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Rev 2.0
Size Custom	Document Number	SKYWALKER				
Date:	Thursday, August 25, 2016	Sheet	19	of	82	




<b>CFG0 : Stall Reset Sequence after PCU PLL Lock until de-asserted</b> 1 : No Stall 0 : Stall	
<b>CFG4 : eDP Enable</b> 1 : Disabled 0 : Enabled	






8MB(64Mb)

[SKL]SPIO\_CS0#: SPI FLASH  
SPIO\_CS1#: SPI FLASH  
SPIO\_CS2#: SPI TPM




Place RC194,195,196,197 close together



Near SPI ROM




Mirror Code



Close to SPI ROM (UC8M1).



4MB(32Mb) Reserve








Place RC203,204,205,206 close together



Near SPI ROM





Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP[8:0] DDR0_DQSN[8:0] DDR1_DQSP[8:0] DDR1_DQSN[8:0]	<b>Data Strobes:</b> Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/R5	Dif	The 9th signals[8] are applicable for UDIMM/SODIM module with ECC in S and H-processor line processors

Place 10uF/1uF decoupling cap, 4 near each side of the DIMM connector close to VDD pins.  
330uF placeholder

Place decoupling cap on DRAM side.

Place decoupling on the VTT plane close to SODIMM

Layout Node:  
Place Close DIMMs

SPD Address = 2H

Place decoupling cap close to DIMM

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP(8:0)	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/R5	DIFF	The 9th signals(8) are applicable for UDIMM/SODIM module with ECC in S and H-processor line processors

Security Classification: LC Future Center Secret Data

Issued Date: 2015/09/01

Deciphered Date: 2016/12/31

Title: DDR4 CH-B PRIMARY

Size: Custom

Document Number: SKYWALKER

Date: Thursday, August 25, 2016

Rev 2.0

Page 23 of 82

**Place 10uF/1uF decoupling cap, 4 near each side of the DIMM connector close to VDD pins.  
330uF placeholder**

**Place decoupling cap on DRAM side.**

**Place decoupling on the VTT plane close to SODIMM**

**Layout Node:  
Place Close DIMMs**

**SPD Address = 2H**

**Place decoupling cap close to DIMM**

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQSP(8:0)	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	DDR4/R5	DIFF	The 9th signals(8) are applicable for UDIMM/SODIM module with ECC in S and H-processor line processors

**Security Classification**

**LC Future Center Secret Data**

**Issued Date** 2015/09/01 **Deciphered Date** 2016/12/31


**Title** **DDR4 CH-B PRIMARY**







**Size** Custom **Document Number** **SKYWALKER** **Rev** 2.0


**Date:** Thursday, August 25, 2016 **Sheet** 23 of 82




5		4		3		2		1	

















NVDD Decoupling			FBVDDQ Decoupling		
Capacitor Type	GB4B-128		Capacitor Type	GB4B-128/GDDR5	
NV DG	Actual		NV DG	Actual	
4.7uF_0603	15	15	0.1uF_0402	4	4
1uF_0402	8	8	1uF_0603	4	4
22uF_0805	14	14	4.7uF_0603	4	4
4.7uF_0805	2	2	10uF_0805	2	2
330uF_7343	2	2	22uF_0805	2	2



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	036_N16P-Q1/Q3(6/6): GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	SKYWALKER
				Date:	Thursday, August 25, 2016
				Sheet	30 of 82
				Rev	2.0













GPIO	I/O	Functional Description	I/O Termination
GPI00	o	FB Enable for GC6 2.0, Open source	10K pull-down
GPI01	o	Memory voltage control	Pull-up/pull down to set the FBVDD/Q boot voltage
GPI02	o	Panel Backlight PWM Brightness Control	100K pull down
GPI03	o	Panel Power Enable	100K pull down
GPI04	o	Panel Backlight Enable	100K pull down
GPI05	o	GPU Power Sequence for GC6 2.0, Open Drain	10k pull-up to 3V3_AON
GPI06	i	GPU wake signal for GC6 2.0	10k pull-up to 3V3_AON
GPI07	o	3D Vision L/R signal	100K pull down
GPI08	o	System side PCIe reset monitor	10k pull-up to 3V3_AON
GPI09	I/O	Active low thermal alert, open drain	10k pull-up to 3V3_AON
GPI010	o	Memory VREF Control	100K pull down
GPI011	o	GPU Core VDD PWM control signal	
GPI012	i	AC power detect or power supply overdraw input	100k pull-up to 3V3_AON
GPI013	o	Phase Shedding	10K pull-up to 3V3_AON to enable two phase
GPI014	i	Hot Plug Detect for IFPA used as DisplayPort for IFPAB when used as Dual Link DVI	
GPI015	i	Hot Plug Detect for IFPC	
GPI016	i	Active Low Frame Lock, Open Drain	10k pull-up to 3V3_AON
GPI017	i	Hot Plug Detect for IFPD	
GPI018	i	Hot Plug Detect for IFPE	
GPI019	i	Hot Plug Detect for IFPF or for IFPB when used as DisplayPort	
GPI020	o	Reserved	
GPI021	o	GPU PCIe self-reset control, Open Drain	10k pull-up to 3V3_AON
OVERT	I/O	Catastrophic Over Temperature	100k pull-up to 3V3_AON













BLANK

Security Classification	LC Future Center Secret Data			Title <b>Blank</b>			
Issued Date	2015/09/01	Deciphered Date	2016/12/31				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>SKYWALKER</b>	Rev 2.0	
				Date:	Thursday, August 25, 2016	Sheet	35 of 82







### LCDVDD Circuit




### Touch Panel




### CMOS Camera







### CMOS USB Port




### IR camera USB Port



### 3D CCD USB Port







### eDP CONN.







BLANK

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	BLANK		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev 2.0
				Custom	SKYWALKER	
				Date:	Thursday, August 25, 2016	Sheet 38 of 82



Only for 15'  
CRT Connector



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	CRT CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>SKYWALKER</b>
				Date:	Thursday, August 25, 2016
				Sheet	39 of 82
				Rev	2.0











Table 7. CFG1/CFG2 pin definitions


Pin value	System behavior
00	Compliant HPD behavior
01	Most interoperable (non-compliant) HPD behavior
10	Most interoperable (non-compliant) HPD behavior
11	(Default) Compliant behavior






### Auto Mode DP Higher Priority


### Pass Through Mode




20160419  
1. Connect MUX\_SW to PCH, display priority control by BIOS  
2. Add R961 0 ohm and unstaff RX15.

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	Mux IC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	SKYWALKER	2.0
Date: Thursday, August 25, 2016				Sheet	41 of 82	


### SATA HDD CONN.




### SATA HDD CONN.



### M.2 SSD(SATA/PCIE)








Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	SATA HDD		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size	Document	Number	SKYWALKER		Rev	2.0
Custom						
Date:		Thursday, August 25, 2016		Sheet	42	of 82











## USB3 PORT2

## POWER SWITCH




## PORT4






BLANK

Security Classification	LC Future Center Secret Data			Title <b>BLANK</b>		
Issued Date	2015/09/01	Deciphered Date	2016/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>SKYWALKER</b>	Rev 2.0
				Date:	Thursday, August 25, 2016	Sheet 45 of 82




BLANK

Security Classification	LC Future Center Secret Data			Title			
Issued Date	2015/09/01	Deciphered Date	2016/12/31	GBE LAN PHY			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	SKYWALKER	Rev 2.0
				Date:	Thursday, August 25, 2016	Sheet 46 of 82	






BLANK

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	RJ45 CONN		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	
				SKYWALKER		Rev 2.0
				Date:	Thursday, August 25, 2016	Sheet 47 of 82




# TYPE-A NGFF SLOT FOR WLAN 3.2H CONNECTOR







Load Switch  
+5VALW To +5VS  
+3VALW To +3VS



+1VALW to +VCC\_IO\_AP & +VCC\_ST




Security Classification	LC Future Center Secret Data			Title	DC V TO VS/ V-PCH/VM	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	Size	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Custom	SKYWALKER	2.0
				Date:	Thursday, August 25, 2016	Sheet 50 of 82







## PC Beep




## EXT. MIC/LINE IN

Apple --> EXT\_MIC\_A, HGND B  
Nokia --> EXT\_MIC\_B, HGND A




## HeadPhone/LINE OUT




## Speaker OUT



## SPK CONN.











BLANK

Security Classification	LC Future Center Secret Data			Title <b>BLANK</b>		
Issued Date	2015/09/01	Deciphered Date	2016/12/31			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>SKYWALKER</b>	Rev 2.0
				Date:	Thursday, August 25, 2016	Sheet 53 of 82



Security Classification		LC Future Center Secret Data		Title			
Issued Date		2015/09/01		Deciphered Date			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.							
Size		Document		Number		Rev	
Custom						2.0	
						KENOBI	
Date:		Thursday, August 25, 2016		Sheet		54 of 82	






20160414  
1. Swap L35 by layout request

20160414  
1. Delete D30,D37 and add D72-D80 for layout placement  
2. Add U20 (OVP protection circuit)


20160419  
1. Co-lay F11

20160421  
1. Change C502 to 50V rating





Security Classification		LC Future Center Secret Data				Title			
Issued Date		2015/09/01		Deciphered Date		2016/12/31		TYPE-C_MUX	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.									
Size		Document Number		SKYWALKER		Rev		2.0	
Custom									
Date:		Thursday, August 25, 2016				Sheet		55 of 82	





CLT1	CLT2	CLT3	ILIM_SEL	MOD
0	0	0	X	<b>DCH</b> OUT held low
* 1	1	1	1	<b>CDP</b> Data Connected and Port Power Mgt. Function Active
* 1	1	1	0	<b>SDP2</b> Data Connected
* 1	1	0	X	<b>SDP1</b> Data Connected
0	1	0	X	<b>SDP1</b> Data Connected
1	0	0	X	<b>DCP_Short</b> Device Forced to stay in DCP BC 1.2 charging mode
1	0	1	X	<b>DCP_Divider</b> Device Forced to stay in DCP Divider 1 Charging Mode
* 0	1	1	X	<b>DCP_Auto</b> Data Disconnected and Port Power Mgt. Function Active
0	0	1	X	<b>DCP_Auto</b> Data Disconnected and Power Wake Function Active



1. AC Capacitor place on Sub/B

Vcc		3.3V +/- 5%			
RE1		100K +/- 1%			
Board ID	RE2	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	Phase
0	0K +/- 5%	0 V	0 V	0 V	SDV
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	FVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	SIT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	SVT
4	4.7K +/- 5%	0.141 V	0.148 V	0.155 V	
5	24K +/- 5%	0.612 V	0.638 V	0.664 V	

20160419  
Change RE2 to 18K  
for SIT board ID

All capacitors close to EC

Close to EC

minimum trace width 12 mil

IT8586E/AX  
LQFP-128L

EXTERNAL SERIAL FLASH

SPI Flash ROM

UART

GPIO

SM Bus

WAKE UP

GPIO

Please don't place any PU Resistor on GPG[7:2]  
(Reserve hardware strapping)

1. Version CX : Don't Support Mirror Code
  2. Version DX/EX/FX : Support Mirror Code
- "H" --> Enable  
"L" --> Disable (Default)


TPM IC



TABLE				
Pin No	TCG PTP Spec (v36)	Infosec SLB967VQ1.2 FW 6.10	ST Micro ST30HTPM2E32AAB9	Navctos NFCT653LB0VX
1	VDD	VDD	NC	VSB
2	GND	GND	GND	NC
3	GPIO	NC	NC	GP1/GPI02
4	GPIO	NC	PP	PF
5	NC	NC	NC	TEST
6	VNC/GPIO	GPIO	NC	GPIO3
7	GPIO/VDD	PP	GPIO	NC
8	VDD	VDD	NC	VDD
9	GND	GND	NC	GND
10	VNC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	Reserved
13	VNC/GPIO	NC	NC	GPIO4
14	VDD	VDD	NC	VDD
15	NC	NC	NC	DNC
16	GND	NC	NC	GND
17	SPI_RST#	RST#	SPI_RST#	SPI_RST#
18	SPI_IRQ#	IRQ#	SPI_IRQ#	SPI_IRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	CS#	SPI_CS#	SCS#
21	MOSI	MOSI	MOSI	MOSI
22	VDD	VDD	VPS	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	(SERIRQ)
28	NC	NC	NC	DNC
29	VNC/GPIO	NC	NC	GPIO0
30	VNC/GPIO	NC	NC	GPIO1
31	VNC	NC	NC	NC
32	GND	GND	NC	GND

Follow THP1\_SWG\_SIT\_EC005, update TPM table

NOTE:  
Check timing sequence in SDV phase.




[12,28,42,48,49,56,57] PLT\_RST#

[11,57] SERIRQ  
[11,21] SPI\_SI  
[11,21] SPI\_SO  
[11] SPL\_CS2#\_TPM  
[11,21] SPL\_CLK


SERIRQ R169 1 2 0 0402 5% SERIRQ\_R  
SPL\_SI R170 1 TPM@ 2 33 0402 5% SPL\_SI\_R  
SPL\_SO R171 1 TPM@ 2 33 0402 5% SPL\_SO\_R  
SPL\_CS2#\_TPM R172 1 TPM@ 2 33 0402 5% SPL\_CS2\_R  
SPL\_CLK R174 1 TPM@ 2 33 0402 5% SPL\_CLK\_L  
PLT\_RST# TP16 1 GPIO04 13 17


NOTE:  
Follow the SPI topology layout guidelines in the relevant Intel Platform Design Guide.



P/N	ADDR_SEL	Address
LIS3DSHTR	H L	32h (W) & 33h (R) 30h (W) & 31h (R)
KX023-1025	H L	3Eh (W) & 3Fh (R) 3Ch (W) & 3Dh (R)


P/N	Mode Selection
H	I2C Mode
L	SPI Mode




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	G SENSOR		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number  <b>SKYWALKER</b>	
Date:		Thursday, August 25, 2016		Sheet	59 of 82	




RTC CONN.




KB CONN




*FAN CONN.*




*FingerPrint CONN.*




*PWR BTN*



### ***Lid Switch***




Thermal Sensor  
placed near by VRAM




Address 1001\_101xb

Internal pull up 1.2K to 1.5V  
R for init i d t her m l shut do wnt e mp


Close to U1




Close to +VCC\_CORE




Close JDIMM1&JDIMM2





REMOTE2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"






Security Classification		LC Future Center Secret Data		<div>Title</div> <div>Thermal Sensor</div> <div></div>		
Issued Date	2015/09/01	Deciphered Date	2016/12/31			
<div>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</div>				Size	Document Number	Rev 2.0
				Custom	<b>SKYWALKER</b>	
Date:		Thursday, August 25, 2016		Sheet	62	of 82

## Track point




## Click Pad



Security Classification	LC Future Center Secret Data			Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	CP/TPOINTCONN.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom	Document Number <b>SKYWALKER</b>
					Date: Thursday, August 25, 2016	Rev 2.0
					Sheet 63	of 82



Screw Hole





Center Zero

PCB Fedical Mark PAD





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/09/01	Deciphered Date	2016/12/31	P68-PLM/SCREW HOLE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number SKYWALKER
				Date: Thursday, August 25, 2016	Rev 2.0
				Sheet 64	of 82







PRT7 under CPU bottom side for CPU thermal protection  
This is for thermal team request




Security Classification	LC Future Center Secret Data			Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	BATTERY CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					<div>Size Custom</div> <div>Document Number</div> <div>Skywalker</div> <div>Rev 2.0</div>
Date:	Thursday, August 25, 2016	Sheet	66	of	83







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Rev
				Custom	2.0
				Skywalker	
				Date:	Thursday, August 25, 2016
				Sheet	68 of 83






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1.2V/+0.6VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>Skywalker</b>
				Date:	Thursday, August 25, 2016
				Sheet	69 of 83
				Rev	2.0






+VCC\_CORE  
TDC= 21A  
IccMAX=31A  
OCP = 36A

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+VCC_CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	Rev 2.0
				Date:	Thursday, August 25, 2016	Sheet 71 of 83

**Skywalker**



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+VCC_GT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number
				Skywalker	
				Date:	Thursday, August 25, 2016
				Sheet	72 of 83
				Rev	2.0

5 4 3 2 1

D

C

B

A


5 4 3 2 1

D

C

B

A










Security Classification		LC Future Center Secret Data	
Issued Date	2013/08/05	Deciphered Date	2014/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title		LCFC	
+VCC_SA			
Size Custom	Document Number	Skywalker	
Date:	Thursday, August 25, 2016	Sheet	73 of 83
		Rev	2.0



Based on PDDG rev 0.7 Table 5-1.






Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	PROCESSOR DECOUPLING	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number <b>Skywalker</b>
				Date:	Thursday, August 25, 2016
				Sheet	74 of 83
				Rev	2.0



Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/08	Deciphered Date	2013/08/05	VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number <b>Skywalker</b>
				Date: Thursday, August 25, 2016	Sheet 75 of 99







Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/01	Deciphered Date	2014/08/01	+1VALW			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom Document Number		Rev 2.0	
				Date: Thursday, August 25, 2016		Sheet 76 of 83	



**+1.8VALW**  
**TDC: 1A**  
**Fsw: 1MHz**





Security Classification		LC Future Center Secret Data		Title		
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1.8VALW		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	Rev 2.0
				Skywalker		
				Date:	Thursday, August 25, 2016	Sheet 77 of 83

**Skywalker**




+2.5V  
TDC: 2A  
Fsw: 1MHz



Security Classification		LC Future Center Secret Data				Title  +2.5V				
Issued Date		2013/08/05	Deciphered Date		2014/12/31					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Size	Document	Number	Rev	
						Custom	Skywalker			2.0
Date:		Thursday, August 25, 2016				Sheet	78	of	83	








**Power Supply Schematic Details:**

- Input:** B+ (Pin 28) and VDDQPWRGD (Pin 25).
- 3V Regulator:** SYX198DQNC\_QFN10\_3X3, outputting +3VS.
- +1.35VSP Regulator:** PU803, outputting +1.35VSP.
- +1.35VS\_VGA Output:** Derived from +1.35VSP through a series of capacitors and resistors.
- Key Components:** PR811 (100K\_0402\_1%), PR812 (200K\_0402\_1%), PC817 (0.1U\_0402\_16V), PC818 (10U\_0805\_25V), PC841 (10U\_0805\_25V), PC819 (10U\_0805\_25V), PC844 (0.1U\_0402\_25V), PC820 (4.7U\_0402\_6.3V6-M), PC821 (4.7U\_0402\_6.3V6-M), PC822 (0.1U\_0603\_25V7K), PC824 (330P\_0402\_50V), PC825 (22U\_0805\_6.3V6-M), PC826 (22U\_0805\_6.3V6-M), PC827 (22U\_0805\_6.3V6-M), PC828 (22U\_0805\_6.3V6-M), PC839 (22U\_0805\_6.3V6-M), PC840 (22U\_0805\_6.3V6-M), PC829 (2200P\_0402\_25V), PC830 (0.1U\_0402\_25V6), PR813 (0.0603\_5%), PR814 (0.0402\_5%), PR815 (100K\_0402\_1%), PR816 (0.0402\_5%), PR817 (1K\_0402\_1%), PR818 (30.1K\_0402\_1%), PR819 (24K\_0402\_1%).

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1.35VS_VGA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number
				Custom	Skywalker
				Date:	Thursday, August 25, 2016




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2013/08/05	Deciphered Date	2014/12/31	+1.05VS_ VGA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number	Rev 2.0	
				Skywalker			
				Date: Thursday, August 25, 2016		Sheet 80 of 99	





BLANK

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/09/01	Deciphered Date	2016/12/31	XXXX		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev 2.0
				Custom	SKYWALKER	
				Date:	Thursday, August 25, 2016	Sheet 82 of 82