Compal Confidential

ZAWBA/ZAWBB
DIS M/B Schematics Document


AMD Beema SQC with DDR31

AMD Jet LE


2014-03-03


LA-B291P

REV: 1.0



Security Classification	cation Compal Secret Data			Compal Electronics, Inc.		
Issued Date 2014/03/03 Deciphered Date 2015/03/03		Title	Cover Bage	7		
		ONICS, INC. AND CONTAINS CONFIDENTIAL	Size	Cover Page Document Number Rev	4	
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.					LA-B291P	
				Date:	Monday, March 03, 2014 Sheet 1 of 46	7





Jet LE VRAM STRAP

		X76 @					X7	6 @
		Vendor UV5, UV6, UV7, UV8	ID	PS_3[3]	PS_3[2]	PS_3[1]	R_pu RV21	R_pd RV24
1GBytes	ZZZ09 JH1G@	Hynix 2048Mbits SA00006H400 128Mx16 H5TC2G63FFR-11C	0	0	0	0	NC	4.75K
1GBytes	ZZZ10 JM1G@	Micron 2048Mbits SA000067500 128Mx16 MT41J128M16JT-093G:K	1	0	0	1	8.45K	2K
1GBytes	ZZZ11 JS1G@	Samsung 2048Mbits SA000068U40 128Mx16 K4W2G1646Q-BC1A	2	0	1	0	4.53K	2K
2GBytes	ZZZ12 JH2G@	Hynix 4096Mbits SA00006E800 256Mx16 H5TC4G63AFR-11C	3	0	1	1	6.98K	4.99K
2GBytes	ZZZ13 JS2G@	Samsung 4096Mbits SA000076P00 256Mx16 K4W4G1646D-BC1A	4	1	0	0	4.53K	4.99K
2GBytes	ZZZ14 JM2G@	Micron 4096Mbits SA000077K00 256Mx16 MT41J256M16HA-093G:E	5	1	0	1	3.24K	5.62K
2GBytes	ZZZ08 JM2G2@	Micron 4096Mbits SA000065D00 256Mx16 MT41K256M16HA-107G:E	6	1	1	0	3.4K	10K
1GBytes	ZZZ16 JM1G20	Micron 2048Mbits SA00005XB00 128Mx16 MT41K128M16JT-107G:K	7	1	1	1	4.75K	NC









"Jet" has the following requirements with regards to power-supply sequencing to avoid damaging the ASIC:

· All the ASIC supplies must reach their respective nominal voltages within 20ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all rails is 50 mV/µs.

• It is recommended that the 3.3-V rail ramp up frist.

• It is recommended that the 0.95-V rail reach at least 90% of its now than 2ms from the start of VDDC ramping up.

. The power rails that are shared with other components on the system should be gated for the dGPU so that when dGPU is powered down (for example AMD PowerXpressTM idla state), all the power rails are removed from the dGPU.

The gate circuits must meet the slew rate requirement (such as \leq 50mV/us)

· VDDC and VDD_CT should not ramp up simultaneously. For example, should reach 90% before VDD CT starts to ramp up (or vice versa

· For power down, reversing the ramp-up sequence is recommended





VDD_CT(+1.8VGS)


REFCLK			
Straps Reset Straps Valid			
Global ASIC Reset	·		

R_pu (Ω)	R_pd (Ω)	Bits [3:1]			
NC	4750	000			
8450	2000	001			
4530	2000	010			
6980	4990	011			
4530	4990	100			
3240	5620	101			
3400	10000	110			
4750	NC	111			
Note: 0402 1% resistors are requir					


Security Classification Compal Electronics, Inc. Compal Secret Data Issued Date Deciphered Date VGA Notes List THE SHET OF ENGNEEDING DRAWNO BY THE PROPRIETARY PROPRIETY OF COMMAL ELECTRONICS, NO. AND CONTINUE CONTRIBUTION BY THAT SHE THAN FOR THE THROUGHT FOR THE THOUGHT FOR THE THROUGHT FOR SHET AND FOR THE THROUGHT FOR THE PROPRIETATION TO CONTRIBUTE OF THE THROUGHT FOR THE PROPRIETATION TO CONTRIBUTE FOR THROUGHT FOR THROU LA-B291P






















+VGA_CORE		10uF	2.2uF	1uF	0.1uF
VDDC	TBD	_	16	4	_
VDDCI	3.5A	,	16	4	•

+0.95VGS		10uF	1uF	0.1uF
PCIE_VDDC	1A	1	5(1@)	0
BIF_VDDC	0.8A	0	1(1@)	0
SPLL_VDDC	100mA	0	1	1

+1.35VGS		10uF	1uF	0.1uF	0.01uF
VDDR1	1.5A	5(3@)	5	5	0

+1.8VGS		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	0
MPLL_PVDD	130mA	2	1	0
SPLL_PVDD	75mA	0	1	0
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	0	1	0
+TSVDD	13mA	0	1	0
+DP_VDDR		1	1	0
+DP_VDDC		0	1	1

+3VGS		10uF	1uF	0.1uF
VDDR3	25mA	0	1	0



Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SCIENT INFORMATION. THIS SHEET MAY NOT BE TRANSPERED FROM THE CUSTORY OF THE COMPETENT DIVISION OF PAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, TO

Deciphered Date

2015/03/03


Compal Electronics, Inc.

JET/TOPAL(4/5)_PWR

LA-B291P

Security Classification

Issued Date



DDR3L Memory Channel Rank 0:A0 http://shop65127737.taobao.com PX@ RV63 4.99K_0402_1% PX@ RV62 4.99K_0402_1% DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7 <15,17> M_BA0 <15,17> M_BA1 <15,17> M_BA2 <15> M_CLK0 <15> M_CLK#0 <15> M_CKE0 <15> VRAM_ODT0 <15> M_CS0B#0 <15> M_RAS#0 <15> M_CAS#0 <15> M_WE#0 <15,17> DRAM_RST SINGLE RANK: RV102, RV103 install 40.2 ohm(SR@) DUAL RANK: RV102, RV103 install 80.6 ohm (DR@) Compal Electronics, Inc. Security Classification Compal Secret Data Issued Date Deciphered Date JET/TOPAL DDR3L A1 Rank 0 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SCIENT INFORMATION. THIS SHEET MAY NOT BE TRANSPERED FROM THE CUSTORY OF THE COMPETENT DIVISION OF PAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, TO LA-B291P







