# **Compal Confidential**

**Schematics Document** 


NIWE1

Arrandale

with Intel IBEX PEAK-M core logic

REV: 0.3

Security Classification	Con		Compal Electronics,La	td.						
Issued Date	2008/03/25	Title	Cover Sheet							
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	G DRAWING IS THE PROPRIETARY PROPERT IATION. THIS SHEET MAY NOT BE TRANSFERI ITHORIZED BY COMPAL ELECTRONICS, INC. I OSED TO ANY THIRD PARTY WITHOUT PRI	ED FROM THE CUSTODY OF T NEITHER THIS SHEET NOR TH	HE COMPETENT DIVISION OF R&D IE INFORMATION IT CONTAINS	Size Custor	Document Number LA-5751	Sheet	1	of	51	Rev 0.3



# DDR3 Voltage Rails

power plane	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +1.8VS +0.75VS +1.05VS
so	0	0	0	0
s3	0	0	0	x
S5 S4/AC	0	0	X	X
S5 S4/ Battery only	0	x	х	X
S5 S4/AC & Battery don't exist	х	x	x	x

#### **SMBUS Control Table**

SIVIDUS CU	1111 01 18	abic											_
	SOURCE	RAM M2	BATT	KE926	SODIMM	CLK CHIP	WLAN WWAN	N10x Thermal Sensor	N10x	Cap sensor board	NEW CARD	РСН	
SMB_EC_CK1 SMB_EC_DA1	KB926 +3VALW	X	+3VALW	Х	X	X	X	X	X	X	X	X	1
SMB_EC_CK2 SMB_EC_DA2	KB926 +3VALW	X	Х	Х	X	X	X	Х	X	X	X	V +3VALW	*
SMBCLK SMBDATA	PCH +3VALW	V +3VALW	X	X	V +3VS	V +3VS	X	X	Х	X	V +3VS	X	
SML0CLK SML0DATA	PCH +3VALW	X	X	Х	X	X	X	X	Х	X	X	X	
SML1CLK SML1DATA	PCH +3VALW	X	X	V +3VALW	X	X	X	V +3VS	X	V +3VS	X	X	K

## **I2C / SMBUS ADDRESSING**

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	10100000
DDR SO-DIMM 1	A4	10100100
CLOCK GENERATOR (EXT.)	D2	11010010

# @ FUNCTION

Structure	Description	NON-USE
45@	45 BOM	
BT@	Blue Tooth function	
3 <b>G</b> @	3G function (WWAN)	
CAP@	CAP Sensor function	
CMOS@	CMOS CAMERA function	
ESATA@	E-SATA function	
HDMI@	HDMI function (UMA or DIS)	
UMA HDMI@	HDMI function (UMA only)	
<b>x</b> 760	X76 BOM	
100@	10/100 LAN function	
GIGA@	GIGA LAN function	
UMA@	UMA only (Arrandale)	
DIS@	DIS only (Arrandale)	

# PCIE PORT LIST PORT DEVICE

1	
2	WLAN
3	LAN
4	3G
5	NEW CARD
6	
7	

# USB PORT LIST

PORT	DEVICE
0	RIGHT SIDE
1	LEFT SIDE
2	CMOS
3	LEFT SIDE
4	RIGHT SIDE
5	CARD READER
6	
7	
8	WIRELESS
9	
10	NEW CARD
11	BT
12	
13	3G

# SKU

Arrandale(dGPU) DIS only	DIS@	
Arrandale(iGPU)  UMA only	UMA@	

Security Classification						pal Electronics.	. Inc.
Issued Date	2008/03/24	Deciphered Date	2008/04/	Title	•		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS. INC. AND CONTAINS CONFIDENTIAL						MB Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				Size	Document Number		Rev

AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODO OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL EXCEPTIONICS, INC. NETHER THIS SHEET NOT THE HOPFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

B LA-5751 0.3
Date: Thursday, October 29, 2009 | Sheet 3 of 51

## VGA and DDR3 Voltage Rails (N11x GPIO)

V GA ai	וע טטו	VOILE	age Rails (NTIX GFIO)
GPIO	I/O	ACTIVE	Function Description
GPIO0	N/A	N/A	
GPIO1	IN	-	Hot plug detect for IFP link C
GPIO2	OUT	н	Panel Back-Light brightness(PWM capable)
GPIO3	OUT	Н	Panel Power Enable
GPIO4	OUT	н	Panel Back-Light On/Off (PWM)
GPIO5	OUT	-	GPU VID0
GPIO6	OUT	-	GPU VID1
GPIO7	OUT	N/A	
GPIO8	I/O	N/A	
GPIO9	OUT	N/A	
GPIO10	OUT	N/A	
GPIO11	I/O	-	Reserve 10K pull low.
GPIO12	IN	N/A	
GPIO13	OUT	N/A	
GPIO14	OUT	-	Reserve 10K pull low.
GPIO15	IN	N/A	
GPIO16	OUT	N/A	
GPIO17	IN	-	PAD
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GP1019	IN	N/A	


## Performance Mode P0 TDP at Tj = 102 C\* (DDR3)

					•			•	•									
	GPU (4)	Mem (1,5)	NVCLK /MCLK		NVVDE	)	FB\ (1.5	VDD (V)	FBVE (GPU (1.5V	+Mem)	PCI E (1.05) (6)	xpress V)	I/O ar PLLV (1.8V)	'DD	I/O ar PLLV (1.05)	'DD	Oth (3.3	·
Products	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N11M-GE1 64bit 512MB DDR3	14.02	2.16	TBD	TBD	12.9	12.26	0.66	0.99	1.3	1.95	530	0.56	84	0.15	140	0.15	38	0.13


## GPIO5 GPIO6


	Device ID	0	31
N11M-GE1/LP1 (40nm)	0x0A7D		_


-	GPU_VID0	GPU_VID0 GPU_VID1 V		P-State		
+	0	0	0.8V	Deep P12		
	0	1	0.85V	P8		
	1	1	1.03V	P0		





Security Classification Compal Secret Data					Compal Electronics, In-	c.
Issued Date 2009/03/16 Deciphered Date 2010/03/15					VCA Notes List	
THIS SHEET OF ENGINEERING D	RAWING IS THE PROPRIETARY PROPERTY OF CO		VGA Notes List			
	ATION. THIS SHEET MAY NOT BE TRANSFERED	Size	Document Number	Rev		
DEPARTMENT EXCEPT AS AU	THORIZED BY COMPAL ELECTRONICS, INC. NE OSED TO ANY THIRD PARTY WITHOUT PRI	В	LA-5751	0.3		
MAT BE OSED BY ON DISCE	COLD TO ANT THIRD PARTT WITHOUT FIRE	SIC WIGHTEN CONSENT OF C	SOME AL LELECTROMICS, INC.	Date:	Thursday, October 29, 2009 Sheet 4 of	51
















Security Classification	Compal Secret Data				Compal Ele	ctroni	cs. I	Inc.	
Issued Date	2008/10/31 Deciphered Date 2009/10/31				Arrandale(5/5)-GN	D/Rvn/	acc		
AND TRADE SECRET INFOR	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS					<i><u>ъ, ъур</u>.</i> 51	1633		Rev 0.
MAY BE USED BY OR DIS	MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Sheet	9	of	51



























1171 VSS[0] AA20 AA22 AM19 VSS[4] VSS[5] VSS[5] VSS[6] VSS[7] VSS[8] VSS[9] VSS[10] VSS[11] VSS[12] VSS[13] VSS[14] VSS[15] VSS[16] VSS[17] VSS[18] VSS[20] VSS[21] VSS[21] VSS[22] VSS[23] VSS[24] VSS[25] VSS[26] VSS[26] VSS[27] VSS[28] VSS[29] VSS[30] VSS[31] VSS[32] VSS[33] VSS[34] VSS[35] VSS[36] VSS[37] VSS[37] VSS[38] VSS[39] VSS[40] VSS[41] VSS[42]
VSS[43]
VSS[44]
VSS[44]
VSS[46]
VSS[47]
VSS[48]
VSS[50]
VSS[51]
VSS[52]
VSS[53]
VSS[56]
VSS[56]
VSS[56]
VSS[56]
VSS[56]
VSS[56]
VSS[57]
VSS[58]
VSS[58] VSS[64] VSS[65] VSS[66] VSS[67] VSS[68] VSS[70] VSS[71] VSS[72] VSS[73] VSS[74] VSS[75] VSS[75] VSS[77] VSS[77] VSS[159] VSS[151] VSS[151] VSS[152] VSS[153] VSS[154] VSS[155] VSS[156] VSS[156] VSS[157] VSS[158] AK28 VSSI791 IBEXPEAK-M\_FCBGA107  $\Rightarrow$ 

Security Classification	Con	npal Secret Data		Compal Electronics, Inc.		
Issued Date	2008/10/31	Title	IDEV M((() CND			
	DRAWING IS THE PROPRIETARY PROPERTY ATION. THIS SHEET MAY NOT BE TRANSFERE		IBEX-M(6/6)-GND Document Number	Rev 0.3		
	THORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PR	Custor Date:	Thursday, October 29, 2009   Sheet 18 of 51			










N11M-GE1	Memory/PKG	FBVDDQ	FB_CAL_PU_GND	FBCAL_PD_VDDQ	FBCAL_TERM_GND
LP1	DDR3	+1.5VS	40.2 ohm	40.2 ohm	40.2/60.4 ohm
	Must be used 1%	6 resister fo	r driver calibration	DG-04642	-001-V01(May 22, 2009)

A total of 8 signals are required for GB1 strapping this includes 2 reference signals

6 physical strapping pins

4 logical strapping bits


A total of 24 logical strapping bits are available




STRAP1 use for 3GIO PADCFG to set 35K pull up. (PUN-04335-001 V10 HW9 update)

GPU	FB Memo	ry (DDR3)	ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
	Samsung 800MHz	K4W1G1646E-HC12						
N11M-GE1	1 (defaul)	64M×16	PD 10K	PU 15K	PD 20K	PD 30K	PU 35K	PU 45K
LP1 (0x0A7D) 40nm	Hynix	H5TQ1G63BFR-12C						
4011111	800MHz	64M×16	PD 10K	PU 15K	PD 15K	PD 30K	PU 35K	PU 45K
	•				X76			

Compal Electronics, Inc. Security Classification Compal Secret Data 2007/10/15 2008/10/15 Issued Date Deciphered Date N11M-GE1 GND & STRAP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. METHER THIS SHEET NOR THE INFORMATION TO CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Size B Rev 0.3 LA-5751 Thursday, October 29, 2009 | Sheet 22 of 51





P/N:SA00003GT00 (ASM1442)

FOR asmedia R230 STUFF


RESERVE THE R232 PULL UP TO 3VS
RESERVE THE R247 PULL DOWN TO GND
CHANGE R245 FROM 499 TO 3.4K OHM

P/N:SA00002D700 (8101T) P/N:SA00001U900 (CH7318A)


FOR 7318C PIN6 PULL DOWN 1.2Kohm


PIN7 PULL DOWN 7.5Kohm


PIN7 PULL UP 20Kohm





Issued Date 2008/03/25 Deciphered Date 2008/04/ THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONCS, INC. AND CRADE SECRET INFORMATION IT TO SHEET MAY PROPERTY OF THE INFORMATION IT TO CONTAINS ON THE PRANSPERSED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPA ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	Security Classification	Com	pal Secret Data			Compal Electronics,Ltd.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY P	Issued Date	2008/03/25		Level Chiffter, ACM4442				
	AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AL	MATION. THIS SHEET MAY NOT BE TRANSFER JTHORIZED BY COMPAL ELECTRONICS, INC.	RED FROM THE CUSTODY OF NEITHER THIS SHEET NOR T	THE COMPETENT DIVISION OF R&D HE INFORMATION IT CONTAINS	Size	Document Number		Rev 0.3














100

101

102

103

104

105

1500ohm

1580ohm 1690ohm

1820ohm

1960ohm

2050ohm


Security Classification Compal Secret Data


Issued Date 2008/03/25 Deciphered Date 2008/04/

This sheet of engineering drawing is the proprietary property of compal electronics, inc. and contains confidential.


And trade secret information. This sheet may not be transfered from the custody of the competent Division of Rad DEPARTMENT EXCEPT As AUTHORIZED BY COMPAL ELECTRONICS, inc. Intelligence of the Compatible Com

## SATA HDD Conn.








## **ODD Power Control**




Security Classification	Con		Compal Electronics, Inc.					
Issued Date	2007/10/15	Deciphered Date	2008/10/15	Title IIDD/ODD Commenter				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL BLECTRONICS, INC. AM. COMPIGENTIAL MAN THAT IS SHEET THE THAT THAT THE COMPIGENTIAL THAT THAT IS SHEET THAT WHO THE TRANSFERD FROM THE CUSTODY OF THE COMPETENT DIVISION OF RID.  MAY BE USED BY OR DISCLOSED TO ANY THIND PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					HDD/ODD Connector  Document Number LA-5751 Rev 0.3			
matt be doed by dividiode	DOLD TO THE THIRD THE THE	OIT III OI C	OOM / IL LELO / NO NO .	Date	r: Friday, October 30, 2009 Sheet 32 of 51			









# FOR EC 256KB SPI ROM (150mil PACKAGE)














	Security Classification	Cor		Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONTIDENTIAL.  AND TRANS SCROET INCOMPATION. THIS SUEET MAY MAT BY TRANSFEEDED FROM THE CUSTORY OF THE CONSISTENT DIMENSIAN CE BY DISCOVERY OF THE CONSISTENT D	Issued Date	2007/10/15	Title	I ED EC CDI DOM	
			Size		Rev
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, NO. NETHER THIS SHEET HOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	DEPARTMENT EXCEPT AS AUT	THORIZED BY COMPAL ELECTRONICS, INC. N	ъ.		0.3














## PH1 under CPU botten side :


CPU thermal protection at 92 degree C Recovery at 56 degree C  $\,$ 





Security Classification	000004/00				Compal Electronics, Inc.						
Issued Date	2009/01/06	Deciphered Date	2010/01/06	Title	DATTERY	CONIN		TD			
THIS SHEET OF ENGINEERING	DRAWING IS THE PROPRIETARY PROPERTY OF	F COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL			BATTERY CONN / OTP						
AND TRADE SECRET INFORMA	TION. THIS SHEET MAY NOT BE TRANSFERED F	ROM THE CUSTODY OF THE CO	OMPETENT DIVISION OF R&D	Size	Document Number				Rev 0.1		
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				L	L				لنـــــــــــــــــــــــــــــــــــ		
				Date:	Thursday October 29, 2009	Sheet					

















Version change list (P.I.R. List) Page 1 of 2 for PWR Reason for change PG# Item Modify List Date Phase 

Security Classification				Compal Electronics, Inc						
Issued Date	2009/01/06	Deciphered Date	2009/01/06	Title	DID (DW)	D)				
THIS SHEET OF ENGINEERING	DRAWING IS THE PROPRIETARY PROPERTY OF	COMPAL ELECTRONICS INC.	AND CONTAINS CONFIDENTIAL		PIR (PWR)					
	TION. THIS SHEET MAY NOT BE TRANSFERED F				ment Number				Re	
	THORIZED BY COMPAL ELECTRONICS, INC. N			Custom<	Custom < Doc>					
MAY BE USED BY OR DISCLOS	SED TO ANY THIRD PARTY WITHOUT PRIOR V	WRITTEN CONSENT OF COMP	AL ELECTRONICS, INC.	Date: T	hursday October 29, 2009	Sheet	49	of	E1	

NO DATE	PAGE	MODIFICATION LIST	PURPOSE	EVT TO DVT
1	 P15	Add C638~C645	For UMA HDMI	EVI IU DVI
2	P05	Add test point for BCLK_ITP, BCLK_ITP#, PRDY#	For XDP connector	
3	P32, P28	Change J6 size & unstuff ODD power control components	Disable ODD power control	circuit
		Change J4 size	•	
4	P17	Stuff C262	For UMA CRT	
5	P34	Change R291, R294 from +3VALW to +3VS		
6	P38	Add R603 pull high to +3VS	For PM_BTN#	
7	P38	Change JP1 from 6 pin to 8 pin ,	For LED color changed	
		Change JP8 from 14 pin to 12 pin , unstuff R322	Remove CLK_48M_CR	
8	P29, P34	Change EN_WOL to EN_WOL#	For identify clearly	
9	P34	EC pin26-> EC_FAN_PWM , pin75->PCH_TEMP_ALERT , pin34->PROCHOT# , pin66->NOVO#	EC GPIO arrangement	
10	P31	Change JP12 pin define	For EC FAN control	
11	P16	Change U5 pin3, pin5	POWER , GND reversed	
12	P15	Add U28 for ICH_POK & VGATE	Reserved	
13	P12	Unstuff R278, stuff R269 and change U14 to SA00003HQ00	For low power CLK GEN	
14	P13	Change U3 from 2MBytes to 4MBytes	For 4MBytes SPI ROM for PC	CH
15	P29	Correct Q17 to P/N:SB000007600	For +3V_LAN power	
16	P16	Add C646 for BUF_PLT_RST#	Reserved for BUF_PLT_RST#	
17	P36	Change U9 from 2MBytes to 256KBytes	For 256KBytes SPI ROM for	EC
18	P03	UMA_HDMI@ , HDMI@ , BT@ , 3G@ , ESATA@ , CMOS@	New BOM structure	
19	P08	Add R608	For PSI# pull down	
20	P37	Delete D18	C + D + DIOC C+ + CDI	
21	P16	Unstuff R210, R212	Set Boot BIOS Strap to SPI	
22	P22	Change & stuff R475 to 30K, R51 to 15K Unstuff R474, R50	For N11M-GE1 QS sample	
23	P25	Unstuff R246	Level shift default settin	ng l
24	P39	Change C373 to DIS@	for DIS power sequence	
25	P15, P16, P17	Change R436 from 1K to 10K Change C447 from 0.1u to 1u Delete R514 Unstuff C493,C494 Reserve R609	Check list Rev2.0 update	
27	P34	Add R607	Reserved for KB926 SPI STR	RAP PIN
28	P36	Change LED1, LED3, LED4 to white color LED2 to orang\white color and orage connect to +3VALW		
29	P14	Change exp-card from PCIE port 1 to port 5	SW BIOS request	
30	P38	Unstuff SW1		
31	P13, P34	Change X1, X2 footprint		A
32	P12	Change C348 to 22p, C349 to 22p	For Crystal matching	
33	P13, P20	Add C647~C650 12p, stuff C370->22p, R331->33	Reserved for RF team	Compal Electronics, Inc.
34	P36	Delete JP6	SPI ROM socket	Title HW PIR
35	P37	Change C430, C615 footprint to B2 type		Size Document Number Rev
36	P27, P32, P37	Change Q4, Q24, Q32, Q37 footprint to A03413		
	5	4	3	Date: Thursday, October 29, 2009 Sheet 50 of 51

	3	7	3	2		
NO DATE	PAGE	MODIFICATION LIST	PURPOSE	DVIII IIIO. DVIII		
37	 P34	Change C320 to 0805 type		EVT TO DVT		
38	P08	Unstuff C268	For CPU VDDQ (DDR3 1.5V rails)	)		
		Change C252, C258 from 10u to 22u	• • • • • • • • • • • • • • • • • • • •			
39	P34	Change ODD_power_on# from U13 pin28 to pin 76	EC GPIO arrangement			
P		Add EC_TACH on U13 pin28 to JP12	_			D
40	P31	Change U20 to EMC1403, add C651	Change thermal sensor solution	n to EMC1403		
41	P05	Add Q42, R610	Reserve for +0.75V enable opt:	ion		
42	P34, P35	Add C652, C653, C654	Reserve for NUM_LED#, CAPS_LED	# ESD request		
43	P34	Add R611, R612, R613	For EC_FAN_PWM, EC_TACH			
NO DATE	PAGE	MODIFICATION LIST	PURPOSE			Н
1	D04	D D014 D015	EC ID + . 1 + . C KDOOC D I	DVT TO PVT		
	P34	Reseve R614, R615.	EC_ID to identify KB926 D or I	Ł		
2	P34	Stuff R607	KB926 SPI STRAP PIN			
3	P33	Stuff C632~C635	EMI request			
4	P16	Stuff C646	For PLT_RST# singnal quality			
c 3	P37	Add R616 100K, change R304 to 100K, C353 to 0.1u	For +3VS_BT power on rising to	ıme		С
0 7	P37	Changed R304 pin1 from +5VS to +5VALW	For +3VS_BT power on leakage			
1	P5	Stuff R283, C338 0.01u	For S3 power reduction			
8	P31	Add U29	Colay EMC2103/EMC1403 thermal	sensor		
•						•

	Compal Ele	<u>ectronic</u>	cs, I	nc.		
Title	HW	V PIR				
Size B	Document Number LA-5751					R
Date:	Thursday, October 29, 2009	Sheet	51	of	51	_

5

- 1

3

\_\_\_\_\_