UMA & Optimus Schematics Document

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA: UMA platform installed

OPS:Optimus

HR: Huron River

CR:Chief River

V: V-Series installed

**Core Design>


**Core Design>

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page
Size Document Number A4 LA480

Date: Friday, January 06, 2012 Sheet 1 of 103



	5 4		
PCH Strapping Chief River Schematic Checklist Rev0.72			
Name	Schematics Notes		
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.		
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".		
GNT3#/GPI055 GNT2#/GPI053 GNT1#/GPI051	Mobile: Used as GPIO only		
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Eft floating, no pull-down required.		
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)		
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.		
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.		
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.		
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.		
GPIO15	Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note: This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.		
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a lk +/- 5% resistor. When this signal is sampled high at the rising edge of RSNMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.		
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.		

PCTA Pouting

РСТЕ	Routing
LANE1	x
LANE2	Mini Card2(WWAN)
LANE3	Card Reader
LANE4	Mini Card1(WLAN)
LANE5	x
LANE6	Intel GBE LAN / LAN
LANE7	x
LANE8	Express Card

USB Table port9 is debug port

	porcy is debug porc
Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	х
7	х
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72			
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

	Walters Deile			
POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION	
		ACTIVE IN		
5V_S0 3D3V_S0 1D8V_S0 1D8V_S9 1D5V_S9 1D05V_VTT 1D6V_S0 VCCSA 0D75V_S0 VCC_GCRE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 1.07 0.9 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.5V 1.8V 3.3V	s0	CPU Core Rail Graphics Core Rail	
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	83		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only	
1D05V_LAN	1.05V	SO/MO, SX/M3	ON whenever iAMT is active	
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL	
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states	
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx	

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMME (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX PCH_SMBDATA/PCH_SMBCLX


SATA Table


SAIA	
Pair	Device
0	HDD1
1	mSATA
2	N/A
3	N/A
4	ODD
5	ESATA


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Table of Content
Document Number


Rev SD LA480

















BLANK

**Core Design>

**Core Design>

**Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

**Title>


Size Document Number LA480

Rev SD

Sheet

Date:

Friday, January 06, 2012



BLANK

釋創資通 Wistron Corporation 21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C


Title


<Title>


<Core Design>


Size Document Number
A4 LA480 Rev
SD

Date: Friday, January 06, 2012 Sheet 13 of 103
















Gx8 USB Table


Pair	Device
0	х
1	USB3.0, ext port1
2	USB2.0, ext port4
3	USB3.0, ext port2
4	Bluetooth
5	CARD READER
6	x
7	x
8	3G
9	USB2.0, ext. port 3
10	Finger Print
11	Mini Card1 (WLAN)
12	CAMERA
13	x


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. PCH: PCI/USB/NVRAM/RSVD SD

LA480













Wistron Corporation
21F, 88, Sec. 1, Hein Tal Wu R.C., Hackells,
Tapic Helen 221, Taiwan, K.O.C.


File
PCH: GPIO/INTCF/MISC
Size
Document Number
LA480
Date: Fidex. January 108, 2012
Steek 22 of 103











































Power Sequence
































BATTERY CONNECTOR PC3901 SCD1U50V3KX-GP PC3902 SC2200P50V2KX-2GP Swap for V480 BAT1 1 BAT_VCC 2 BAT_VCC 3 12C_CLK 4 12C_DAT TEMP GND 7 GND 9 GND RN3901 PC3905 SC470P50V2KX-3GP ALP-CON7-33-GP 20.81720.007 83.5R603.D3F PD3901 2ND = 83.5R603.Q3F MMPZ5232BPT-GP-U ME change P/N at SIT Old 20.81529.007 Nwq 20.81720.007 AFTP3909 ₩ AFTP3910 Varistor AFTP3902 AFTP3903 AFTP3904 AFTP3905 AFTP3906 AFTP3907 DY _m D3903 D3902 DY ۾ 1 D 2 BAV99-8-GP **GP** 1 2 2 BAV99-8-GP **GP** O3D3V_AUX_KBC


DY on LAB stage





















SSID = PWR.Plane.Regulator_1p8v



Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wü Rd., Hsichin,
Taipel Hsien 221, Taiwan, R.O.C.

File

PWM_1D8V_RT8015B

Size Document Number Rev
SD
Date: Friday, January 06, 2012 Sheet 47 of 103

TPS51461 for VCCSA




<Doc>

Date: Friday, January 06, 2012

. SD


LCD / Inverter Connector




Wistron Corporation
2F, 8B, Sect. I Hein Te Win Rd. Heichth.
Talpet Histon 221, Talwer, R.O.C.

Size Document Number
LAGE
Size School, Mark Telephone School, Talpet Histon 221, Talwer, R.O.C.


Size School, Talpet Histon 2





CRT DDCDATA & DDCCLK level shift Pull High 5V Design on CRT Board



CRT Hsync & Vsync level shift














HDMI Passive Level Shifter


Close to HDMI Connector




HDMI CONNECTOR














HDMI DDC Passive Level Shifter

















SSID = User.Interface

ITP Connector


H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.








Int. Digital MIC for V series



Int. Mono Analog MIC for B series





INTERNAL STEREO SPEAKERS







Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF


FOR CO-LAY

GIGA Lan Transformer



68.IH601.301(Taimag) for 1000 68.HH035.301(Taimag) for 10/100 2nd 68.2413S.30A(Lankom) for 1000 68.H6441.301(Lankom) for 10/100

LAN Connector





TVS

83.00005.BAE

DIODE ARR SRV05-4.TCT SOT-23-6

83.09904.AAE DIODE ESD AZC099-04S SOT23-6L












SPI FLASH ROM (8M byte) for PCH





4MB			
	Marcronix	MX25L3206EM2I-12G	72.25320.C01
s08	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB			
	Marcronix	MX25L6406EM2I-12G	72.25640.D01
S08	Winbond	W25Q064CVSSIG	72.25Q64.B01
	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16MB			
	Marcronix	MX25L12836EZNI-100	72.25128.X01
WSON		MX25L12835EZNI-100	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.l01
	Numonyx	N25Q128A13EF840	72.25128.B03

SSID = RBATT



韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tal Wu Rd., Hslichth, Tappel Hslen 221, Talwan, R.O.C.


Taipei Hsien 221, Taiwan, R.O.C.

Ile


Flash/RTC


28 | Document Number | Re


USB Board CONN.













BT Module pin definition is same as LA470

SILERGY	74.06288.07F	SY6288CAAC	High Active
DIODES	74.02171.07F	AP2171WG-7	High Active
UPI	74.07534.A7F	OBS	High Active
GMT	74.05240.A7F	OBS	High Active



AFTP6302	(j)	<u></u>	1	3D3V_BT_S0
AFTP6303	€3/	జా	1	USB_PP4
AFTP6304	-	罴	1	USB_PN4
		罴	1	BT_LED
AFTP6305		ఙ	1	GND
AFTP6306	9	<u> </u>		

<Core Design>




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

litte		
	Bluetooth	
Size A4	Document Number	Rev
A4	LA480	SD


Date: Friday, January 06, 2012

Sheet 63




SSID = Wireless


Mini Card Connector(802.11a/b/g/n)





SSID = Wireless

mSATA for V Series Only










SSID = KBC


Internal KeyBoard Connector




KB14 for 14" VB480 & VB485 KB15 for 15" VB580 & VB585

* Membrane Pin Out Top View:

PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8







	Models									
Synaptics P/N	B480	V480	B580	V580						
TM-01146-006	✓									
TM-02023-001		1								
TM-02060-001			1							
TM-02045-001				✓						
VDD	5V	3.3V	5V	3.3V						
Pin 1	ADD	ADD	ADD	VDD						
Pin 2	CTR	CLK	CLK	CLK						
Pin 3	DAT	DAT	DAT	DAT						
Pin 4	Left button	GND	GND	GND						
Pin 5	Right button	NC	Left button	NC						
Pin 6	GND	NC	Right button	NC						


鍵創資通 Wistron Corporation 21F, 88, 8e.1, Hain Tai Wu Rd., Haichin, Tapad Hainn 271, Taiwan, R.O.C.


TOUCH PAD CONNECTOR


Document Number


LA480

Rev
SL



























(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.

(2) Avoid routing under DCDC switching area.



Taipei Hsien 221, Taiwan, R.O.C.

Title **G-Sensor** Document Number

Rev Date: Friday, January 06, 2012 SD

Sheet

RFID





Table 80.1- Transistor multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11


Table 80.2- EEPROM multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R


















































BLANK

<Core Design>



Friday, January 06, 2012

Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih Taipei Hsien 221, Taiwan, R.O.C

Title


Date:


<Title>


Size Document Number
A4 LA480


and 04 of


Rev SD


















Thermal Block Diagram



Audio Block Diagram

