

D

### INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment	XOR Chain Entrance Strap
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK.When TP3 not pulled low at rising edge of PWROK,sets bit1 of RPC.PC(Config Registers:offset 224h)	ICH_RSVID_p3
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)	1
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)	
GPIO20	Reserved	Weak Internal PULL-DOWN.NOTE: This signal should not be pull HIGH.	
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for al cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.	A16 swap override strap  PCI GNT#3 low = A16 swal  high = default  BOOT BIOS Strap
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNTO# is MSB, 01-SPI, 10-PCI, 11-LPC.	PCI_GNT#0 SPI_CS#1 BOOT
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high	integrated VccSus1_05,Vcc SM_INTVRMEN High=Enak
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high	integrated VccLan1_05VccC LAN100_SLP High=Enab
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)	DEFAULE HIGH
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)	No Reboot Strap  SPKR LOW = Defaule  High=No Reboot
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.	
PIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low, the Flash Descriptor Security will be overidden.if high, the Security measures defined in the Flash Descriptor will be in affect. This should only be used in manufacturing environments	8.2K PULL HIGH

7	ICH_RSVItp3	AZ_DOUT_ICH	Description
- 1	0	0	RSVD
L	0	1	Enter XOR Chain
	1	0	Normal Operation(default)
г	1	1	Set PCIE port cofig bit1

	Ш	DOT CHIMH	al 1 -				1
		PCT GNT#3 low = Al6 swap override enable high = default					
		BOOT BIOS PCI_GNT#0			BOOT BIO	S Location	Ι
		<u>0</u> 1		1	SPI PCT		L
_	ш	1		1	T.PC(	Default)	
					-	•	
	ı	integrate	d Vcc	Sus1_	05,VccSus1	_5,VccCL1_5	
			-			_5,VccCL1_5 Low=Disable	
		SM_INTVE	RMEN	High		Low=Disable	
		SM_INTVE	MEN d Vcc	High	=Enable	Low=Disable	

19,21 +RTCVCC -+RTCVCC 4,5,6,7,9,10,11,19,21,38,41 1D05V\_S0 O1D05V\_S0 3,7,10,21,38 1D25V\_S0 \_\_\_\_\_O1D25V\_S0 27 1D2V\_LAN\_S5 \_\_\_\_\_O1D2V\_LAN\_S5 28 1D5V\_NEW\_S0 \_\_\_\_\_O1D5V\_NEW\_S0 5,10,17,19,20,21,26,28,37,38,41 1D5V\_S0 O1D5V\_S0 7,10,11,13,14,37,38,41 1D8V\_S3 O1D8V\_S3 29,30 3D3V\_AUD\_S0 \_\_\_\_\_\_O3D3V\_AUD\_S0 27,28 3D3V LAN S5 03D3V LAN S5 3,4,7,9,10,11,13,14,15,16,18,19,20,21,22,23,24,25,26,27,28,29,31,32,33,34,35,36,41 3D3V S0 3D3V S0 17,18,20,21,22,26,27,28,29,31,34,36,39,41 3D3V\_S5 O3D3V\_S5 15,16,17,20,21,22,23,26,29,30,31,32,33,34,35,41 5V\_S0 \_\_\_\_\_O5V\_S0 16,21,34,37,38 5V\_S5 \_\_\_\_\_\_O5V\_S5 17,39,40,41 AD+ OAD+ 16,17,34,35,36,37,38,39,41 DCBATOUT ODCBATOUT 13,14,38,41 DDR\_VREF\_S0 ODDR\_VREF\_S0 7,13,14,38 DDR\_VREF\_S3 ODR\_VREF\_S3 16 LCDVDD\_S0 CLCDVDD\_S0 5,6,35 VCC\_CORE\_S0 OVCC\_CORE\_S0

No Reboot Strap LOW = Defaule High=No Reboot

## INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS


SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL RST#	TBD


# Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **Table of Content** SC **Pamirs** Sheet 2


## INTEL CRESTLINE STRAP PIN


LOW 0	HIGH 1
DMI X 2	DMI X 4
Normal	Low Power mode
Lane Reversal	Normal Mode(Lanes number in order)
Disabled	Enabled
Normal Operation	Reserved Lane
Only PCIE or SDVO is operation	PCIE and SDVO are operation simultaneous
NO SDVO Card Present	SDVO Card Present
	DMI X 2 Normal Lane Reversal Disabled Normal Operation Only PCIE or SDVO is operation NO SDVO Card


	CFG 12 CFG 13	XOR/ALL-Z
	LL(00)	Reserved
	LH(01)	XOR Mode Enabled
	HL(10)	All Z Mode Enabled
С	HH(11)	Normal Operation


















































A16 swap override Strap

Low= A16 swap override Enable
High= Default \*



Boot BIOS Strap				
PCI_GNT0#	SPI_CS#1	Boot BIOS Location		
0	1	SPI		
1	0	PCI		
1	1	LPC *		







3D3V\_S5


\*\*Core Design>


| 編創資通 | Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


| ICH8(1/4)-PCI/INT | Rev

























#### Mini Card Connector Mini Card Connector 2(802.11a/b/g) Mini Card Connector 1(WWAN) 3D3V\_S0 3D3V MINI2 S0 1D5V S0 3D3V\_S0 MINI2 3D3V\_MINI1\_S0 MLB201209-0600P-G MLB201209-0600P-GP PCIE\_RXN3 20 PCIE\_RXP3 20 PERMI REFCLK-3D3V\_S5 48 PCIE\_TXN3 20 PCIE\_TXP3 20 3D3V\_S5 +1.5V +3.3V PETP0 PCIE\_TXN4 20 PCIE\_TXP4 20 USB\_D-USB\_D+ 38 × +3.3\ +3.3VAUX DUMMY-R2 +3.3VAUX DUMMY-R2 RESERVED#3 RESERVED# SMB\_DATA SMB\_CLK 20,28 SMB\_DATA 20,28 SMB\_CLK 2 PCIE\_WAKE# DUMMY-R2 RESERVED#5 RESERVED#10 RESERVED#8 RESERVED#12 2 DUMMY-R2 >>> PCIE\_WAKE# 20,27,28,31 14 16 RESERVED#10 RESERVED#12 RESERVED#14 CLKREO# UIM\_CLK UIM\_RST RESERVED#16 PERST# 31 E51\_RXD 31 E51\_TXD WIFI\_RF\_EN > RESERVED#14 RESERVED#16 CLKREQ# RESERVED#17 >>> PLT\_RST1# 7,18,20,28,31,38,34 20 37 RESERVED#17 RESERVED#20 GND GND RESERVED#19 RESERVED#37 3D3V MINI2 S0 GND GND 41 RESERVED#37 RESERVED#41 GND GND RESERVED#41 RESERVED#45 GND GND GND GND GND RESERVED#43 RESERVED#45 RESERVED#49 RESERVED#47 5V\_AUX\_S5 O-RESERVED#51 RESERVED#49 RESERVED#51 LED\_WWAN# LED\_WLAN# GND GND GND GND 53 (GP) GP) 62.10043.341 62.10043.341 SKT-MINI52P-7-GP SKT-MINI52P-7-GP 12/11 5V\_AUX\_S5 3D3V MINI2 S0 1D5V\_S0 3D3V\_S5 DY SCD1U16V2ZY-2GP C591 C497 SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SCD1U16V2ZY-2GP SC10U10V5ZY-1GP N 600 12/11/ 5V\_AUX\_S5 SC10U10V5ZY-1GP C333 SCD1U16V2ZY-2GP C325 ® ₽ SCD1U16V2ZY-2GP ~ © SCD1U16V2ZY-2GP **6 Wistron Corporation** MINI CARD CONN SC **Pamirs**

