

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM,MLB,D1

8/8/12

Page

Contents

Sync

1

Table of Contents

MASTER

2

System Block Diagram

MASTER

3

Power Block Diagram

K17_RFP

4

Revision History

MASTER

5

BOM Configuration

MASTER

6

BOM Configuration

MASTER

7

Functional / ICT Test

MASTER

8

Power Aliases

MASTER

9

Signal Aliases

D1_MLB_TEST

10

CPU DMI/PEG/FDI/RSVD

J30_MLB

11

CPU CLOCK/MISC/JTAG

J30_MLB

12

CPU DDR3 INTERFACES

J30_MLB

13

CPU POWER

J30_MLB

14

CPU GROUNDS

J30_MLB

15

CPU DECOUPLING-I

MASTER

16

CPU DECOUPLING-II

MASTER

17

PCH SATA/PCIe/CLK/LPC/SPI

J13_MLB

18

PCH DMI/FDI/PM/Graphics

J13_MLB

19

PCH PCI/USB/TP/RSVD

J13_MLB

20

PCH GPIO/MISC/NCTF

J13_MLB

21

PCH POWER

J13_MLB

22

PCH GROUNDS

J13_MLB

23

PCH DECOUPLING

J13_MLB

24

CPU & PCH XDP

J30_MLB

25

Chipset Support

MASTER

26

USB HUB & MUX

J5_AMD

27

CPU Memory S3 Support

J5_MLB

28

DDR3 SDRAM Bank A (Rank 0)

J5_MLB

29

DDR3 SDRAM Bank B (Rank 0)

J5_MLB

30

DDR3 Termination

MASTER

31

DDR3/FRAMEBUF VREF MARGINING

J5_MLB

32

ALS/CAMERA CONNECTOR

MASTER

33

Thunderbolt Host (1 of 2)

J5_MLB_KEPLER

34

Thunderbolt Host (2 of 2)

J5_MLB_KEPLER

35

Thunderbolt Power Support

J5_MLB_KEPLER

36

RIO CONNECTORS

MASTER

37

SSD/HDD Connectors

MASTER

38

USB 3.0 CONNECTORS

J5_AMD

39

SMC

D1_SENSORS

40

SMC Support

D1_SENSORS

41

LPC+SPI Debug Connector

D1_SENSORS

42

SMBus Connections

MASTER

43

Power Sensor: Load Side

D1_SENSORS

44

Power Sensor: High Side

D1_SENSORS

45

Thermal Sensors

D1_SENSORS

Page

Contents

Sync

46

Fan Connectors

J5_MLB

47

KEYBOARD/TRACKPAD (1 OF 2)

D2_MLB_KEPLER

48

KEYBOARD/TRACKPAD (2 OF 2)

D2_MLB_KEPLER

49

DIGITAL ACCELEROMETER & GYRO

J5_MLB

50

SPI ROM

J13_MLB

51

AUDIO: CODEC/REGULATOR

D1_AUDIO

52

AUDIO: HEADPHONE FILTER

D1_AUDIO

53

AUDIO: SPEAKER AMP

D1_AUDIO

54

AUDIO: JACK

D1_AUDIO

55

AUDIO: JACK TRANSLATORS

D1_AUDIO

56

DC-In & Battery Connectors

MASTER

57

PBus Supply & Battery Charger

MASTER

58

System Agent Supply

MASTER

59

5V / 3.3V Power Supply

MASTER

60

1.5V DDR3 Supply

MASTER

61

CPU IMVP7 & AXG VCore Regulator

MASTER

62

CPU IMVP7 & AXG VCore Output

MASTER

63

CPUVCCIO (1.05V) Power Supply

MASTER

64

Misc Power Supplies

MASTER

65

Power FETs

MASTER

66

Power Control 1/ENABLE

MASTER

67

eDP Display Connector

D1_SENSORS

68

DDC Crossbar

MASTER

69

Thunderbolt Connector A

J5_MLB_KEPLER

70

Thunderbolt Connector B

J5_MLB_KEPLER

71

LCD Backlight Driver (LP8545)

J5_MLB_KEPLER

72

CPU Constraints

J5_MLB

73

Memory Constraints

J5_MLB

74

PCH Constraints 1

J5_MLB_KEPLER

75

PCH Constraints 2

J5_MLB

76

Thunderbolt Constraints

T29_CR

77

SMC Constraints

J5_MLB

78

Project Specific Constraints

J5_MLB

79

PCB Rule Definitions

J5_MLB

80

Power Sensors: Extended

D1_SENSORS

8

7

6

5

4

3

2

1

820-3462

1

PCBP,MLB (NEW) ,D1

SCH

CRITICAL

DRAWING

TITLE=MLB

ABBREV=ABBREV

LAST_MODIFIED=THU Aug 9 12:34:09 2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9216	1	SCHEM,MLB,D1	SCH	CRITICAL	
820-3462	1	PCBP,MLB (NEW) ,D1	PCB	CRITICAL	

SCHEM,MLB,D1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
1 OF 132

SHEET
1 OF 80

8

7

6


5


4


3

2

1








SYNC MASTER=MASTER

SYNC DATE=MASTER

PAGE TITLE

Revision History

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
4 OF 132








SHEET
4 OF 80


SIZE
D


	8	7	6	5	4	3	2	1		
D	BOM Variants								D	
	BOM NUMBER	BOM NAME		BOM OPTIONS						
	085-4094	DEV BOM,MLB,D1		D1_DEVEL:PVB						
	607-9189	CMN PTS,PCBA,MLB,D1		D1_COMMON						
	639-3288	PCBA,2.5G,SS 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:DWP2,RAM_6G_SAMSUNG_35NM_CH0_1600_S						
	639-3289	PCBA,2.9G,SS 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:DWNV,RAM_6G_SAMSUNG_35NM_CH0_1600_S						
	639-3290	PCBA,2.5G,HYNIX 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:DWP0,RAM_6G_HYNIX_CH0_1600_S						
	639-3291	PCBA,2.9G,HYNIX 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:DWNW,RAM_6G_HYNIX_CH0_1600_S						
	639-3694	PCBA,2.5G,SS 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F16P,RAM_4G_SAMSUNG_35NM_1600_S						
	639-3695	PCBA,2.9G,SS 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F16M,RAM_4G_SAMSUNG_35NM_1600_S						
C	639-3696	PCBA,2.9G,HYNIX 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F16N,RAM_4G_HYNIX_1600_S					C	
	639-3697	PCBA,2.5G,HYNIX 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F16V,RAM_4G_HYNIX_1600_S						
	639-3773	PCBA,2.5G,ELPIDA 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F26M,RAM_6G_ELPIDA_CH0_1600_S						
	639-3772	PCBA,2.9G,ELPIDA 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F26J,RAM_6G_ELPIDA_CH0_1600_S						
	639-3770	PCBA,2.5G,ELPIDA 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F26L,RAM_4G_ELPIDA_1600_S						
	639-3771	PCBA,2.9G,ELPIDA 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F26H,RAM_4G_ELPIDA_1600_S						
	639-3849	PCBA,2.5G,MICRON 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F2WT,RAM_6G_MICRON_CH0_1600_S						
	639-3848	PCBA,2.9G,MICRON 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F2WR,RAM_6G_MICRON_CH0_1600_S						
	639-3873	PCBA,2.6G,SS 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33H,RAM_6G_SAMSUNG_35NM_CH0_1600_S						
	639-3874	PCBA,2.8G,SS 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F33P,RAM_6G_SAMSUNG_35NM_CH0_1600_S						
B	639-3875	PCBA,2.6G,HYNIX 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33L,RAM_6G_HYNIX_CH0_1600_S					B	
	639-3876	PCBA,2.8G,HYNIX 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F339,RAM_6G_HYNIX_CH0_1600_S						
	639-3881	PCBA,2.6G,SS 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33G,RAM_4G_SAMSUNG_35NM_1600_S						
	639-3882	PCBA,2.8G,SS 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F33C,RAM_4G_SAMSUNG_35NM_1600_S						
	639-3884	PCBA,2.8G,HYNIX 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F337,RAM_4G_HYNIX_1600_S						
	639-3883	PCBA,2.6G,HYNIX 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33D,RAM_4G_HYNIX_1600_S						
	639-3877	PCBA,2.6G,ELPIDA 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33Q,RAM_6G_ELPIDA_CH0_1600_S						
	639-3878	PCBA,2.8G,ELPIDA 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F338,RAM_6G_ELPIDA_CH0_1600_S						
	639-3885	PCBA,2.6G,ELPIDA 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33J,RAM_4G_ELPIDA_1600_S						
	639-3886	PCBA,2.8G,ELPIDA 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F33N,RAM_4G_ELPIDA_1600_S						
A	639-3879	PCBA,2.6G,MICRON 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33M,RAM_6G_MICRON_CH0_1600_S					A	
	639-3880	PCBA,2.8G,MICRON 6GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F336,RAM_6G_MICRON_CH0_1600_S						
	639-3846	PCBA,2.5G,MICRON 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.5G,PCH_C1,EEEE:F2WV,RAM_4G_MICRON_1600_S						
	639-3847	PCBA,2.9G,MICRON 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.9G,PCH_C1,EEEE:F2WQ,RAM_4G_MICRON_1600_S						
	639-3887	PCBA,2.6G,MICRON 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.6G,PCH_C1,EEEE:F33K,RAM_4G_MICRON_1600_S						
	639-3888	PCBA,2.8G,MICRON 8GB,MLB,D1		DEVEL_BOM,BASE_BOM,CPU_IVB_2C_2.8G,PCH_C1,EEEE:F33F,RAM_4G_MICRON_1600_S						
	Module Parts									
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION				
	33784181	1	IVB_QM9P_R02_R02_2_3_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_3G_R02				
	33784182	1	IVB_QM9P_R02_R02_2_4_35W_2+2_1_0_4M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_6G_R02				
33784292	1	IVB_QM74_Q0_L1_2_5_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_6G_Q0					
33784300	1	IVB_QM74_Q0_L1_2_4_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_6G_Q0					
33784302	1	IVB_QM74_Q0_L1_2_5_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_8G_Q0					
33784294	1	IVB_QM74_Q0_L1_2_3_35W_2+2_1_0_4M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_9G_Q0					
33784264	1	IVB_9_R00M_P0Q_L1_2_5_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_3G					
33784338	1	IVB_9_R00M_P0Q_L1_2_4_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_6G					
33784339	1	IVB_9_R00M_P0Q_L1_2_3_35W_2+2_1_0_3M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_8G					
33784265	1	IVB_9_R00M_P0Q_L1_2_9_35W_2+2_1_0_4M_M0A	U1000	CRITICAL	CPU_IVB_2C_2_9G					
33784180	1	IC_PCH_PPT-HB_SFF_R02_R02	U1800	CRITICAL	PCH_R02					
33784235	1	IC_PCH_PPT-HB_SFF_P-Q0_C0	U1800	CRITICAL	PCH_C0					
33784283	1	IC_PCH_PPT-HB_SFF_PQ_C1	U1800	CRITICAL	PCH_C1					
33801113	1	IC_FMP_C0_R0_81_P0Q_288P0M0A_13012M0	U3600	CRITICAL	FMP_C0					
33380623	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	2G_SAMSUNG_35NM_1600_S					
33380622	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	2G_HYNIX_1600_S					
33380628	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	2G_ELPIDA_1600_S					
33380649	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	2G_MICRON_1600_S					
33380625	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	4G_HYNIX_1600_S					
33380629	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	4G_ELPIDA_1600_S					
33380624	16	IC_20RAM_20B7_254M09_1003-1400_78P00A	IC_20RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	4G_SAMSUNG_35NM_1600_S					
33380623	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_SAMSUNG_35NM_CH0_1600_S					
33380624	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_MICRON_1600_S					
33380622	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_HYNIX_CH0_1600_S					
33380625	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_HYVIX_CH0_1600_S					
33380628	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_ELPIDA_CH0_1600_S					
33380629	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_ELPIDA_CH0_1600_S					
33380660	16	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_MICRON_1600_S					
33380649	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_MICRON_CH0_1600_S					
33380660	8	IC_60RAM_20B7_254M09_1003-1400_78P00A	IC_60RAM_20B7_254M09_1003-1400_78P00A	CRITICAL	6G_MICRON_CH0_1600_S					
D	Bar Code Labels / EEE #'s								D	
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DV7Q]	CRITICAL	EEEE:DV7Q				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DWNV]	CRITICAL	EEEE:DWNV				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DWNW]	CRITICAL	EEEE:DWNW				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DWP0]	CRITICAL	EEEE:DWP0				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:DWP2]	CRITICAL	EEEE:DWP2				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F16M]	CRITICAL	EEEE:F16M				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F16N]	CRITICAL	EEEE:F16N				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F16P]	CRITICAL	EEEE:F16P				
C	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F16V]	CRITICAL	EEEE:F16V			C	
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F26H]	CRITICAL	EEEE:F26H				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F26J]	CRITICAL	EEEE:F26J				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F26L]	CRITICAL	EEEE:F26L				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F26M]	CRITICAL	EEEE:F26M				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F2WQ]	CRITICAL	EEEE:F2WQ				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F2WR]	CRITICAL	EEEE:F2WR				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F2WT]	CRITICAL	EEEE:F2WT				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F2WV]	CRITICAL	EEEE:F2WV				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F336]	CRITICAL	EEEE:F336				
B	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F337]	CRITICAL	EEEE:F337			B	
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F338]	CRITICAL	EEEE:F338				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F339]	CRITICAL	EEEE:F339				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33C]	CRITICAL	EEEE:F33C				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33D]	CRITICAL	EEEE:F33D				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33F]	CRITICAL	EEEE:F33F				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33G]	CRITICAL	EEEE:F33G				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33H]	CRITICAL	EEEE:F33H				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33J]	CRITICAL	EEEE:F33J				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33K]	CRITICAL	EEEE:F33K				
A	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33L]	CRITICAL	EEEE:F33L			A	
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33M]	CRITICAL	EEEE:F33M				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33N]	CRITICAL	EEEE:F33N				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33P]	CRITICAL	EEEE:F33P				
	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE:F33Q]	CRITICAL	EEEE:F33Q				
	Alternate Parts									
	PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:					
	128S0364	128S0264		ALL	Reset alt to Sanyo					
	128S0303	128S0353		ALL	Panasonic alt to Sanyo					
	376S0953	376S0958		ALL	RENESAS ALT TO FAIRCHILD					
128S0311	128S0329		ALL	NEC ALT TO SANYO						
353S3237	353S2192		ALL	TI ALT TO INTERSIL						
376S0977	376S0859		ALL	Diodes alt to Toshiba						
138S0722	138S0691		ALL	Multi alt to Samsung						
197S0487	197S0485		ALL	Spoon alt to TXC						
197S0484	197S0485		ALL	NEK alt to TXC						
197S0479	197S0486		ALL	Spoon alt to TXC						
197S0478	197S0486		ALL	NEK alt to TXC						
197S0481	197S0480		ALL	Spoon alt to NEK						
376S0972	376S0612		ALL	ROHM alt to Toshiba						
376S1053	376S0604		ALL	Diodes alt to Fairchild						
376S1017	376S0612		ALL	ROHM alt to Toshiba						
138S0624	138S0677		ALL	Murata alt to Taiyo Yuden						
138S0681	138S0638		ALL	Taiyo Yuden alt to Samsung						
152S1703	152S1701		ALL	Sumida alt to Cytotec						
371S0730	371S0490		ALL	Diodes alt to NXP						
138S0725	138S0724		ALL	Samsung alt to Murata						
138S0727	138S0709		ALL	Samsung alt to Murata						
376S1080	376S0820		ALL	Diodes alt to ON Semi						
372S0186	372S0185		ALL	NXP alt to Diodes						
128S0363	128S0296		ALL	NEC alt to Sanyo						
376S0903	376S0796		ALL	Fairchild alt to Siliconix						
740S0144										

1


S2 CAMERA PCIE SIGNALS










SYNC MASTER=D1 MLB TEST		SYNC DATE=01/27/2012	
PAGE TITLE		PAGE NUMBER	
Signal Aliases		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	9 OF 132
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	9 OF 80
IV ALL RIGHTS RESERVED			

















Intel recommendation (Table 7-4) for GT2 3.9mOhm LL: 11x 1uF, 6x 10uF, 6x 22uF, 2x 470uF













BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.



SYNCH MASTER=J13 MLB		SYNCH DATE=09/15/2011	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 21 OF 132 SHEET 20 OF 80	






SYNC MASTER=J13 MLB

SYNC DATE=09/15/2011

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

PAGE

23 OF 132

SHEET

22 OF 80



D



SDCONN_STATE_CHANGE ISOLATION



Unbuffered




D


C

B

B

A

A




The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.



P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

1V35 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

PAGE TITLE		SYNC DATE=07/29/2011	
CPU Memory S3 Support		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		28 OF 132	
		SHEET	
		27 OF 80	




SYNC MASTER=J5 MLB SYNC DATE=07/14/2011

PAGE TITLE
DDR3 SDRAM Bank A (Rank 0)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
29 OF 132
SHEET
28 OF 80




SYNC MASTER=J5 MLB

SYNC DATE=07/14/2011

PAGE TITLE

DDR3 SDRAM Bank B (Rank 0)

 Apple Inc.

DRAWING NUMBER
<SCH_NUM>


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
31 OF 132

SHEET
29 OF 80





Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
DDRREF_DAC - Stuffs Apple margining circuit.
VREFDQ:LDO - LDO outputs sent to DQ inputs.
VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
VREFCA:LDO - LDO outputs sent to CA inputs.
VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=J5 MLB SYNC DATE=07/29/2011


DDR3/FRAMEBUF VREF MARGINING


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
34 OF 132
SHEET
31 OF 80





SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	35 OF 132
		SHEET	32 OF 80





NOTE: The following pins require testpoints:
0 - GPIO_13
1 - GPIO_1
2 - GPIO_2
3 - GPIO_3
4 - GPIO_5
5 - PCIE_RST_1_N
6 - PCIE_RST_2_N
7 - PCIE_RST_3_N
8 - GPIO_15
9 - GPIO_11
10 - GPIO_14
11 - GPIO_0
12 - GPIO_12
13 - GPIO_10
14 - PB_LSTX
15 - PB_LSRX


Thunderbolt Host (1 of 2)	
	DRAWING NUMBER <SCH_NUM>
	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 36 OF 132
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	
SHEET 33 OF 80	





FORM MATTER-35 MO-8 KEYLES		SYSC DATE=11/14/2011	
PAGE TITLE			
Thunderbolt Power Support			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		38	OF 132
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		35	OF 80



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
SSD/HDD Connectors			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE	45 OF 132	
	SHEET	37 OF 80	







D

C

B

A


D

C


B

A

LPC+SPI Connector



SPI Bus Series Termination



8

7

6


5


4

3


2

1

SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		<BRANCH>	
		PAGE	51 OF 132
		SHEET	41 OF 80



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		PAGE TITLE	
SMBus Connections		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	52 OF 132
		SHEET	42 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FLIM,100K,1/16W,0201,SMD,LF	C5349,C5359,C5369		LOADISNS:NO

SYNC MASTER=D1 SENSORS

SYNC DATE=02/20/2012

Power Sensor: Load Side

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


53 OF 132

SHEET

43 OF 80


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
Rsense: 0.003 (R5400)
V across Rsense: 52.2 mV
SMC ADC: 08




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
Rsense: 0.003 (R5410)
V across Rsense: 26.4 mV
SMC ADC: 09




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x, EDP: 6.6 A
Rsense: 0.010 (R7050)
SMC ADC: 07




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7020)
SMC ADC: 04




PBUS Voltage Sense & Enable (VP0R)


Gain: 0.167x
SMC ADC: 05






DC In Voltage Sense & Enable (VD0R)


Gain: 0.167x
SMC ADC: 03




SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
Power Sensor: High Side			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	54 OF 132
		SHEET	44 OF 80
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

```
I2C Write: 0x98, I2C Read: 0x99
```




SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<BRANCH> PAGE 55 OF 132 SHEET 45 OF 80	



PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	VOUT	80UA	0.204 V	16.32E-6 W	
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.72E-3 W	
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	VDD	14MA (MAX)	0.021 V	294E-6 W	
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

BOM Options available to CSA 5
TPAD_5V:S4 Original implementation off PP5V_S4
TPAD_5V:LDO_S4 PP5V_S5 LDO power in S4 only
TPAD_5V:LDO_S5 PP5V_S5 LDO power


All RC values are TBD

5V TRACKPAD S4 FET



BOM GROUP	BOM OPTIONS
TPAD_5V_LDO:S4	TPAD_5V_FET:YES, TPAD_5V:S5
TPAD_5V_LDO:S5	TPAD_5V_FET:NO, TPAD_5V:S5

IPD Flex Connector




www.qdzbwx.com

TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB

THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC = 3.42V
LID CLOSE => SMC_LID_LC < 0.50V




Caps Lock LED Drive

WS_KBD15_C	CAP_COMP_H	CAP_COMP_L	Q5736	Q5738	LED Current
Z	1	1	off	off	none
1	0	1	on	off	source
0	1	0	off	on	sink

CRITICAL J5700


FF14-18C-R11DL

Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDED with MSP power to isolate when MSP is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).




KEYBOARD/TRACKPAD (1 OF 2)		
Apple Inc.	DRAWING NUMBER	SIZE
	<SCH_NUM>	D
	REVISION	
	<E4LABEL>	
	BRANCH	
	<BRANCH>	
	PAGE	57 OF 132
	SHEET	47 OF 80





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	2	CAP,CER,4.7UF,10%,25V,X6S,0603	C5810,C5811	CRITICAL	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,1/16W,0.5,0402,SMD,LF	R5852,R5853	CRITICAL	KBDBKLT:PROD

KEYBOARD/TRACKPAD (2 OF 2)	
Apple Inc.	DRAWING NUMBER <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL> BRANCH <BRANCH> PAGE 58 OF 132 SHEET 48 OF 80










SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		63 OF 132	
		SHEET	
		52 OF 80	

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)
APN: 35382888 & 35382958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ




SYMC MASTER-01 AUDIO		SYMC DATE=06/06/2015	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	66 OF 132
		SHEET	53 OF 80




I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP, CER, 4.7UF, 10%, 25V, X6S, 0603	C7090	CRITICAL	


NOTE: C7080 is the same APN, but NOSTUFFed per <rdar://problem/11815538>.

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	70 OF 132
		SHEET	57 OF 80
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D


C Δ

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




CPU VCCIO (1.05V S0) Regulator

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP,CER,1UF,10%,35V,X6S,0402,MURATA	C7624	CRITICAL	





$$OCP = R7641 \times 8.5\mu A / R7640$$
$$OCP = 26.265A$$
$$Vout = 0.5V * (1 + Ra / Rb)$$

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
CPUVCCIO (1.05V) Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
76 OF 132		63 OF 80	

1.5V S0 Switcher


1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher

Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ





1.05V TBT S0 Regulator


Vout = 1.05V
Max Current = 3A
Freq = 1 MHz




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
Misc Power Supplies		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		77 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		64 OF 80	









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	6	RES,MTL FILM,1/16W,0.5,0402,SMD,LF	R9717,R9718,R9719,R9720,R9721,R9722	CRITICAL	LCDBKLT:PROD

SYNCH PARTS: MTL, EXPLOR

SYNCH DATE: 09/21/2011

LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	97 OF 132
SHEET	71 OF 80

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

D

C

C

B

B

A

A

Digital Video Signal Constraints

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=5:1_SPACING	?
SATA_ICOMP	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	TOP,BOTTOM	=5:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4:1_SPACING	?
USB_RBIAS	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	TOP,BOTTOM	=4:1_SPACING	?

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	*	=5:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	TOP,BOTTOM	=5:1_SPACING	?

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1X1+

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2X_DIELECTRIC	?
CLK_25M	*	=5X_DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
E97D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRIN_P	7
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDRIN_N	7
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDROUT_P	7
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDROUT_N	7
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRIN_P	7
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RDRIN_N	7
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDROUT_N	7
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RDROUT_P	7
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RC_P	7 37
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_RC_N	7 37
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RC_N	7 37
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RC_P	7 37
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_RC_P	7 37
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_P	7 17 37
E98D	SATA_HDD_R2D	SATA_90D	SATA	SATA_HDD_R2D_C_N	7 17 37
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_P	7 17 37
E98D	SATA_HDD_D2R	SATA_90D	SATA	SATA_HDD_D2R_N	7 17 37
E97D	SATA_HDD_D2R	SATA_90D	SATA	SATA_SSDRHDD_D2R_P	7 37
E97D	SATA_HDD_D2R	SATA_90D	SATA	SATA_SSDRHDD_D2R_N	7 37
E97D	SATA_HDD_R2D	SATA_90D	SATA	SATA_SSDRHDD_R2D_P	7 37
E97D	SATA_HDD_R2D	SATA_90D	SATA	SATA_SSDRHDD_R2D_N	7 37
E98D	PCH_SATA3_ICOMP	SATA_50SE	SATA_ICOMP	PCH_SATA3COMP	17
E98D	PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	17
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_XHCI_P	19 26
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_XHCI_N	19 26
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_EHCI_P	19 26
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_EHCI_N	19 26
E98D	USB_HUB2_UP	USB_85D	USB	USB_HUB_UP_P	19 26
E98D	USB_HUB2_UP	USB_85D	USB	USB_HUB_UP_N	19 26
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_P	19 38
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_N	19 38
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_P	7 26 36
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_N	7 26 36
E98D	USB_EXTD	USB_85D	USB	USB_EXTD_P	
E98D	USB_EXTD	USB_85D	USB	USB_EXTD_N	
E98D	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_P	7 32
E98D	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN_N	7 32
E98D	USB_BT	USB_85D	USB	USB_BT_P	7 9 36
E98D	USB_BT	USB_85D	USB	USB_BT_N	7 9 36
E98D	USB_TPAD	USB_85D	USB	USB_TPAD_P	9 47
E98D	USB_TPAD	USB_85D	USB	USB_TPAD_N	9 47
E98D	USB_SMC	USB_85D	USB	USB_SMC_P	9 39
E98D	USB_SMC	USB_85D	USB	USB_SMC_N	9 39
E98D	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	19
E98D	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI_P	19 26
E98D	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI_N	19 26
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_MUXED_P	38
E98D	USB_EXTB	USB_85D	USB	USB_EXTB_MUXED_N	38
E98D	USB_CAMERA	USB_85D	USB	USB_CAMERA_P	19 32
E98D	USB_CAMERA	USB_85D	USB	USB_CAMERA_N	19 32
E98D	USB_EXTB	USB_85D	USB	USB_LT1_P	7 38
E98D	USB_EXTB	USB_85D	USB	USB_LT1_N	7 38
E98D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_P	19 36
E98D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_N	19 36
E98D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_P	7 19 36
E98D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_N	7 19 36
E98D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_P	19 38
E98D	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_N	7 19 38
E98D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_P	7 19 38
E98D	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_N	7 19 38


Clock Net Properties

ELECTRICAL_CONSTRAINT_SET				NET_TYPE	
				PHYSICAL	SPACING
E98D	SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	17 25
E98D	SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	17 25
E98D	SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	17
E98D	SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT	25 33
E98D	SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT	33

SYDC: MATTER-CLB_MCB_EXPLODE

SYDC: DATE=09/21/2015

PCH Constraints 1

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

<SCH_NUM>

<E4LABEL>

<BRANCH>

102 OF 132

74 OF 80

SIZE

D

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55G	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD











SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties





ELECTRICAL_CONSTRAINT_SET		PHYSICAL		SPACING		NET_TYPE	
000	LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	7	17	39 41
000	LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	7	17	39 41
000	LPC_RESET_L	LPC_50S	LPC	LPC_RESET_L	25		
000	PCH_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC_R	19	25	39
000		CLK_LPC_50S	CLK_LPC	LPC_CLK33M_SMC	7	25	39
000		CLK_LPC_50S	CLK_LPC	LPC_CLK33M_LPCPLUS	7	25	41
000	SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	7	17	42
000	SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	7	17	42
000	SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	17	42	
000	SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17	42	
000	SMBUS_SMC_1_SD_SCL	SMB_50S	SMB	SML_PCH_1_CLK	17	42	
000	SMBUS_SMC_1_SD_SDA	SMB_50S	SMB	SML_PCH_1_DATA	17	42	
000	HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17	51	
000		HDA_50S	HDA	HDA_BIT_CLK_R	17		
000	HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17	51	
000		HDA_50S	HDA	HDA_SYNC_R	17		
000	HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	17		
000		HDA_50S	HDA	HDA_RST_L	17	51	
000	HDA_SDIN0	HDA_50S	HDA	HDA_SDIN0	17	51	
000		HDA_50S	HDA	AUD_SDI_R	61		
000	HDA_SDOUIT	HDA_50S	HDA	HDA_SDOUIT	17	51	
000		HDA_50S	HDA	HDA_SDOUIT_R	17	25	
000	SPI_CLK	SPI_55S	SPI	SPI_CLK_R	17	41	
000		SPI_55S	SPI	SPI_CLK	41		
000	SPI_MOSI	SPI_55S	SPI	SPI_MOSI_R	17	41	
000		SPI_55S	SPI	SPI_MOSI	41		
000	SPI_MISO	SPI_55S	SPI	SPI_MISO	17	41	
000	SPI_CS0	SPI_55S	SPI	SPI_CS0_R_L	17	41	
000		SPI_55S	SPI	SPI_CS0_L	41		
000	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	7	17	36
000	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	7	17	36
000	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	7	17	36
000	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_N	7	17	36
000	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_P	7	36	
000	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_N	7	36	
000	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	7	17	36
000	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	7	17	36
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	7	17	36
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_N	7	17	36
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_PI_P	7	36	
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_PI_N	7	36	
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_R2D_PI_P	7	36	
000	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_R2D_PI_N	7	36	
000	PCIE_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_P	7	17	
000	PCIE_CLK100M_PCH	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	7	17	
000	PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_P	7	17	33
000	PCIE_CLK100M_TBT	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_N	7	17	33
000	PCH_CLK96M	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	17		
000	PCH_CLK96M	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	17		
000	PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	17		
000	PCH_CLK100M_SATA	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	17		



SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL	7 39 42
 SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA	7 39 42
 SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL	7 39 42
 SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA	7 39 42
 SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL	39 42
 SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA	39 42
 SMBUS_SMC_5_SCL	SMB_50S	SMB	SMBUS_SMC_5_SCL	
 SMBUS_SMC_5_SDA	SMB_50S	SMB	SMBUS_SMC_5_SDA	
 SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL	39 42
 SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA	39 42

SMBus Charger Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
 CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_P	57
 CHGR_CSI	1T01_DIFFPAIR		CHGR_CSI_N	57
 CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_P	57
 CHGR_CSO	1T01_DIFFPAIR		CHGR_CSO_N	57

SYNC MASTER=J5 MLB

SYNC DATE=07/29/2013

PAGE TITLE

SMC Constraints

 Apple Inc.

DRAWING NUMBER

SIZE

<SCH_NUM>

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

106 OF 132

SHEET

77 OF 80

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	= 2:1_SPACING	?
THERM	*	= 2:1_SPACING	?
AUDIO	*	= 2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P2MM
GND	MEM_CMD	*	GND_P2MM
GND	MEM_CTRL	*	GND_P2MM
GND	MEM_*_DQ_BYTE*	*	GND_P2MM
GND	MEM_DQS	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYP#1	NET_SPACING_TYP#2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB3	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB3	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_37S	BGA_MEM	MEM_50S
MEM_40S	BGA_MEM	MEM_50S
MEM_72D	BGA_MEM	MEM_85D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
1TO1_DIFFPAIR	*	1:1_DIFFPAIR
SENSE_1TO1_55S	*	SENSE_1TO1_55S
THERM_1TO1_55S	*	THERM_1TO1_55S
DIFFPAIR	*	DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 N 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU THERMD P 9 10
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	CPU THERMD N 9 10
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU THMSNS D P 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU THMSNS D N 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU TDIODE P 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	GPU TDIODE N 46
4600	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	TBT THERMD P 46
4600	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	TBT THERMD N 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	DDR3THMSNS D1 P 46
	SENSE_DIFFPAIR	THERM_1T01_55S	THERM	DDR3THMSNS D1 N 46
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS_P 43 63
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIOS0 CS_N 43 63
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPU_VDDQ SENSE_P 13
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPU_VDDQ SENSE_N 13
4600	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCD_PANEL_P
4600	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCD_PANEL_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_P 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_N 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_SSD_P 37 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_SSD_N 37 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_3V3_S0_SSD_R_P 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_3V3_S0_SSD_R_N 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_WLAN_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_WLAN_N
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKIT_P
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKIT_N
4600	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_TBT_P 80
4600	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_TBT_N 80
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_R_P 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_R_N 43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSA50_CS_P 58 80
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	VCCSA50_CS_N 58 80
4610	HDMI_CLK	HDMI_90D	HDMI	HDMI_IG_CLK_C_P 7 9 36
4610	HDMI_CLK	HDMI_90D	HDMI	HDMI_IG_CLK_C_N 7 9 36
4610	HDMI_DATA	HDMI_90D	HDMI	HDMI_IG_DATA_C_P<2..0> 7 9 36
4610	HDMI_DATA	HDMI_90D	HDMI	HDMI_IG_DATA_C_N<2..0> 7 9 36

D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P	7 36
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N	7 36
		1T01_DIFFPAIR		CHGR_CSI_R_P	57
		1T01_DIFFPAIR		CHGR_CSI_R_N	57
		1T01_DIFFPAIR		CHGR_CSO_R_P	57
		1T01_DIFFPAIR		CHGR_CSO_R_N	57
	USB_RT	USB_R5D	USB	USB_BT_CONN_P	36
	USB_RT	USB_R5D	USB	USB_BT_CONN_N	36
FEIN	USB_RT	USB_R5D	USB	USB_BT_WAKE_P	36
FEIN	USB_RT	USB_R5D	USB	USB_BT_WAKE_N	36
FEIN	AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN_SL_OUT_P	7 53 55
FEIN	AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN_SL_OUT_N	7 53 55
FEIN	AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN_SR_OUT_P	7 53 55
FEIN	AUDIO_DIFFPAIR	DIFFPAIR	AUDIO	SPKRCONN_SR_OUT_N	7 53 55
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_P	7 53 55 76
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_N	7 53 55 76
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_P	7 53 55 76
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_N	7 53 55 76
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNSG_P	43
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNSG_N	43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS1G_P	43 62
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS1G_N	43 62
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS2G_P	43 62
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS2G_N	43 62
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISUMG_R_P	43
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISUMG_R_N	43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_P	44
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_OTHER_N	44
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_P	44
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	ISNS_HS_COMPUTING_N	44
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS_P	43
	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS_N	43
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS1_P	43 61 62
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS1_N	43 62
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS2_P	43 61 62
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISNS2_N	43 62
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISUM_R_P	43
FEIN	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	CPUIUMP_ISUM_R_N	43
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_L_P	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_L_N	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_P	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L01_R_N	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_P	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_L_N	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_P	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_L02_R_N	51 53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_P	51 54
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_MIC_INL_N	51 54
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_P	53
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LIN_N	53
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_P	53
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RIN_N	53
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LSUBIN_P	53
	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_LSUBIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RSUBIN_P	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	AUD_SPKRAMP_RSUBIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	RSUBIN_P	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	RSUBIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	LSUBIN_P	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	LSUBIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP_LIN_P	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP_LIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP_RIN_P	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRAMP_RIN_N	53
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	HS_MIC_HI_RC	54
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	HS_MIC_LO_RC	54
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	HS_MIC_HI	54
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	HS_MIC_LO	54
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_P	7 53 55 78
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_L_OUT_N	7 53 55 78
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_P	7 53 55 78
FEIN	AUDIO_DIFFPAIR	AUDIODIFF	AUDIO	SPKRCONN_R_OUT_N	7 53 55 78
FEIN	USB_TP4D	USB_R5D	USB	USB_TP4D_R_P	26 47
FEIN	USB_TP4D	USB_R5D	USB	USB_TP4D_R_N	26 47
FEIN	USB_HUB	USB_R5D	USB	PU_USBHUB_DN4_P	9
FEIN	USB_HUB	USB_R5D	USB	PU_USBHUB_DN4_N	9
		SB_POWER		PP3V3_S5	7
		SB_POWER		PP3V3_S0	7 8
		SR_POWER		PP1V5_S3RS0_CPUDDR	8
		GND		GND	

DDR3 Loaded Segment Constraint Relaxations
Alternate single ended and differential impedances between devices.

Graphics ,SATA Constraint Relaxations
Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

SYNC MASTER=J5 MLB SYNC DATE=07/29/2011

Project Specific Constraints



Apple Inc.

DRAWING NUMBER	SIZE
<SCH NUM>	D

REVISION
<E4LABEL>

NOTICE OF PROPRIETARY PROPERTY:

BRANCH
<BRANCH>

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:

PAGE
108 OF 132

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SHEET
78 OF 80

D1 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, BGA_MEM			MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM	
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
50_OHM_SE	*	Y	0.070 MM	0.070 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.105 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.120 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.190 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.124 MM	0.124 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.140 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.110 MM	0.110 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.081 MM	0.081 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.099 MM	0.090 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.079 MM	0.079 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

Stackup-Defined Spacing Rules

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	TOP, BOTTOM	0.1 MM	?
1:1_SPACING	ISL3, ISL4, ISL9, ISL10	0.1 MM	?
1:1_SPACING	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1x_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1x_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1x_DIELECTRIC	ISL2, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

J4 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET			NET_TYPE	
	PHYSICAL	SPACING		
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_P	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_C_N	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_P	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_C_N	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_P<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_C_N<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_P<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_C_N<3..0>	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_P	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_N	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_P	
DP_TBT_AUXCH	DP_85D	DISPLAYPORT	DP_TBTSNK1_AUXCH_N	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_P<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK0_ML_N<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_P<3..0>	
DP_TBT_ML	DP_85D	DISPLAYPORT	DP_TBTSNK1_ML_N<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_P<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_C_N<3..0>	
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_C_P	
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_C_N	
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_P	
DP_INT_AUX	DP_85D	DISPLAYPORT	DP_INT_AUX_N	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_P<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_N<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_P<3..0>	
DP_INT_ML	DP_85D	DISPLAYPORT	DP_INT_ML_F_N<3..0>	
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_RC_P	
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_RC_N	
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_F_P	
USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX_F_N	
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_P	
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_N	
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_P	
USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX_C_N	

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
109 OF 132

SHEET
79 OF 80


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.9 A
Rsense: 0.005 (RD200 / XWD200)
V across Rsense: 4.5 mV
SMC AD: 17




CPU SA Current Sense (IC2C)

Gain: 500x. EDP: 6 A
Rsense: 0.001 (R7140)
V across Rsense: 6 mV
SMC AD: 13




Airport X29 Current Sense (IAPC)

Gain: 500x. EDP: 1.06 A
Rsense: 0.005 (RD230 / XWD230)
V across Rsense: 5.3 mV
SMC AD: 22




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
Rsense: 0.005 (R9020, XW9020)
V across Rsense: 5 mV
SMC AD: 15




Thunderbolt TBT Current/Voltage Sense (IHSP/VHSP)

Gain: 1000x. EDP: 2.8 A
Rsense: 0.001 (RD240)
V across Rsense: 2.8 mV
SMC AD: 23




CPU SA Voltage Sense (VC2C)

Gain: 1x
SMC ADC: 14



LCD Backlight Voltage Sense (VBLC)

Gain: 0.04434



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD209,CD219,CD229		LOADISNS:NO
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD239,CD259		LOADISNS:NO

Power Sensors: Extended	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	DRAWING NUMBER <SCH_NUM> REVISION <E4LABEL> BRANCH <BRANCH> PAGE 132 OF 132 SHEET 80 OF 80