

TE5 Block Diagram





PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-6	Processor
7-12	PCH
8	RTC
13-14	DDRIII SO-DIMM
15-21	VGA
23	HDMI comm part
24	LCD Panel
	CRT & CRT BUS SWITCH
	CCD
	HALL SENSOR&BACK LIGHT SWITCH
25	MINI Card (Wi-Fi & WIMAX)
	MINI Card 2nd
	MINI Card 3nd
26	USB 2.0
27	USB 3.0
28	SATA ODD
	Main SATA HDD & 2nd SATA HDD
29	Codec (CX20587)
30	Atheros LAN
31	3 IN 1 Card reader
32	EC NPCE791L
33	INT KeyBoard & K/B LED Power
	TP board
	Power SW
	HOLE
34	LED / EMI
35	Charger (ISL88731C)
36	System 5V/3V (RT8210B)
37	DDR1.5V(RT8207L)/1.05VSUS
38	+VTT/+1.05V (RT8238A)
39	+VCCAS(TPS51461)
40	+VCC_CORE(ISL95835HRTZ)
41	+1.8V (G966A)/Discharge
42	+GPU_CORE(ISL95870AHRUZ)


POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN
VIN	10V~+19V		S0~S5
+VCCRTC	+3.0V~+3.3V		S0~S5
+3V	+3.3V	MAIN_ON	S0
+3V_S5	+3.3V	S5_ON	S0~S5
+3V_HDP	+3.3V	MAIN_ON	S0
+3VPCU	+3.3V	AC/DC Insert enable	S0
+5V	+5V	MAIN_ON	S0
+5V_S5	+5V	S5_ON	S0~S5
+5VPCU	+5V	AC/DC Insert enable	S0~S5
WIMAX_P	+3.3V	WMAX_P for WLAN	
+1.8V	+1.8V	MAIN_ON	S0
+1.5V	+1.5V	MAIN_ON	S0
+1.5V_SUS	+1.5V	SUSON	S0~S3
+VCC_CORE		VRON	S0
+VTT	+1.05V	MAIN_ON	S0
+1.05V	+1.05V	MAIN_ON	S0
+VAXG		MPWROK	S0


GND PLANE	PAGE
8769AGND	32
Audio_GND	29
Shield_GND	29
— GND	ALL
↓ ISL95870A_AGNE	29


































<DDR> M_A_DQ[63:0] {4} {4} M_A_A[15:0] +1.5VSUS JDIM1B VSS16 VSS17 VSS18 VSS19 VDD2 VDD3 VDD4 81 82 M_A_A1 107 84 83 119 80 78 87 88 93 94 99 A10/AP A11 VSS20 VSS21 VSS22 VSS23 VSS24 VSS24 VSS25 VSS26 VSS27 VDD5 VDD6 VDD7 M_A_A1 M_A_A1 A12/BC# A13 A14 VDD8 VDD9 VDD9 VDD10 VDD11 VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 100 105 106 111 112 117 118 72 127 128 133 134 138 139 144 145 150 151 155 156 161 162 167 168 172 173 178 (4) M_A_BS#0 (4) M_A_BS#1 (4) M_A_CS#0 (4) M_A_CS#1 (4) M_A_CLKP0 (4) M_A_CLKP0 109 108 79 114 121 101 103 102 104 73 74 115 110 113 197 201 202 BA0 BA1 BA2 S0# S1# CK0 CK0# CK1# CKE0 CKE1 CAS# RAS# WE# SA0 SA1 SCL SDA PC2100 DDR3 SDRAM SO-DIMM VDD12 VDD13 VDD14 VDD15 VDD16 VDD17 VDD18 VDDSPD (4) M_A_CLKN0 (4) M_A_CLKP1 (4) M_A_CKE0 (4) M_A_CKE0 (4) M_A_CKE1 (4) M_A_CAS# (4) M_A_RAS# (4) M_A_WE# U:C2A × 77 × 122 × 125 NC1 NC2 NCTEST WAY R114 *10K_4 56 58 68 70 129 131 141 143 130 142 147 149 157 159 146 148 158 160 163 165 175 175 176 164 NC2 NCTEST M A DQ2 {14,22} DDR3_DRAMRST# [{14,25} CGCLK_SMB {14,25} CGDAT_SMB M A DQ35 M A DQ34 M A DQ32 M A DQ33 M A DQ38 M A DQ45 M A DQ45 M A DQ44 M A DQ47 M A DQ47 {6} SMDDR_VREF_DQ0_M3 {4} M_A_ODT0 {4} M_A_ODT1 ODT0 ODT1 184 185 189 190 DM0 DM1 DM2 DM3 DM4 DM5 DM6 DM7 VSS1 VSS2 VSS3 VSS4 VSS5 VSS6 VSS7 VSS8 VSS9 VSS10 28 46 63 136 153 (204P) 13 14 19 20 25 26 31 32 37 {4} M_A_DQSP[7:0] < DQS0 DQS1 DQS2 DQS3 DQS4 O+SMDDR_VTERM 204 VSS11 VSS12 VSS13 VSS14 154 DQS5 DQS6 DQS7 DQS#0 DQS#1 174 176 {4} M_A_DQSN[7:0] < 188 181 183 191 193 180 182 192 DQS#1 DQS#2 DQS#3 DQS#4 DQS#5 62 135 152 169 DQS#6 DQS#7 SMBus(DDR3/WLAN/3G) R183 R168 4.7K_4 4.7K_4 <DDR> <DDR> T) {9,30} SMB_PCH_DAT < 470P/50V_4X +SMDDR_VTERM SMDDR_VREF_DQ0 2N7002_200MA *10K/F_4 C72 0.1U/10V_4X C125 4.7U/6.3V_6X C281 1U/6.3V_4X C80 2.2U/6.3V_6X C131 4.7U/6.3V_6X C283 C152 C280 1U/6.3V_4X SMDDR_VREF_DIMM C282 1U/6.3V_4X +1.5VSUS C146 C@4.7U/6.3V_6X 2N7002_200MA (9,30) SMB_PCH_CLK < C149 C182 2.2U/6.3V_6X +1.5VSUS 4.7U/6.3V_6X R37 1K/F_4 C145 0.1U/10V_4X C141 0.1U/10V_4X C136 0.1U/10V_4X + C112 R36 1K/F_4 C126 0.1U/10V_4X C@330U/2V_7343P_E9c **Quanta Computer Inc.** 0.1U/10V_4X *0.047U/10V_4X C258 2.2U/6.3V_6X PROJECT : TE5 DDR3 DIMM-0






















21-V {16} VMC_DQ[63..0] {16} VMC_DM[7..0] {16} VMC_WDQS[7..0] E CHANNEL B: 256MB/512MB DDR3 {16} VMC_RDQS[7..0] VRAM3504 MA VREECA DQL0 DQL1 VREFCA DQL0 DQL1 H1 H1 H1 H1 VREFDQ VREFDQ DQL1 VREFDQ VREFDQ DQL1 DQL2 DQL3 DQL4 DQL2 DQL3 DQL4 DQL2 DQL3 DQL4 DQL2 DQL3 DQL4 FBC_CMD7 < FBC_CMD4 < DQL N2 N2 G2 N2 N2 A3 A4 A5 DQL6 DQL6 DQL6 DQL P8 P2 P8 P2 P8 P2 FBC_CMD17< FBC_CMD6 < FBC_CMD26< DQL7 A4 A5 DQL P2 R8 R2 T8 R2 T8 R2 T8 R2 FBC_CMD3 DQU DQU DQU0 DQU1 DQU2 DQU3 FBC CMD1 DQU1 R3 L7 R3 L7 FBC_CMD10 FBC_CMD21 A10/AF A10/AP DQU3 A10/AP DQU3 A10/AF DQU: R7 N7 T3 T7 R7 N7 T3 T7 R7 N7 T3 T7 R7 N7 FBC_CMD5
FBC_CMD22 DQU4 DQU4 A11 A12/BC DQU4 DQU5 A11 A12/BC DQU4 A2 A2 A12/BC A12/BC DQU5 DQU5 DQU FBC_CMD18 DQU6 DQU6 DQU6 DQU7 DQUE АЗ FBC_CMD18
FBC_CMD29
FBC_CMD30 DQU7 DQU M2 N8 M2 N8 B2 D9 M2 N8 FRC_CMD12 BA0 BA1 VDD#B2 B2 D9 B2 D9 G7 VDD#B2 VDD#B2 BA0 BA1 BA0 BA1 B2 D9 +1.5V GEX +1.5V GEX FBC_CMD12 N8 VDD#D9 VDD#D9 VDD#D9 VDD#D9 FBC_CMD13 BA2 VDD#G7 VDD#K2 VDD#G7 VDD#K2 VDD#G7 BA2 VDD#G7 VDD#K2 K2 VDD#K2 K8 K8 VDD#K8 VDD#N1 VDD#K8 VDD#K8 VDD#K8 VDD#N1 VDD#N1 VDD#N1 N9 N9 VMC_CLK0 < {16} VDD#N9 VDD#R1 VDD#N9 VDD#N9 VDD#N9 R1 R9 VMC_CLK0# {16} {16} VMC_CLK1#< +1.5V GFX +1.5V_GFX R9 FBC_CMD27 FBC_CMD0 CKE VDD#R9 VDD#R VDD#R9 VDDQ#A1 VDDQ#A8 VDDQ#A8 FRC CMD25 VDDQ#A VDDQ#A1 FRC CMD16 FBC_CMD2 < FBC_CMD24< L2 A8 C1 L2 VDDQ#A8 VDDQ#A8 FBC_CMD11< .13 .13 .13 VDDQ#C1 VDDQ#C1 VDDQ#C1 VDDQ#C КЗ K3 L3 FBC_CMD8 VDDQ#C9 VDDQ#C9 VDDQ#C9 VDDQ#C D2 D2 D2 FBC_CMD19 VDDQ#D2 VDDQ#D2 VDDQ#D2 VDDQ#D E9 F1 F9 VDDQ#E9 VDDQ#E9 VDDQ#F1 VDDQ#E9 VDDQ#E9 VDDQ#F1 VDDQ#F1 VDDQ#F VDDQ#H2 VDDQ#H9 VDDQ#H2 VDDQ#H9 VDDQ#H2 VDDQ#H VSS#A VSS#A9 VSS#A VSS#B3 VSS#E1 VSS#B3 VSS#E1 VSS#B3 VSS#E1 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#G8 VSS#G8 VSS#G8 VMC_WDQS0 C7 VSS#J2 VSS#J2 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#J8 VSS#M1 VSS#.I8 VSS#.I8 VSS#M1 VSS#M9 M9 M9 M9 M9 VSS#M VSS#M9 VSS#P1 VSS#P1 VSS#P1 VSS#P1 FBC_CMD28 FBC CMD28 FBC CMD28 {16} FBC_CMD28 RESET VSS#P9 VSS#P9 VSS#P9 VSS#T1 VSS#T9 VSS#T1 VSS#T1 VSS#T1 VMC_ZQ1 VMC ZQ2 VMC_ZQ3 VSS#T9 Should be 240 Should be 240 Should be 240 Should be 240 Ohms +-1% Ohms +-1% Ohms +-1% Ohms +-1% VSSO#B VSSO#B1 VSSQ#B1 VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#B9 VSSQ#D1 VSSQ#B9 VSSQ#B9 VSSQ#D1 R3574 R3530 R3543 R3610 VSSQ#D1 GB2@243/F 4 GB2@243/F 4 D8 GB2@243/F_4 D8 GB2@243/F 4 VSSQ#D8 VSSQ#E2 VSSQ#D8 VSSQ#D8 VSSQ#D VSSQ#E2 VSSQ#E2 VSSQ#E2 F8 F8 F8 VSSQ#E8 VSSQ#F9 VSSQ#E8 VSSQ#F9 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#F8 ₹Ĭİ VSSQ#E0 NC#L1 NC#L1 NC#L1 NC#L1 G1 √ J9 G1 G1 NC#J9 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#J9 VSSQ#G1 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 96-BALL SDRAM DDF 96-BALL SDRAM DDR 96-BALL SDRAM DDR3 GB2@VRAM_DDR3 +1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX VMC_CLK0 VMC_CLK1 GB2@1.33K/F 4 GB2@1.33K/F 4 GB2@1.33K/F 4 GB2@1.33K/F 4 R3510 R3541 GB2@160/F_4 VREFD_VMC1 GB2@160/F_4 /REFD_VMC3 VMC CLK0# VMC CLK1# R3577 C3658 R3531 C3547 R3544 C3637 R3536 C3566 GB2@1.33K/F 4 GR2@0 111/10V 4X GB2@1 33K/F 4 GB2@0 111/10V 4X GR2@1 33K/F 4 GR2@0 111/10V 4X GB2@1.33K/F 4 GB2@0.1U/10V 4X FBC_CMD15 {16} FBC_CMD15 FBC CMD23 +1.5V_GFX +1.5V_GFX +1.5V_GFX +1.5V_GFX C3651 C@10U/6.3V 8X C3548 | GB2@10U/6.3V 8X GB2@10U/6.3V 8X C3573 C@10U/6.3V_8X **Quanta Computer Inc.** GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X C3577 C3686 C3688 C3578 GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X GB2@0.1U/10V_4X C3579 C3635 C3633 C3634 C3594 C3542 C3662 C3657 PROJECT : TE5 Rev 1A GB2@0.1U/10V_4X N11x-Fermi VRAM B Wednesday, January 05, 2011
































































Model	REV	CH	ANGE LIST				MODEL PAGE	TE5 FROM To
1,		CII	ANGELISI				FAGE	
	<u> </u>	PAGE 3: (UMA)R52 change to 25.5/F_4					$\frac{1}{2}$	1A
C = 3 4D	1A	PAGE 5: (UMA)R52 change to 25.5/F_4 PAGE 5: (UMA)C183,C190,C195 change to 10U/6.3V_8X					2	1A 1A
E5 MB		PAGE 7: (UMA)R224,R197 change to NC					3	
		PAGE 9: (UMA)R224,R197 change to NC PAGE 9: (UMA)PCIE_CLK_USB30_REQ#, R138 pull up to +3	21/ Q5				4	1A 1A
		PAGE 9: (UMA)PCIE_CLK_03B30_REQ#, R138 pull up to +3V	7				5	
		PAGE 9: (UMA)PCIE_CLK_MINI_REQ#, R237 pull up to +3V					6	1A
		PAGE 9: (UMA)R199 NC PAGE 9: (UMA)Q30, Q62 NC						1A
							8	1A
		PAGE 10: (UMA)add TP31					9	1A
		PAGE 10: (UMA)change Board ID9 strap Function name					10	1A
		PAGE 11: (UMA)C252 change to 10U/6.3V_8X					11	1A
		PAGE 11: (UMA)Net +1.05V change to +VTT					12	1A
		PAGE 11: (UMA)R117,R182,R114 change to 10K_4			<u>-</u>		13	1A
		PAGE 12: (UMA)R190,R194,R110 change to 10K_4					14	1A
		PAGE 23: (UMA)C978 NC					15	1A
		PAGE 23: (UMA)R66,R412,R154,Q45 change Function code	e to HM@ and delete discrete HDMI-HPD reference				16	1A
		PAGE 24: (UMA)add D7					17	1A
		PAGE 25: (UMA)add R201,R7,Q10					18	1A
		PAGE 27: (UMA)USB3.0 change to NEC solution					19	1A
		PAGE 30: (UMA)03B3.0 change to NEC solution PAGE 30: (UMA)C97,C92,C106 change to 1U/10V_6Y						
		PAGE 31: (UMA)C97,C92,C106 Change to 10/10V_61					20	1A
		PAGE 31: (UMA)CN21 FOOT-print change to 3in1-cm35-5-21					21	1A
							22	1A
	2A	PAGE 32: (UMA)add 13MS,14MS,15MS Strap pin SKU_STR	AP_1,SKU_STRAP_2,SKU_STRAP_3				23	1A
		PAGE 33: (UMA)add PR1					24	1A
	2A	PAGE 34: (UMA)LED1,LED4,LED5,LED6 change symbol an	id Foot-print				25	1A
		PAGE 16: (VGA)add R3712					26	1A
		PAGE 19: (VGA)R3711 change to 47U/6.3V_1206X					27	1A
		PAGE 25: (ALL)Net name PCIE_CLK_3G_REQ# change to F	PCIE CLK_3G_REQ#_C				28	1A
		PAGE 22: (ALL)add R65					29	1A
		PAGE 37: (ALL)PC60 change to CC7390JMZ02					30	1A
		PAGE 18: (VGA)add R3601, R3575						111
		PAGE 24: (UMA)CN4 Value change to 87213-2000G						
		PAGE 22: (ALL)add R102 PAGE 33: (ALL)Remove K/B LED power circuit						
		PAGE 33: (ALL)Remove K/B LED power circuit					4	
		Hanaana ala manaalah kapa an andara ada					4	
	2A	PAGE 15: (VGA)delete R3535,R3547						
		PAGE 22: (ALL)add R31						
		PAGE 22: (ALL)add R102					1	
		PAGE 40: (ALL)add PC168]	
		PAGE 32: (ALL)13MS,14MS,15MS Strap pull up voltage cha	ange to +3VPCU					
		PAGE 34: (ALL)add R213					· - -]	
		PAGE 42: (VGA)add PQ49					1	
							1	
		<u> </u>					1	
		ſ					1	
		ſ					1	
		r					1	
		r						
		r						
							+	
		 						
								
								
		L						
		L]	
		L]	
]	
							1	
			T					
		PROJECT MODEL : TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	Qua	anta Computer I
DOC NO. 20)4						PRO	JECT : TE5
		PART NUMBER:	DRAWING BY:	Andy Wang	REVISON:	1A Size D	Document Number	
		<u> </u>		, ,			Chan Vednesday, January 05, 2011	nge list Sheet 31 of

Model	REV	CHANGE	LIST				MODEL PAGE	TE5
		01111101					1.102	1A
		PAGE 35: (COM)add PC76 and PC77 for EMI Sol. (101005)					2	1A 1A
E5 MB	IA	PAGE 35~42: (COM)delete PJP1 , PJP2 , PJP3 , PJP14 , PJP6 , PJP9 (1	01005)				3	1A
ES WID		PAGE 38: (COM)PC212 change to 0.1U/25V_6X (101005)					4	1A
		PAGE 38: (COM)PC216 change to 1.74K/F_4 (101005)					5	1A
!		PAGE 40: (COM)PC153 and PC154 change to 330U/2V_7343P_E9C (101	1005)				6	1A
!		PAGE 36: (COM)-add PD12 , PR142 , PR139 (101011) PAGE 38: (COM)-Change VTT/1.05V solution (101011)					7	1A
		PAGE 37: (COM)C13ange V177.03V solution (101011)					<u>8</u> 9	1A 1A
!		PAGE 38: (COM)Change PQ18 and PQ19 Value (101014)					10	1A
		PAGE 40: (COM)Change PR184 Value ; PC151 stuff (101014)					11	1A
		PAGE 42: (COM)PC113 no stuff (101014)					12	1A
!		PAGE 35, 37, 38, 40: (COM)PR14, PC19, PR48, PC61, PR70, PC80,	, PR159 , PC157 , PR177 , PC171 , PR200 , PC195	stuff (101020)			13	1A
!		PAGE 36: (COM)PU2 , PL4 , PL5 change Value (101020)					14	1A
							15	1A
!							16	1A
							17 18	1A 1A
							19	1A
							20	1A
							21	1A
								1A
							22 23	1A
!							24 25	1A
								1A
!							26	1A
!							27 28	1A 1A
							29	1A
!							30	1A
!							::::1	
!								
!								
!							::::1	
!								
!								
!								
!								
!								
!								
!							1	
							:::::1	
!								
!								
!								
!								
!								
DOC NO. 20	14	PROJECT MODEL: TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01		anta Computer
DOC 110. 204	/T	PART NUMBER:	DRAWING BY:	Andy Wang	REVISON:	1A Size D	Dogument Number	
							Chai Vednesday, January 05, 2011	Age list