


	SMBCLK SMBDATA				
	SMB_CLK_ME1 SMB_DAT_ME1				
D	AB1A_CLK AB1A_DATA				

	Qua	anta Computer Inc.				
		JECT :	V02A	/RO	LA	
Size	Document Number Power	Rails				Rev 1A
Date:	Wednesday, January 19, 2011	Sheet	2	of	61	
	7		8			



#### Sandy Bridge Processor (DMI, PEG, FDI)



## **DP & PEG Compensation**


+1.05V\_PCH

eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed within 500 mils

+1.05V\_PCH

PEG\_ICOMPI and RCOMPO signals should be routed within 500 mils

#### eDP Hot-plug (Disable)





PEG ICOMPO signals should


be routed within 500 mils


CAD Note: Place PU resistor within 2 inches


This signal can be left as no connect if entire eDP interface is disabled.























Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS O+ R413
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override +3.3V_SUS ORA74 **1K_4_NC ACZ_S	
Del 0510			Remove SPI_	MOSI from PCH strapping, HR_C/L_v0.91
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL OR455330K_4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS O R469 1K_4 ACZ_SYNC_R


Quanta Computer Inc.
PROJECT: V02A/RO1A


Size | Document Number | Cougar Point 3/7 | Pote: Wednesday, January 19, 2011 | Sheet | 11 | of | 61









































Quanta Computer Inc.
PROJECT : V02A/RO1A

Size Document Number
BLANK

Rev
1A


\_\_\_\_

.

2


Date: Wednesday, January 19, 2011


1 Sheet 26 o





## ESATA + USB Conn + Power share

# S3/S5 USB charging circuit










USBP0_BUS_SW_CB0	Mode		
Low	DCP, Auto-detect		
High	CDP, BC Spec 1.1		


	R8224	mA	
ос	100k ohm	480	
limitation	22.1k ohm	2171	Applied


Quanta Computer Inc.
PROJECT: V02A/R01A


Size Document Number PUSB / ESATA
Date: Wednesday, January 19, 2011 Sheet 28 of 61



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.











Date: Wednesday, January 19, 2011 Sheet 29 of 61

\_\_\_\_\_












## Share Pin





Cardreader	POP	NC
Inspiron	CON1	CON3
VOSTOR	CON3	CON1





















Wednesday, January 19, 2011

































VOSTOR	R286,R295,R296,R298	R297
VODIOR	180 ohm PN:CS11802JB15	240 ohm PN:CS12402JB13
Inspiron	R286,R295,R296,R298	R297
Inspiron	390 ohm PN:CS13902JB14	330 ohm PN:CS13302JB21













System Reset Circuit


Date: Wednesday, January 19, 2011 Sheet 41

























## Robson\_XT

DGPU_VID2	DGPU_VID1	+VCC_GFX_CORE
LOW	LOW	0.9V
HIGH	LOW	0.95V
HIGH	HIGH	1.12V
Setting	•	•
Location	Part No.	Value
Location PR30	Part No. CS31002FB26	Value 10K
		10.00
PR30	CS31002FB26	10K

## Whistler\_LP

DGPU_VID2	DGPU_VID1	+VCC_GFX_CORE
LOW	LOW	0.85V
HIGH	LOW	0.9V
HIGH	HIGH	1.0V
Setting		•
Location	Part No.	Value
Location PR30	Part No. CS31002FB26	Value 10K
		10.00
PR30	CS31002FB26	10K

## Seymour\_XT

DGPU_VID2	DGPU_VID1	+VCC_GFX_CORE
LOW	LOW	0.85V
HIGH	LOW	0.9V
LOW	HIGH	1.0V
HIGH	HIGH	1.1V
Setting		•
Location	Part No.	Value
PR30	CS31002FB26	10K
PR38	CS37502FB12	75K
PR33	CS41072FB11	107K
PR32	CS34122FB19	41.2K

