LCD-1 IVY Bridge (rPGA989) Intel PCH (Panther Point)


DY:No stuff SWG:SWG SKU

PSL: KBC795 PSL circuit for 10mW solution installed. 10mW: External circuit for 10mW solution installed.

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Cover Page
Size Document Number CD1 DIS SC
Date: Tuesday, December 13, 2011 Sheet 1 of 102



PCH Strapping Chief River Schematic Checklist Rev0.72 Schematics Notes Name eboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k Ω - 10-k Ω weak pull-up resistor. TNTT3 3V# Weak internal pull-up. Leave as "No Connect". GNT3#/GPIO55 GNT[3:0]# functionality is not available on Mobile. GNT2#/GPI053 Mobile: Used as GPIO only GNT1#/GPIO51 Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail. Enable Danbury: Connect to Vcc3 3 with 8.2-k? weak pull-up resistor. SPI MOSI Disable Danbury: Left floating, no pull-down required. Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] NV_ALE Disable Danbury: Leave floating (internal pull-down) NC CLE DMI termination voltage. Weak internal pull-up. Do not pull low. Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. /GPIO[33] Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. HDA SDO Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. HDA_SYNC Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail. GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/-5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Proce	ssor Str	apping	Chief Rive	r Schemat	tic Check	list Rev0.72
Pin Name	Strap Descript:	ion Configurat	ion (Default	value for	each bit i	s Default
		1				77-1

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	
CFG[2] PCI-Express Static Lane Reversal		1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,		
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0	
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11	
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion $_{\mbox{\scriptsize 0:}}$ PEG Wait for BIOS for training	1	

PCIe Routing

LANE1	Card Reader
LANE2	Mini Card1(WLAN)
LANE3	Express Card
LANE4	GBE LAN
LANE5	X
LANE6	X
LANE7	X
LANE8	x

	ı	Voltage Rails		
POWER PLANE	VOLTAGE	Voitage Rails	DESCRIPTION	
		ACTIVE IN		
SV_S0 3D3V_S0 1D8V_S0 1D8V_S0 1D9SV_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_GRXCORE VCC_GRXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 1.8V 1.5V 1.05V 1.05V 0.95 - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	so	CPU Core Rail Graphics Core Rail	
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3		
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only	
1D05V_LAN	1.05V	SO/MO, SX/M3	ON whenever iAMT is active	
3D3V_M 1D05V_M	3.3V 1.05V	SO/MO, SX/M3, WOL_EN	ON for iAMTLegacy WOL	
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states	
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx	

USB Table

055	TUDIC
Pair	Device
0	USB3.0 port 0
1	USB2.0 port 1
2	USB3.0 Docking
3	WWAN
4	USB2.0 port (AUO4)
5	New Card
6	x
7	x
8	USB2.0 Docking
9	USB2.0 port 2
10	FPR
11	BLUETOOTH
12	WLAN
13	Camera

RESISTOR

	Symbol name	Value	Tolerance	Rating	Size	
		(J: 5%, F: 1%, D: 0.5%, B: 0.1 %)		0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210	
	10KR3 10K Ohm If no letter, it means J: 5%		1/16W, 75V	0603		
	33D3R5 33.3 Ohm If no letter, it means J: 5%		1/10W, 100V	0805		
1KR3F 1K Ohm F: 1%		1/16W, 75V	0603			

The naming rule is value + R + size + tolerance For the value, it can be read by the number before R. (R means resistor) For the tolerance, it can be read from the last letter. For the rating, we don't show on the symbol name. For the size, R2=>0402, R3=>0603, R5=>0805,....

SMBus ADDRESSES

I 2 C / SMBus Addresses	Ref Des	Chief River CRV		
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI

SATA Table

	SATA
Pair	Device
0	HDD
1	ODD
2	mSATA
3	N/A
	N/A
4	Docking
5	N/A

CAPACITOR

Symbol name Value		Tolerance Rating		Size	
		(M: +/-20, K: +/-10, Z: +80/-20)		2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210	
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402	
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805	
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805	

The naming rule is

Capacitor type + value + rating + size + tolerance + material

SCD-U10V2MX-1

SC=> SMT Ceremic, TC=> POS cap or SP cap

D1U => 0.1UF

10V => the voltage rating is 10V

2=> 0402, 3=>603, 5=>6805

M=>tolerance M, K, Z

X=> XTR/SR, Y=> YSV

-1 ⇒ symbol version, nonsense to EE characteristic

OM1

緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hein Tei Wu Rd., Heichih, Teipei Heien 221, Teiwan, R.O.C.

Table of Content

Document Number

Custom CD1 DIS SC
Date: Tuesday, December 13, 2011 Sheet 3 of 102

SSID = CPŬ Signal Routing Guideline: PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG ICOMPI & PEG RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V_VTT Ivy Bridge CPU1A 24D9R2F-L-GP PEG_ICOMPI PEG_ICOMPO PEG_RCOMPO PEG_RCOMPO R401 1 From Panther Point 19 DMI_TXN[3:0] >> DMI RX#[0] B25 DMI_RX#[1]
A25 DMI_RX#[2] K33 PEG_RXN15 M35 PEG_RXN14 L34 PEG_RXN13 J35 PEG_RXN12 B24 DMI_RX#[3] PEG_RX#[0] 19 DML_TXP[3:0] >> PEG RX#I1 DMI_RX[0] B26 DMI_RX[1] DMI_RX[2] PEG RY#[3] J35 FEG RXN1

J32 PEG RXN1

H34 PEG RXN9

H31 PEG RXN9 DMI PEG_RX#[4] B23 DMI_RX[3] PEG_RX#[5] PEG_RX#[6] 19 DMI_RXN[3:0] G33 PEG RXN G30 PEG RXN F35 PEG RXN To Panther Point PEG_RX#[7] PEG_RX#[8] DMI_TX#[0] E22 DMI_TX#[0] F21 DMI_TX#[2 PEG_RX#[9] E34 PEG_RXI D21 DMI_TX#[3] PEG_RX#[10] 19 DMI_RXP[3:0] < PEG_RX#[11] D33 PEG RXN G22 DMI TXIO PFG_RX#[12] D22 DMI_TX[1] F20 C21 DMI_TX[1] DMI_TX[2] DMI_TX[3] PEG RY#[1/I] ΰ PEG_RX#[15] Ħ To Panther Point 19 FDI TXN[7:0] <<-GRAP! PEG_RX[2] H35 PEG_RX[3] H32 A21 FDI0_TX#[0 H32 PEG_RXP E19 FDI0_TX#[2] FDI0_TX#[3] PEG_RX[5] G34 G31 PEG RXI FDI B21 FDI1_TX#[0] C20 FDI1_TX#[1] PEG RXI61 PEG_RX[7] PEG_RX[8] F30 PEG RXF F30 PEG RXF E35 PEG RXF E33 PEG RXF PEG_RX[10] E33 E17 FDI1 TX#[3] PEG_RX[11]
PEG_RX[12]
PEG_RX[13]
PEG_RX[13] 19 FDI_TXP[7:0] << 면 A22 G19 FDI0_TX[0] FDI0_TX[1] FDI0_TX[2] FDI0_TX[3] FDI0_TX[3] FDI0_TX[0] Ø PEG Static Lane Reversal PEG_TXN[0..15] B32 PEG_RXI >>> PEG_TXN[0..15] 83 Intel(PEG_RX[15] EXPRES M29 PEG C TXN15
M32 PEG C TXN14
M31 PEG C TXN13
L32 PEG C TXN12
L29 PEG C TXN11 C401 1 C402 1 C403 1 C404 1 C405 1 PEG_TX#[0] C19 FDI1_TX[1] FDI1_TX[2] PEG_TX#[1] PEG_TX#[2] D19 FDI1_TX[3] PEG TX#[4] C406 1 C407 1 From Panther Point PEG_TX#[5] PEG_TX#[6] J17 FDI1_FSYNC 19 FDI FSYNC1 PEG TX#[7] 19 FDI INT H20 FDI_INT PEG_TX#[8] PEG_TX#[9] S C410 1 C411 1 C412 1 C413 1 C414 1 FDI0_LSYNC FDI1_LSYNC PEG_TX#[10] PEG_TX#[11] H17 PEG_TX#[12] PEG_TX#[13] PEG_TX#[14] PEG_TX#[15] PEG_TX#15]

PEG_TX#15]

PEG_TX#11

M38 PEG_C TXP11

PEG_TX|
M30 PEG_TX|
M30 PEG_C TXP11

PEG_TX|
M30 PEG_C TXP11

PEG_TX|
M30 PEG_C TXP11


PEG_TX|
M30 PEG_TXP11


PEG_TX|
M30 PEG_C TXP11


PEG_TX|
M30 PEG_C TXP11


PEG_TX|
M30 PEG_TX|
M30 PEG_TXP11


PEG_TX|
M30 PEG_TX|
M30 PEG_TX|
PEG_TX|
M30 PEG_TX|
M30 PEG_TX|
M30 PEG_TX|
P R402 1 24D9R2F-L-GP 1D05V VTTO-C417 1 C419 1 C418 1 C420 1 C421 1 C423 1 C423 1 C424 1 C425 1 C426 1 C427 1 >>> PEG_TXP[0..15] 83 A17 eDP_ICOMPO C15 eDP_AUX eDP_AUX# еDР C427 1 C428 1 C429 1 C430 1 C431 1 C18 eDP_TX#[0] eDP_TX#[1] × D16 × F15 eDP_TX#[2] eDP_TX#[3] PEG_TX[15] AUBURNF, CLARKUNF 緯創資通 **Wistron Corporation** Taipei Hsien 221, Taiwan, R.O.C. CPU (PCIE/DMI/FDI) Size A3 SC **CD1 DIS**















In production, All of parts should be not moounted except of pulldown 51 ohm on TRSTn and Pullup DBR#.


SIGNAL	REF DES	ENABLE	DISABLE
TDO	R1101	ASM	NOASM
TRST#	R1107	ASM	ASM
DBRESET#	R1102	ASM	ASM
PLT_RST#	R1106	ASM	NOASM
CFG0	R1104	ASM	NOASM
CPUPWRGD	R1103	ASM	NOASM
SYS_PWROP	R1105	ASM	NOASM
	CXDP1	ASM	NOASM




9/2 CPU_XDP

Part	Enable	Disable
R1101	ASM	DY
R1107	ASM	ASM
R1102	ASM	ASM
R1106	ASM	DY
R1104	ASM	DY
R1103	ASM	DY
R1105	ASM	DY
CXDP1	ASM	DY








VREF circuit -M1 (Voltage Driver Network) & M3 (Driven by Processor) Implementation





BOM1						
	緯創資通	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.				
Title						
	M3					
Size	Document Number				Rev	
A3	CD1	DIS			sc	
Date:	Tuesday, December 13, 2011	Sheet	12	of	102	




















	PORT	Names	Mapping	Mapping	Mapping	
		DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2	D
		DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#	-
		DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1	
		DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#	
		DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0	1
		DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#	L
	PORT-B	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK	f
		DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#	
		DDPB_AUXP	NA	DDPB_AUXP	NA	П
		DDPB_AUXN	NA	DDPB_AUXN	NA	١.
		DDPB_HPD	NA	DDPB_HPD	HDMIB_HPD	∐'
		SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIB_CTRLCLK	L
		SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIB_CTRLDATA	N

Port	Strap	How to Enable Port?	How to Disable Port?
LVDS	L_DDC_DATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port B	SDVO_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-k Ω ±5% resistor	No Connect

NOTE: LVDS and eDP on processor can not be enabled at the same time.

韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hein Tail Wu Rd., Hsichth, Taipel Hsien 221, Tailwan, R.O.C.


PCH: LVDS/CRT/DDI
Size A3 CD1 DIS


BOM1


CD1 DI: uesday, December 13, 2011


Sheet 20 of

SC


































































BOM1 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **ADAPTER** Size A3 Rev SC CD1 DIS





















TPS51219 1D05V

sc




TPS51311 for 1D8V_S0 3D3V_S5 PC4709 SCD1U25V3KX-GP 3D3V_S5 1D8V_S0 Design current = 1.5A VDD PC4701 SC100P50V2JN-3GP OCP > 3A PC4713 SCD1U25V3KX-GP PC4716 PC4718 SC10U6D3V5KX-1GP PGND PGND PR4709 PC4710 PWR_1D8V_FB COM SC2200P50V2KX-2GP N@9K 1D8V_PWR PR4710(1) PG4706 VBST 68.2R210.20T Id=8~14A PWR_1D8V_MODE × 2 8 MODE DCR=18~20mohm SCD1U25V3KX-GP 1D8V_PWR PG4707 Size=4x4 AP-CLOSE-PW PG GF SW#5 SW#6 SW#7 PL4701 PR4708 Do Not Stuff IND-2D2UH-161-GP-U GAP-CLOSE-PV(GP) GF PG4709 1 2 (F) TPS51311RGTR-GP PC4719 PC4720 74.51311.073 ~@®° N @ S GAP-CLOSE-PW GP GP PR4712(i) 19,27,36,37,82 PM_SLP_S3# > > -10KR2F-2-GP PC4717 SC1U6D3V2KX-GP PC4712 SC2200P50V2KX-2GP PR4701 20KR2F-L-GP PR4713 40D2R2F-GP **©** PWR_1D8V_FB 1 2 PG4702 GAP-CLOSE-PWR PR4711 10KR2F-2-GP

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichth,
Taipei Hsien 221, Taiwan, R.O.C.


Title PWM_1D8V_RT8015B


Size Document Number CD1 DIS Rev SC
Date: Tuesday, December 13, 2011 Sheet 47 of 102


TPS51461 for VCCSA





SC




























































(Blanking)







Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

LED Bard/Power Button


Document Number


CD1 DIS Date: Tuesday, December 13, 2011







Golden Finger for Debug Board









(Blanking)


20.10129.001			
P∐▼	TYPE 🔻	FUNCTION -	RTS5138 NET ▼
Pl	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P 7	SD	SD-GND	GND
P8	MMC PLUS	MIMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V_CARD_S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLK	SP1
P21	MMC PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V CARD S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
		CID. TO A TEA	CDIA
P25	SD	SD-DAT2	SP13
		SD-WP COM	
P25 P26	SD		GND
P26	SD	SD-WP COM	GND
		SD-WP COM /SDIO GND	
P26	SD	SD-WP COM /SDIO GND SD-CD COM	GND
P26	SD SD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND	GND GND
P26 P27 #1	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD	GND GND XD_CD#
P26 P27 #1 #2	SD SD XD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B	GND GND XD_CD# SP1
P26 P27 #1 #2 #3	SD SD XD XD XD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE	GND SD_CD# SP1 SP2
P26 P27 #1 #2 #3 #4	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE XD-CE	GND SD_CD# SP1 SP2 SP3
P26 P27 #1 #2 #3 #4 #5	SD SD XD XD XD XD XD XD XD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE XD-CE XD-CLE	GND XD_CD# SP1 SP2 SP3 SP4
P26 P27 #1 #2 #3 #4 #5	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE XD-CE XD-CE XD-CLE XD-ALE	GND XD_CD# SP1 SP2 SP3 SP4 SP5
P26 P27 #1 #2 #3 #4 #5 #6	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE XD-CE XD-CLE XD-ALE XD-WE	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6
P26 P27 #1 #2 #3 #4 #5 #6 #7	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-R/B XD-RE XD-CE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WP-IN XD-GND XD-D0	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND XD-D0 XD-D1	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND XD-D0 XD-D1 XD-D2	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND XD-D0 XD-D1 XD-D2 XD-D3	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12 SP13
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND XD-D0 XD-D1 XD-D2 XD-D3 XD-D4	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12 SP13 SP14
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14 #15	SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WF-IN XD-GND XD-D0 XD-D1 XD-D2 XD-D3 XD-D4 XD-D5	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12 SP13
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14 #15 #16 #17 #18	SD S	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WP-IN XD-GND XD-D0 XD-D1 XD-D2 XD-D3 XD-D4 XD-D5 XD-D6 XD-D7 XD-VCC	GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12 SP13 SP14 XD-D7 3D3V_CARD_S0
P26 P27 #1 #2 #3 #4 #5 #6 #7 #8 #9 #10 #11 #12 #13 #14 #15 #16 #17	SD SD SD XD	SD-WP COM /SDIO GND SD-CD COM /SDIO GND XD-CD XD-RB XD-RE XD-CE XD-CLE XD-ALE XD-WE XD-WP-IN XD-GND XD-D0 XD-D1 XD-D2 XD-D3 XD-D4 XD-D5 XD-D6 XD-D7	GND GND XD_CD# SP1 SP2 SP3 SP4 SP5 SP6 SP7 GND SP8 SP9 SP10 SP11 SP12 SP13 SP14 XD-D7





SD/XD/MS/MMC Card CONN


A3 CD1 DIS
Date: Tuesday, December 13, 2011


Rev SC

















	LIS244AL LIS34AL	NO ACC.
R401	NO-ASM	ASM
R957	ASM	ASM
U65	ASM	NO-ASM
Q105	ASM	NO-ASM
R885	10-OHM	NO-ASM
C829	ASM	NO-ASM
C969	ASM	NO-ASM
C830	ASM	NO-ASM
C847	ASM	NO-ASM
R970	56K	NO-ASM
C956	ASM	NO-ASM
R969	56K	NO-ASM
C938	ASM	NO-ASM
C704	NO-ASM	NO-ASM
R344	NO-ASM	NO-ASM
C703	NO-ASM	NO-ASM
R125	ASM	ASM

	Supplier	Vendo P/N	WISTRON P/N
1	ST	LIS34ALTR	74.00034.0BZ 41R0828AA
2	Kionix	KXTC8-2850	74.KXTC8.0BZ

Layout Comment : (1) Place C586, C588, Q17, R415, R417, C584, C585, R420 close to U34.


(2) Avoid routing under DCDC switching area.


媒創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taile


Reserved


Size A3 Document Number CD1 DIS Rev SC


BOM1






















































12/6 RF Solution Table:

Locat	ion	CD DIS	CD UMA	BF UMA
C1427	33PF	No_ASM	No_ASM	ASM
EC4601	33PF	ASM	ASM	No_ASM
PC4126	33PF	ASM	ASM	No_ASM
PC4120	33PF	ASM	ASM	No_ASM
PC4613	33PF	ASM	ASM	No_ASM
C9705	33PF	ASM	ASM	No_ASM
PC4622	330PF	ASM	ASM	No_ASM
PR4612	2.2ohm	ASM	ASM	No_ASM
C9710 C9706	33PF	No_ASM	No_ASM	ASM
C935	0.1uF	No_ASM	No_ASM	ASM
S1 S2	Spring	No_ASM	No_ASM	ASM



Schematic Change List

Doto	Dogo num?	Pagginhian	Domania
Date	Page number		Remark
2011/07/12	28	Add U2802,R28015-R2818,C2810-C2811,RT2801-RT2814 for Thermister protection function. Change R2211 to ASM.	
	49	Change LVDS connector reference to LVDS1 and pin1,5,37 NC.	
	66	Change LVDs connector reterence to LVDs1 and pin1,3,37 NC. Add R6610-R6612,C6612,U6602,U6603 for SMbus alternative path (Intel Anti-sheft 3.0)	
	17	Add intersheet connection for LPC_AD[3:0] and LPC_FRAME#.	
	45,	Change power rail name VCCP CPU to 1D05V VTT, Delete PR4514 (for iAMT), Change 1D05V IAN to 1D05V S0.	
	69	Change net TP4CLKPAD to TP4CLK, net TP4DATAPAD to TP4DATA.	
	42	Remove FR4227, FR4229 because of double pull-up.	
	41	Change net 1244143961 to 5V. S5.	
	27	Change pull-up power of FAN ID to 3D3V_SO.	
2011/07/13	27	Reserve test pads TP2709,TP2710 for net KCOL16,KCOL17.	
	2	Remove Media card reader block right side.	
	28,86	Delete Q2801,Q2802,C2805,R2813,R2814,wire themal sensor channel1 to dGPU inside	
	52	Change DP net name to DPC to DPB of connector side.	
	92	Remove U9204,U9207 and output cap because of space reason.	
	93	Remove 1D8V_VGA_S0 power rail.Change 1V_VGA_S0 to 1D05V_VGA_PLL	
		Add power for 1D05V_VGA_S0 power rail.	
	86,92,93	Change 3D3V_VGA_SO to 3D3V_VGA.	
	93	Change 1D5V_VGA_S0 to 1D5V_VGA.	
	40,94	Change net -PWRSHUTDOWN to PURE_HW_SHUTDOWN#.	
	61	Change U6102.5 connecting to 5V_S5.	
2011/07/14	93	Remove LDE RD3552 and the 1D05V_VGA_PLL. Change net 1D05V_VGA_PLL to 1D05V_VGA.	
	83~87	Connect GPU core power named as "VGA_CORE", Connect 1D05V power named as "1D05V_VGA".	
	8	Remove R801 and PTC803 because of layout space reason.	
	46	Add PTC4603 (330UF BULK CAP).	
	45	Remove PTC4502 because of layout space reason.	
	42~44	Change CPU core power controller to ISL95838 because of layout requirement.	
2011/07/15	21,31	Reserve R3120,R3121 to select LAN power control by EC or PCH, change PCH GPI014 as LAN_PWERON_PCH.	
	29	Add 10uF hook and DY on signal MIC_GPI.	
	27	Change EC pin16 from CAPSLOCK_LED# to PCIE_WAKE#.	
	28	Change Thermistor comparator power from VCC5M to 5V_S5.	
	85	Removed power supply to IFPx modules and add R8507-R8514 to pull down.	
	86	Removed power supply to DAC modules and add R8646 to pull down.let DAC I/O pins NC.	
	93	Add PC9336 0.22uF for DGPU power sequence adjustment.	
	84	Connect pin FB_CLAMP to GND, let pin FB_VREF NC.	
2011/07/16	28,86	Add pull up resistor R2819 net on net THERM_ALERT#. Change TPFP1 type, remove pins for POA function.	
	69 86	Change TPFFI type, remove pins for POA function. Remove R8623-R8625.	
2011/07/17	18	Remove R1825 because of double pull down.	
2011/07/17	49	Remove rices because of ucumie puri down. Change U4901 from GMT part to T122922.	
2011/07/18	27	Change U2702 from GMT part to TP23309, Remove R2710,R2713,R2718,R2724,R2726,R2741.	
	28,86	Connect GPU GPIO9 signal VIDEO THERM ALERT# to thermal sensor ALERT pin.	
	69	Update TPFF1 pin assignment.	
2011/07/19	45	Remove PR4517, Cahnge net 1.05VTT_PWRGD to 1D05VTT_PWRGD.	
2011/07/15	66	Change U6602, U6603 pinl to SMB DATA WWAN, SMB CLK WWAN.	
	21,63,82	Change BLUETOOH LED control from PCH to BLUETOOTH, Add R2108 as pull up of REQ2#.	
	5	Remove R511,R516 because of duplication.	
	26	Move R2602 from XDP_DBRESET# to PM_RSMRST#, and correct connection of PXDP1 pin 10,17,18.	
	18,22,27	Correct EC SCI#, EC SMI#, EC SWI connection, leave only EC SCI# from PCH to EC.	
	14,15	Add C1423,C1424,C1425,C1426,C1503,C1504,C1517,C1522 for VREF CA,VREF DQ power.	
	-	Add 10uF caps C1427,C1523,C1524 on 0D75V_S0.	
	66	Add C6613,C6614,C6615,C6616 for mSATA.	
	18	Change RN1802 as pull up SMB_CLK_PCH/SMBDATA_PCH	
	56	Remove connection of SATA_ODD_DA# and RN2102.	
2011/07/19	9	C934 pin2 change to GND	
	42	PR4230 pin1 and PR4229 pin1 change to 1D05V_VTT	
	13	Del 3D3V_PCIE_AOAC PWR Plane	
	66	Change RN6601 pin1,2 net name to SMB_CLK_WWAN and SMB_DATA_WWAN	
	69	Del RN6901	
	77	Cut U7701 pin15	
	82	RJBD1 pin34 change to LED_BDC_ON	
	93	Change net name to 1D05V_VGA_EN	
2011/07/20	17	PCH_JTAG_TDI keep PU to follow LKN4	
	93	PR9335 pin2 change to 1D5V_ENABLE,R9326 change to SWG,R9327 change to DY to adjust GPU power up sequence	e
	43,44	Add PC4312, PC4313, PC4314 for EMI	
<u> </u>			

Wistron Corporation
21: 8. Sec. 1, Hean Tai Way Rd. Heichan,
Taipel Hiem 221, Taiwan, R.O.C.

File

Change History

Sta

A2

A3


CD1 DIS

SC

Date: Tuesday, December 13, 2011

Sheet 68 of 102

Chief River Platform Power Sequence (AC mode) red word: KBC GPTO RTC_RST# Within logic high level and disable if 3D3V_AUX_S5 it is less than the logic low level. KBC GPIO34 control power on by 3V_5V_EN +5VA DON VOCSBERSII KBC GPIO43 to PCH PM_RSMRST#(EC Delay 40ms PCH to KBC GPIO00 KBC GPO84 to PCH Platform to KBC PSL_IN2 KBC GPIO20 to PCH AC PM_PWRBTN# PCH to KBC GPIO44 PCH to KBC GPI001 KBC GPIO23 to LAN Enable by PM_SLP_S4# 1D5V_S3 DDR_VREF_S3(0.75V) +5V_RUN & +3.3V_RUN need meet 0.7V difference +5VS_PCH_VCC5REF 1D5V_S0 1D8V_S0 0D75V_S0 1D8V_S0 & 1D5V_S3 power ready VT357FCX PGOOD 0D85V_S0 TPS51461RGER PGOOD D85V_PWRGD SetVID ACK 50us< T25<2 CPU SVID BUS ISL95831 PGOOD to system KBC GPIO77 to PCH This signal represents the Power Good for all the non-COSE and non-oraphics power rails. PCH to CPU PCH to CPU T33 >0ms SYS_PWROK 1ms< T35 <100ms PCH to all system **NVIDIA** 3D3V_VGA 3D3V_VGA 3D3V_VGA IFPB_IOVDD VGA_CORE 1D5V_VGA FBVDDQ 1D05V_VGA PEX_VDD VCC1R05VIDEO_PLL IFPC_IOVDD VCC1R05VIDEO_PLL tIFVD_IOVD VCC1R05VIDEO_PLL tIFWE_IOVE IFPE_IOVDD VCC1R05VIDEO_PLL tIFFF_IOVED



Wistron Corporation
21 ft Rs. Back Live Yard No. Le Yard No. Corporation
21 ft Rs. Back Live Yard No. Le Yard No.

