

Compal Confidential

Dan & Astro
BKA40/BKA50/BKD40/BKD50
MB Schematic Document

LA-D822P Rev: 1.0 (A00) 2016.06.06



UC1 KBL_15W_I3@

SA0000A382L
KBL_U_SR2VN

UC1 KBL_15W_15@

SA0000A372L
KBL U SR2VL
SICFJ08C7V22793739 SR2VL H0 2.5G /

UC1 KBL_15W_I7@

SA0000A342L
KBL U SR2VM
KBL U SR2VM H0 2.7G A31

UC1 KBL_15W_2+1@

SA00009GM0L
KBL_15W27299999 OKKO


UC1 KBL_15W_2+2@

SA00009PJ0L
KBL_U_QKKS
S_IC_A3T_FIRROF7702733720 O

PROPRIETARY NOTE: THIS SHEET OF ENCINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

		TE COM IDEM	HAL/FR	<u>JE MII</u>	LIANI						
		Compal E	lectronics	, Inc.							
	Title										
9		Cover Page									
	Size	Document Number			Re						
			0822P		1						
	Date:	Monday, June 06, 2016	Sheet	1 of	46						



POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	ON	OFF	OFF	OFF
G3	OFF	OFF	OFF	OFF	OFF	OFF	OFF

PM TABLE

						L	10	N/A			PCIE-	6	_
РМ Т	ABLE					_		•			PCIE-	7 SATA-0	╛
$\overline{}$		+RTC_CELL	+1.0V_PRIM	+1.0V_VCCST	+1.0VS_VCCIO	1					PCIE-		4
		+RTC_VCC	+1.0V_MPHYPLL	+1.2V_DDR	+1.0V_VCCSTG						PCIE-		+
\	power	+3VLP +19VB	+5VALW +3VALW	+2.5V_MEM +3VALW_PCH	+VCC_GT +VCC_SA						PCIE-		+
	plane		+3.3V_ALW_DSV +1.8V_PRIM	v	+VCC_CORE +GPU_CORE						PCIE-		=
			+1.0V_1 1111VI		+5VS						PCIE-	12 SATA-2	_
Sta	ite				+3VS +1.8VS	\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	<i>//</i>						
Ott					+0.6V_DDR_VTT								
								25					
S0		ON	ON	ON	ON		3//						
S3		ON	ON	ON	OFF				>				
S4&S5	5 / AC	ON	ON	OFF	OFF								
S4&S5	5 / DC	ON	OFF	OFF	OFF				~ @	1/2			
		•				•				~ (b)			
_		D									U/3	\wedge	
Board	d ID & Model I	D table									~ ~ ///	/17 .	
Item	Pull-down(K ohm)	Pull-up (K ohm)	Voltage	Board ID/Model ID							×		
1	100	10.0	3.000	EVT(X00)									
2	100	13.7	2.902	DVT1(X01)									
3	100	17.8	2.801	DVT2(X02)									
4	100	22.1	2.703	Pilot(A00)									
5	100	27.0	2.598										


Board ID & Model ID table

Item	Pull-down(K ohm)	Pull-up (K ohm)	Voltage	Board ID/Model ID
1	100	10.0	3.000	EVT(X00)
2	100	13.7	2.902	DVT1(X01)
3	100	17.8	2.801	DVT2(X02)
4	100	22.1	2.703	Pilot(A00)
5	100	27.0	2.598	
6	100	32.4	2.492	
7	100	37.4	2.402	
8	100	49.9	2.201	
9	100	57.6	2.094	
10	100	64.9	2.001	
11	100	73.2	1.905	
12	100	82.5	1.808	
13	100	93.1	1.709	
14	100	107.0	1.594	

DESTINATION
USB3.0 Port0
USB3.0 Port1
USB3.0 Port2 (IO Board)
USB2.0 Port0
HD CAM
Card Reader
Touch Screen
ВТ
Finger Printer
N/A


USB3.0	SSIC	PCIE	SATA	DESTINATION
USB3.0-1				USB3.0 Port0
USB3.0-2	SSIC-1			USB3.0 Port1
USB3.0-3	SSIC-2			USB3.0 Port2 (IO Board)
USB3.0-4				N/A
USB3.0-5		PCIE-1		N/A
USB3.0-6		PCIE-2		N/A
		PCIE-3		N/A
		PCIE-4		N/A
		PCIE-5		WLAN
		PCIE-6		GLAN
		PCIE-7	SATA-0	SATA HDD
		PCIE-8	SATA-1	N/A
		PCIE-9		N/A
		PCIE-10		N/A
		PCIE-11	SATA-1*	N/A
		PCIE-12	SATA-2	SATA SSD


Compal Electronics, Inc. **Notes List**




DELL CONFIDENTIAL/PROPRIETARY


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WHITEN AUTHORIZATION OF DELL IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION HT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WHITEN CONSENT.











DDR4. Ballout for B2B(Interleave) <18> DDR_A_D[0..15] <19> DDR B DI0..151 DDB0 DOI0 DDB0 CKBIO DDR1 CKNIN DDR0_DQ[1] DDR0_DQ[2] DDR0_DQ[3] _DQ[1]/DDR0_ _DQ[2]/DDR0_ >DDR_B_CLK#1 <19> DDR1 DOI3/DDB0_DOI19 DDR0_DQ[4 DDR0_DQ[5 DDR0_DQ[6 DDR0_CKE[0] DDR0_CKE[1] DDR0_CKE[2] DDR1_DQ[3]/DDR0_DQ[20] DDR1_DQ[5]/DDR0_DQ[21] DDR1_DQ[6]/DDR0_DQ[21] DDR1_DQ[6]/DDR0_DQ[22] DDR1_CKE[0] DDR1_CKE[1] DDR1_CKE[2] DDR_B_CKE0 <19> DDR_B_CKE1 <19> PAD @T5 DDR B CKE1 AN55 DDR_B_CKE2 AP53 DDR_B_CKE3 AN71 AR70 AR68 DDR0 DOI7 DDR1 DQI7I/DDR0 DQI23 AU45 DDR A CS#0 AU43 DDR A CS#1 AT45 DDR A ODT0 PAD @T6 AF68 BB42 DDR_B_CS#0 AY42 DDR_B_CS#1 BA42 DDR_B_ODT0 >DDR_B_CS#0 <19> >DDR_B_CS#1 <19> >DDR_B_ODT0 <19> >DDR_B_ODT1 <19> DDB0_DQ[10 DDB0_CS#[1] DDB1 DQI10/DDB0 DQI26 DDB1_CS#[0] DDR0_DQ[12 DDR1_DQ[11]/DDR0_DQ[27] DDR1_DQ[12]/DDR0_DQ[28] DDR1_DQ[13]/DDR0_DQ[29] AT43 DDR_A OD ARGO AE60 AW42 DDF DDB0_DQI13 DDR1_ODT[1 AY48 DDR_B_MA5 AP50 DDR_B_MA9 BA48 DDR_B_MA6 DDR1_DQ[14]/DDR0_DQ[30] DDR1_DQ[15]/DDR0_DQ[31] DDR1_DQ[16]/DDR0_DQ[48] DDB0 DOI14 DDB0 MAISI/DDB0 CAAI0I/DDB0 MAISI DDR0_DQ[14] DDR0_DQ[15] DDR0_DQ[16]/DDR0_DQ[32 DDR0_MA[9]/DDR0_CAA[1]/DDR0_MA[9] DDR0_MA[6]/DDR0_CAA[2]/DDR0_MA[6] DDR0_MA[8]/DDR0_CAA[3]/DDR0_MA[8] DDR_A_MA9 <18> DDR_A_MA6 <18> DDR_A_MA8 <18> DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5] DDR1_MA[9]/DDR1_CAA[1]/DDR1_MA[9] DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6] <18> DDR A D[16..31] <19> DDR B D[16..31] BB65 BA52 AT66 7 AW65 AV52 ALIGE DDB0_DQI17I/DDB0_DQI33 DDB1 DQI17I/DDB0 DQI49 DDHO_MA[8]/DDHO_CAA[4]/DDRO_MA[7] DDRO_MA[7]/DDRO_CAA[4]/DDRO_MA[7] DDRO_MA[2]/DDRO_CAA[5]/DDRO_BG[0] DDRO_MA[2]/DDRO_CAA[6]/DDRO_MA[12] DDRO_MA[14]/DDRO_CAA[7]/DDRO_MA[14] DDRO_MA[14]/DDRO_CAA[8]/DDRO_ACT# DDRO_MA[14]/DDRO_CAA[8]/DDRO_BG[1] DDH1_MA[6]/DDH1_CAA[2]/DDH1_MA[6] DDH1_MA[8]/DDH1_CAA[3]/DDH1_MA[8] DDH1_MA[7]/DDH1_CAA[3]/DDH1_MA[7] DDH1_BA[2]/DDH1_CAA[5]/DDH1_MA[12] DDH1_MA[12]/DDH1_CAA[6]/DDH1_MA[12] DDH1_MA[13]/DDH1_CAA[8]/DDH1_MA[12] DDH1_MA[15]/DDH1_CAA[8]/DDH1_ACT# DDR0_DQ[18]/DDR0_DQ[34] DDR0_DQ[19]/DDR0_DQ[35] DDR0_DQ[20]/DDR0_DQ[36] DDR1_DQ[18]/DDR0_DQ[50] DDR1_DQ[19]/DDR0_DQ[51] DDR1_DQ[20]/DDR0_DQ[52] DDR A MA7 <185 DR R MAR -10-AW54 DDR A MA12 BA54 DDR A MA11 BA55 DDR A ACT# AN65 AP66 AT65 AU65 AT61 AU61 AP60 AP52 AN50 AN48 AN53 DDR0_DQ(20)/DDR0_DQ(36) DDR0_DQ(21)/DDR0_DQ(37) DDR0_DQ(22)/DDR0_DQ(38) DDR0_DQ(23)/DDR0_DQ(39) DDR0_DQ(25)/DDR0_DQ(40) DDR0_DQ(25)/DDR0_DQ(41) DDR0_DQ(26)/DDR0_DQ(42) DDR0_DQ(26)/DDR0_DQ(42) DDR0_DQ(26)/DDR0_DQ(42) DDR0_DQ(26)/DDR0_DQ(42) DDR A MA11 <185 DDR1_DQ[21]/DDR0_DQ[53] DDR1_DQ[22]/DDR0_DQ[54] DDR1_DQ[23]/DDR0_DQ[55] DDR B MA12 <19> DDR_B_MA11 <19> DDR_B_ACT# <19> DDR1 DQI24I/DDR0 DQI56 DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1 BA43 DDR_B_MA13 AY43 DDR_B_CAS# AY44 DDR_B_WE# AW44 DDR_B_RAS# DDR0_MA[13]/DDR0_CAB[0]/DDR0_MA[13] DDR0_CAS#/DDR0_CAB[1]/DDR0_MA[15] DDR0_WE#/DDR0_CAB[2]/DDR0_MA[14] DDR1_DQ[25]/DDR0_DQ[57] DDR1_DQ[26]/DDR0_DQ[58] DDR1_DQ[27]/DDR0_DQ[59] DDR_A_CAS# <18> DDR_A_WE# <18> DDR1_MA[13]/DDR1_CAB[0]/DDR1_MA[13] DDR1_CAS#/DDR1_CAB[1]/DDR1_MA[15] AT46 AN60 DDRO_WE#IDDRO_CAB[2]/DDRO_MA14 DDRO_RAS#IDDRO_CAB[3]/DDRO_MA16 DDRO_BA[0]/DDRO_CAB[5]/DDRO_MA15 DDRO_MA[2]/DDRO_CAB[5]/DDRO_MA2 DDRO_MA[1]/DDRO_CAB[5]/DDRO_MA1 DDRO_MA[1]/DDRO_CAB[8]/DDRO_MA11 DDRO_MA[1]/DDRO_CAB[8]/DDRO_MA11 DDRO_MA[1]/DDRO_CAB[8]/DDRO_MA11 DDR0_DQ[28]/DDR0_DQ[44] DDR0_DQ[29]/DDR0_DQ[45] DDR0_DQ[30]/DDR0_DQ[46] DDR1_DQ[28]/DDR0_DQ[60 DDR1_DQ[29]/DDR0_DQ[61 DR A RAS# <185 DDR1_WE#/DDR1_CAB[2]/DDR1_MA[14] DDR1_RAS#/DDR1_CAB[3]/DDR1_MA[16] DR R WF# ~19~ L_HAS# <18> L_BS0 <18> L_MA2 <18> L_BS1 <18> L_MA10 <18> BB44 DDR B BS0 AY47 DDR R MAG DR_A_D30_BA59 DR_A_D31_AY59 DR_A_D32_AY39 AT60 AU60 AU40 DDR1_RAS#/DDR1_CAB(3)/DDR1_MA(16) DDR1_BA(0)/DDR1_CAB(4)/DDR1_BA(0) DDR1_MA(2)/DDR1_CAB(5)/DDR1_MA(2) DDR1 DQ(30)/DDR0 DQ(62 <18> DDR A DI32 471 DDB0_DQ[31]/DDB0_DQ[47 <19> DDR B DI32 471 MA2 <19> DDB1_DQl31l/DDB0_DQl63 DDR_B_MA2 <19> DDR_B_BS1 <19> DDR_B_MA10 <19> DDR_B_MA1 <19> DDR_B_MA0 <19> DDR0_DQ[32]/DDR1_DQ[0] DDR0_DQ[33]/DDR1_DQ[1] DDR0_DQ[34]/DDR1_DQ[2] DDR1_DQ[32]/DDR1_DQ[16] DDR1_DQ[33]/DDR1_DQ[17] DDR1_DQ[34]/DDR1_DQ[18] DDR1_BA[1]/DDR1_CAB[6]/DDR1_BA[1] DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10] DDR1_MA[1]/DDR1_CAB[8]/DDR1_MA[1] 3 AW39 AT40 AW46 DDR_B_MA1 DDR_A_MA1 <18> DDR_A_MA0 <18> DDR_A_MA0 <18> DDR_A_MA3 <18> BA46 DDR B MA0 BB46 DDR B MA3 BA47 DDR B MA3 DDR0_DQ(35)/DDR1_DQ(3) DDR0_DQ(35)/DDR1_DQ(4) DDR0_DQ(36)/DDR1_DQ(4) DDR0_DQ(37)/DDR1_DQ(5) DDR0_DQ(38)/DDR1_DQ(6) DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0] DDB0 MAI3 DDB1 DQ[35]/DDB1 DQ[19 DDR1_DQ[36]/DDR1_DQ[20 DDR1_DQ[37]/DDR1_DQ[21 7 BA30 AP40 AM70 AM69 AT69 DDR_A_D39 BB37 DDR0_DQSN(0) DDB1_DQl38l/DDB1_DQl22 DDR0_DQ[39]/DDR1_DQ[7 DDR0_DQ[40]/DDR1_DQ[8 DDB0 DOSBIO DDB1_DQl39l/DDB1_DQl23 DDB1 DOSNIOI/DDB0 DOSNIOI DDR0_DQ(40)/DDR1_DQ(8) DDR0_DQ(40)/DDR1_DQ(8) DDR0_DQ(41)/DDR1_DQ(9) DDR1_DQ[40]/DDR1_DQ[24] DDR1_DQ[41]/DDR1_DQ[25] DDR1_DQSN[0]/DDR0_DQSN[2] DDR1_DQSP[0]/DDR0_DQSP[2] DDR1_DQSN[1]/DDR0_DQSN[3] DDR0 DQSPI DDR1_DQSN[1]/DDR0_DQSP[3] DDR1_DQSP[1]/DDR0_DQSP[6] DDR1_DQSP[2]/DDR0_DQSP[6] DDR1_DQSP[2]/DDR0_DQSP[6] DDR1_DQSN[3]/DDR0_DQSN[7] DDR0_DQ[42]/DDR1_DQ[10] DDR0_DQ[43]/DDR1_DQ[11] DDR0_DQ[44]/DDR1_DQ[12] DDR0_DQSN[2]/DDR0_DQSN[4] DDR0_DQSP[2]/DDR0_DQSP[4] DDR0_DQSN[3]/DDR0_DQSN[5] DDR1_DQ[42]/DDR1_DQ[26] DDR1_DQ[43]/DDR1_DQ[27] DDR1_DQ[44]/DDR1_DQ[28] DDR_B_DQS# DDR_B_DQS2 DDR_B_DQS# DDR0_DQ[45]/DDR1_DQ[13] DDR0_DQ[46]/DDR1_DQ[14] DDR0_DQ[47]/DDR1_DQ[15] DDR0_DQ[48]/DDR1_DQ[32] DDB0_DOSPISI/DDB0_DOSPIS DDR1 DOI451/DDR1 DOI29 DDR1_DQSN[3]/DDR0_DQSN[7] DDR1_DQSP[3]/DDR1_DQSN[2] DDR1_DQSN[4]/DDR1_DQSN[2] DDR1_DQSN[4]/DDR1_DQSP[2] DDR1_DQSN[5]/DDR1_DQSN[3] DDR0_DQSP[4]/DDR1_DQSN[0 DDR0_DQSP[4]/DDR1_DQSP[0 DDR0_DQSN[5]/DDR1_DQSN[1 DDR1_DQ[46]/DDR1_DQ[30] DDR1_DQ[47]/DDR1_DQ[31] DDR1_DQ[48] BB33 <18> DDR A D[48..63] <19> DDR B D[48..63] 8 AY31 9 AW31 0 AY29 AU27 AT27 AT25 BA34 DDR_A BA30 DDR_A DDR0_DQ[49]/DDR1_DQ[33] DDR0_DQ[50]/DDR1_DQ[34] DDR0_DQ[51]/DDR1_DQ[35] DDR0_DQSP[5]/DDR1_DQSP[1] DDR0_DQSN[6]/DDR1_DQSN[4] DDR0_DQSP[6]/DDR1_DQSP[4] DDR1_DQ[49] DDR1_DQ[50] DDR1_DQ[51] DDR1_DQSP[5]/DDR1_DQSP[3] DDR1_DQSP[6]/DDR1_DQSN[6] 1 AW29 2 BB31 3 BA31 AR25 AR27 AR22 AY30 DDB0_DQI52I/DDB1_DQI36 DDB0_DQSN[7]/DDB1_DQSN[5 BA26 DDR1 DOI52 DDR1 DOSPI6 DDR0_DQ[53]/DDR1_ DDR0_DQ[54]/DDR1_ DDR0_DQ[55]/DDR1_ DDR0_DQSP[7]/DDR1_DQSP[5 AN27 AN25 AP25 AT22 AU22 AU21 AT21 AN22 DDR1_DQ[53] DDR1_DQ[54] DDR1_DQ[55] DDR1 DOSNIZ BA29 AB21 DDR1_DQSP[7 DDR0_ALERT# AWSU DDR_B_ALERT DDR1_ALERT# DDR1_PAR DRAM_RESET# DDR_RCOMP[0] DDR_RCOMP[1] AN43 AP43 AF18 AF18 AF18 AF18 AF18 AF18 DDR B ALERT# <19> DDR1_DQ[56] DDR1_DQ[57] DDR1_DQ[58] DDB0_DQI56I/DDB1_DQI40 DDR0 PAR DDR A PAR <18> DDR0_DQ[57]/DDR1_ DDR0_DQ[58]/DDR1 >DDR_B_PAR <19> >H_DRAMRST# <7,18> 8 AY25 -O+V DDB BEFA B DDB0_DQI59I/DDB1_DQI43 DDR0_VREF_DQ BA67 DDR1 DOISS DDR CH - A DDR0_DQ[60]/DDR1_DQ[44] DDR0_DQ[61]/DDR1_DQ[45] V DDR REER R DDR1_DQ[60 DDR1_DQ[61 DDR1 VREF DQ AP22 AP21 AP21 AN21 DDR CH - B AW67 DDR_VTT_CNTL DDR_RCOMP[2] DDR0 DQI62I/DDR1 DQI46 DDR VTT CNTI DDR1 PAR,DDR1 ALERT# for DDR4 DDR0 DQI63I/DDR1 DQI47 >H DRAMBST# <7.18> ___ESD@ 0.1U_0402_16V7K RC1126 place cap near DRAM_RESET# PIN **DDR4 COMPENSATION SIGNALS** Buffer with Open Drain Output For VTT power control +1.2V DDR SM_RCOMP0 RC5 1 . . . 2 121 0402 1% CC57 2 1 0.1U_0402_16V7K SM_RCOMP1 RC6 1 2 80.6 0402 1% SM_RCOMP2 RC7 1 2 100 0402 1% UC14 BC123 NC DDR VTT CNTI Trace width=12~15 mil, Spacing=20 mils 0.6V_DDR_VTT_ON <39> 3 GND Max trace length= 500 mil 74AUP1G07GW TSSOP5 DELL CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc. PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, MCP(2/14)DDR4 1.0 NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT. LA-D822P















PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERED OR COPIED WITHOUT THE EXPRESS WRITER AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITER CONSENT.








PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIE WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

















































Security Classification	Compar Coolet Data				Compal Electronics, Inc.	
Issued Date	2015/07/09	Deciphered Date	2016/07/31	Title	SSD	
AND TRADE SECRET INFORMATION OF TRADES AND TRADES SECRET INFORMATION OF TRADES AND TRADE	DRAWING IS THE PROPRIETARY PROPERTY ITION. THIS SHEET MAY NOT BE TRANSFEREI HORIZED BY COMPAL ELECTRONICS, INC. NI EED TO ANY THIRD PARTY WITHOUT PRIOR W	FROM THE CUSTODY OF THE	IÉ COMPÉTENT DIVISIÓN OF R&D INFORMATION IT CONTAINS	Size	Document Number LA-D822P	Rev 1.0




















DELL CONFIDENTIAL/PROPRIETARY


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


,		Compal E	lectronic	s, In	c.				
	Title								
11	DC to DC								
	Size	Document Number					Rev		
			822P				1.0		
	Date:	Monday, June 06, 2016	Sheet	35	of	46			
















Security Classification		pal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/03/23	Deciphered Date	2014/12/15	Title	PWR +1VALWP
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	S DRAWING IS THE PROPRIETARY PROPERTY ATION. THIS SHEET MAY NOT BE TRANSFEREI THORIZED BY COMPAL ELECTRONICS, INC. N SED TO ANY THIRD PARTY WITHOUT PRIOR W	D FROM THE CUSTODY OF THE	IE COMPETENT DIVISION OF R&D EINFORMATION IT CONTAINS	Size C	Document Number Rev











ltem	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P37	PWR	20160303	COMPAL to change	e charger IC	change charger IC(PU703) to ISL88739	0.2(X01)
2	P39 P43 P45 P46	PWR	20160303	COMPAL to preve	nt RF issue	add PC208 add PC666,PR676,PC678 add PC1116,PR1122,PC1109, add PC1402,PR1408,PC1408	
3	P42	PWR	20160303	COMPAL to adjust	t +VCC_CORE and +VCC_GT load line	change PR622 to 1.91K,PR638 to 287 ohm,PC626 to 0.1uF,PC642 to 0.1uF	
4	P36,P42	PWR	20160303	COMPAL to save 1	ayout space	delete PL3,PL602(reserve location)	
5	P36	PWR	20160303	COMPAL to fix b	attery connector ME issue	to change battery connector	
6	P37	PWR	20160304	COMPAL to fix T	emp/Voltage 19.5V DC-IN issue	change PR732 to 53.6K	
7	P44	PWR	20160304	COMPAL to fix D	FB sølder open problem	change PC1127,PC1062,PC1128 footprint	
8	P38	PWR	20160308	COMPAL to preve	nt OTP functions abnormal issue	to reserve PQ102 and connect to ALL_SYS_PWRGD	
9	P37	PWR	20160316	COMPAL to save	layout space by EMI request	change PC760,PC762,PC763,PC764 to 0603 size and delete PR766,PC767	
0	P43	PWR	20160328		g to test result to adjust VCC_COR	E to unmount PC624 and PC646	
.1	P45	PWR	20160328	and GT_C	to test result to actist VCC_CORE ORE's output MLCC's Cocation (only OM) and bulk cap	unmount:PC1021,PC1135,PC1133,PC1131,PC1022,PC1025,PC1027, PC1028,PC1063, PC1008,PC1003,PC1011,PC1072,PC1076,PC1071,PC1081,PC1082,PC1004, PC1007,PC1012 to mount:PC1176,PC1175,PC1177,PC1179,PC1178,PC1180,PC1183,PC1184, PC1170,PC1173,PC1174 to change PC1127,PC1062 to 220uF/9m ohm	
2	P36	PWR	20160429		ve EMI and reduce inrush current t filter's bead and change cap	vamount:PL1,PL4 zhauge PC2,PC4 to 100pF	
.3	P37	PWR	20160429	COMPAL ISL88739	doesn't support PSYS function	unmount 99127 change 56714 to 1K ohm change PC748 0 tuF	
.4	P39	PWR	20160429	COMPAL to adjust	t 1.2V OCP to 10.2A	change PR205 to 117	
.5	P37	PWR	20160429	COMPAL to aviod	inrush to damage MOS	to reserve PQ741	0.3 (X02)
						DELL CONFIDENTIAL/PROF	DDIETADV
					Security Classification		
					Issued Date	2015/07/15 Deciphered Date 2016/07/31 Title PWR Change list	, IIIC.