




TWS Shark Bay DIAGRAM

01





Haswell Processor (DDR3)



CPU SM_VREF

RSVD_R10 must be grounded




PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number HAS 2/4 (DDR3 I/F)	Rev 1A
Date: Friday, August 16, 2013	Sheet 3 of 43	



Haswell Processor (POWER)

04






VDDQ Output Decoupling Recommendations		
330uFx2	7343	BOT socket side
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity

+VCCIOA_OUT	2
+VCCIO_OUT	2,38
+VCCIO_PCH	10
+1.5V	6,7,8,10,26,29,32,36
+1.05V	2,9,10,27,35,42
+VCC_CORE	38,39
+VCCST	2
+1.35VSUS	2,12,13,36



4/30: DG 498550
Haswell PWR_DEBUG requires a 150-ohm pull-up resistor to Core when routed to XDP




VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity


PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HAS 3/4 (POWER)	1A
Date: Friday, August 16, 2013	Sheet 4	of 43

Haswell Processor (GND)



Haswell Processor (RESERVED, CFG)



CFG[3] (PHYSICAL_DEBUG_ENABLED (DFX PRIVACY))

0 Enable; SET DFX ENABLED BIT IN DEBUG

1 , Disable:




CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training




Lynx Point (DMI,FDI,PM)

Lynx Point (DDI)


06

U25C


U25D




PCH Pull-high/low(CLG)



INT HDMI Detect Function



System PWR_OK(CLG)



	PROJECT : TWS		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number PCH 1/6 (DMI/FDI/VIDEO)	
Date: Friday, August 16, 2013		Sheet 6 of 43	

On Die DSW VR Enable

High = Enable (Default)

Low = Disable


+1.05V	2,4,9,10,27,35,42
+3V_RTC	6,10,27
+3VPCU	4,27,29,31,32,33,34
+3V	2,6,8,9,10,12,13,14,17,21,22,23,24,25,26,28,29,30,31,32,37,38,40
+3V_DEEP_SUS	6,8,9,10,29
+5V	21,26,28,29,32,37,40

07


2
2
3

ODD (SATA1 1.5Gb/s)


RTC Power trace width 20mils.



PCH JTAG Debug(CLG)



If EC support embedded flash , SPI power must be used S5_0N power rail for EC load code.



Vender	Size	P/N
AMIC	2MB	AKE38ZN0803 (A25QE16M-F/Q (QE))
WIN	2MB	AKE38FP0N03 (W25Q16DVSSIQ)
Socket		DFHS08FS023













PROJECT : TWS
Quanta Computer Inc.


Size Custom	Document Number PCH 2/6 (SATA/HDA/SPI)	Rev 1A
Date: Friday, August 16, 2013	Sheet 7 of 43	

PCH Strap Table


LPT_PCH_M_EDS/BGA

Pin Name	Strap description	Sampled	Configuration	Circuit									
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode										
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (Int PU)										
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = Disable 1 = Enable										
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)										
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>1</td><td>0</td><td>SPI</td></tr><tr><td>0</td><td>1</td><td>LPC</td></tr></table>	GNT1#	GNT0#	Boot Location	1	0	SPI	0	1	LPC	<p>[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#</p> 
GNT1#	GNT0#	Boot Location											
1	0	SPI											
0	1	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V										
HDA_SDO	Flash Descriptor Security	PWROK	0 = Security Effect (Int PD) 1 = Can be Overridden										
GPIO8	RSVD	RSMRST#	Internal PU										
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Int PU)										
SPI_MOSI	iTPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable										
SUSCLK / GPIO62	On-die PLL Voltage Regulator	PWROK	0 = Disable 1 = Enable (Int PU)										

check





Lynx Point (GPIO,VSS_NCTF,RSVD)




HSW BOARD ID SETTING


BOARD_ID0	GPIO44	MODEL_BIT0
BOARD_ID1	GPIO45	MODEL_BIT1
BOARD_ID2	GPIO46	MODEL_BIT2
BOARD_ID3	GPIO4	MODEL_BIT3
BOARD_ID4	GPIO6	MODEL_BIT4
BOARD_ID5	GPIO7	No Dolby=0, Dolby=1
GPIO71	GPIO71	Reserve
GPIO35	GPIO35	Reserve
GPIO49	GPIO49	Reserve
GPIO68	GPIO68	Reserve
GPIO69	GPIO69	Reserve
DGPU_PRSTNT	GPIO39	Optimus=1, UMA=0
DGPU_OPT_DIS#	GPIO70	Optimus=0, Dis only=1



MFG-TEST



Swap GPIO




Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)

High = Enable


BIOS_RESP




DGPU_OPT_DIS# GPIO70 Optimus=0, Dis only=1




GFX Present GPIO39 Optimus=1, UMA=0



GPIO Pull-up/Pull-down(CLG)



DGPU_PWROK UMA=0




BIOS RECOVERY

High = Disable (Default)

Low = Enable

SV Detect




SATA3GP/GPIO37 TLS Confidentiality

0 = TLS no confidentiality (Int PD)

1 = TLS with confidentiality

GPIO36 Internal PD



PROJECT : TWS

Quanta Computer Inc.

NBS

Size Custom


Document Number PCH 4/6 (GPIO/MISC)

Rev 1A


Date: Friday, August 16, 2013

Sheet 9 of 43

Lynx Point (POWER)




PCH VCCIO Power




01/02: C Stage A


for DS3 function



Lynx Point (POWER)




If have power noise issue then stuff it.



PCH band gap Power



PCH DS3 PWR




PROJECT : TWS
Quanta Computer Inc.



Size Custom	Document Number PCH 5/6 (POWER)	Rev 1
Date: Friday, August 16, 2013	Sheet 10 of 43	

Lynx Point (GND)



11








For DGPU_PWROK sequence to early issue(B Stage)








Table 3. N14M-GS/LP and N14P-GV2 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production Candidate
				K4W2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production Candidate
				MT41J128M16JT-107G:K	900	1150	Production Candidate
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DFR-110C	1000	N/A	Production Candidate
				H5TQ2G63DFR-111C	900	N/A	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4W4G1646B-HC11	900	N/A	Production Candidate
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA-107G:E	900	N/A	Production Candidate

Table 4. N14M-GS/LP and N14P-GV2 DDR3L Recommended Memories 128Mx16 Configuration.

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3L	Samsung	0xA	1.35 V/ 1.35 V	K4W2G1646E-BY11	900	1204	Production Candidate
	Micron	0x8	1.35 V/ 1.35 V	MT41K128M16JT-107G:K	900	N/A	Production Candidate

Table 5. N14P-GS/LP/GE/GT DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3	Samsung	0x7	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production Candidate
				K4W2G1646E-BC11	900	1204	Production Candidate
	Micron	0x5	1.5 V/ 1.5 V	MT41J128M16JT-093G:K	1000	1234	Production Candidate
				MT41J128M16JT-107G:K	900	1150	Production Candidate
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DFR-110C	1000	N/A	Production Candidate
				H5TQ2G63DFR-111C	900	N/A	Production Candidate
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4W4G1646B-HC11	900	N/A	Production Candidate
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA-107G:E	900	N/A	Production Candidate

Table 6. N14P-GS/LP/GE/GT DDR3L Recommended Memories 128Mx16 Configuration.

Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Date Code Minimum	Status
128Mx16 DDR3L	Samsung	0xA	1.35 V/ 1.35 V	K4W2G1646E-BY11	900	1204	Production Candidate
	Micron	0x8	1.35 V/ 1.35 V	MT41K128M16JT-107G:K	900	N/A	Production Candidate



PROJECT : TWS
Quanta Computer Inc.

Size A3	Document Number N14M-GS - 3/5 (Display)	Rev 1A
Date: Friday, August 16, 2013	Sheet 16 of 43	

14,17,18,42
14,15,42

+3V_GFX
+1.05V_GFX

N14P-GV2 ID:

Netname	N14P-GS
ROM_SO	10K PU
ROM_SCLK	5K PU
STRAP0	45K PU
STRAP1	45K PD
STRAP2	15K PD
STRAP3	5K PD
STRAP4	45K PD

U22E
N14M-GS

[MIOA]

[MIOB]


[MISC_GPIO/I2C/JTAG/THER]

[MISC2_ROM]

MULTISTRAP_REF_GND

BUFRST_N

CEC



N14P-GV2 ID: 0x1292

Netname	N14P-GV2
ROM_SO	5K PU
ROM_SCLK	15K PD
STRAP0	45K PU
STRAP1	5K PD
STRAP2	15K PD
STRAP3	5K PD
STRAP4	45K PD

Default: SAM 2G VRAM

VRAM (DDR3 / 1000MHz) Configuration Table		VRAM (DDR3L / 900MHz) Configuration Table	
ROM_SI		ROM_SI	
2G Samsung 128Mx16	45.3K PD	2G Samsung 128Mx16	45.3K PD
2G Hynix 128Mx16	34.8K PD	2G Micron 128Mx16	30.1K PD
4G Samsung 256Mx16	20K PD	4G Samsung 256Mx16	20K PD
4G Micron 256Mx16	10K PD	4G Micron 256Mx16	10K PD

4.99K/F 4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)
 10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1%(0402)
 15K/F 4: CS31502FB24 RES CHIP 15K 1/16W +1%(0402)
 20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +1%(0402)
 30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +1%(0402)
 34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +1%(0402)
 45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +1%(0402)

Logical Strap Bit Mapping

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	PCL_DEVID[4]	SUB_VENDOR	PC_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	FB[1]	FB[0]	SMBLALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	SGIO_PADCFG[3]	SGIO_PADCFG[2]	SGIO_PADCFG[1]	SGIO_PADCFG[0]
STRAP2	PCL_DEVID[3]	PCL_DEVID[2]	PCL_DEVID[1]	PCL_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHAN GE_GEN3	PCI_MAX_SPEED	DP_PLL_VDD33V

GPIO ASSIGNMENTS



GPIO	Function
GPIO 0	Debug Service Header
GPIO 1	MEM_VDD_CTL/FAN_PWM
GPIO 2	LCD Brightness Control (BL_PWM)
GPIO 3	LCD Power Enable (PPEN)
GPIO 4	LCD Backlight Enable (BLEN)
GPIO 5	NVDD PWM_VID_BOOT_EN
GPIO 6	Remote Sensor Error Correction
GPIO 7	3D STEREO
GPIO 8	GPU Overtemp
GPIO 9	GPU Thermal Alert/FAN_PWM
GPIO 10	FB Vref Control
GPIO 11	NVDD PWM_VID
GPIO 12	PWR_Level AC Detect
GPIO 13	NVDD PS1
GPIO 14	FB_CLAMP_TGL_REG/HPD for IFP AB (not used)
GPIO 15	HPD for IFP C (DP)
GPIO 16	Fan PWM/MEM_VDD_CTL/NVDD PS1/FAN LOCK
GPIO 17	HPD for IFP D (eDP)
GPIO 18	HPD for IFP E (DP)
GPIO 19	HPD for IFP F (DP)
GPIO 20	<not used>
GPIO 21	<not used>

DDR3 Type	Configuration	Size
Samsung K4W2G1646E-8C11	(2G bits)	128 * 16 x 8 pcs
Quanta P/N: AKD5MGST520		2G
Micron MT41J128M16JT-107G:K	(2G bits)	128 * 16 x 8 pcs
Quanta P/N: AKD5MGSTL06		2G


PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	N14M-GS - 4/5 (MISC)	1A
Date: Friday, August 16, 2013	Sheet 17 of 43	


+VGACORE




CHANNEL A: 512MB / 1024MB DDR3



CHANNEL B: 256MB/512MB DDR3




The image shows two circuit diagrams. The left diagram is for capacitor C141, which is connected between a +5V supply and ground. The right diagram is for capacitor C150, which is connected between a +3V supply and ground. Both capacitors are labeled with the value 0.1U/10V_4.





inputs		function
/E	SET	
L	L	Y - port 0
L	H	Y - port 1
H	X	Disconnect

close to HDMI conn




Close to HDMI Connector



EMI request





EMI request




PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number CRT,Hole	Rev 1A
Date: Friday, August 16, 2013		Sheet 21 of 43
















PIN 47		
	0	1
PIN 48	0	X
	1	ROM
		EEPROM



LID Switch


23




PROJECT : TWS
Quanta Computer Inc.

Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date: Friday, August 16, 2013	Sheet 23 of 43	


TPM (1.2)



Finger Printer



Accelerometer Sensor(WJ) IN the center of main board








2,6,7,8,9,10,12,13,14,17,21,22,23,25,26,28,29,30,31,32,37,38,40
4,27,29,31,32,33,34
21,26,28,29,32,37,40


+3V
+3VPCU
+5V



PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number	Rev 1A
TPM/FP/G Sensor		
Date: Friday, August 16, 2013	Sheet 24 of 43	








Audio Jack type:
Normal Open
Combo Jack(IPHONE)

26

USB3.0/USB2.0 COMBO



OSx		Transition Bit Amplitude	
NC(default)		1000	
0		870	
1		1085	
EQx		Equalization dB	
NC(default)		0	
0		7	
1		15	
DEX	OSx=NC	OSx=0	OSx=1
NC	-3.5dB	-2.2dB	-4.4dB
0	-6.0dB	-5.2dB	-6.0dB
1	-8.5dB	-8.9dB	-7.6dB
EN_RXD		DEVICE FUNCTION	
1(default)		Normal operating mode	
0		Sleep mode	
CM		DEVICE FUNCTION	
0(default)		Normal operating mode	
1		Compliance mode	







PV : change for NXP re-driver IC setting
12/21 add R696/R695 for TI signal measure

HOST


USB3.0 re-driver IC

DEVICE


Charge USB



Green CLK Circuitry



Keyboard Connector





	TPM	Non-TPM
R525	Stuff	NA
U5	AL3NB246000	AL3NB244000



PROJECT : TWS
Quanta Computer Inc.

Size Custom	Document Number USB3.0/Charge USB/KBD/Green CLK	Rev 1A
Date: Friday, August 16, 2013		Sheet 27 of 43

Hole



EC debug pin



For EMI Suggestion



LG



LED3 (White) 2RFON_R LE

CB

9/4 Intel COMBO card control circuit
1.add R1001,R1002,Q1001
2.add net name"INT_BT_COMBO_EN#" -> "INT_BT_OFF#"



Diagram of a 3VPCU power supply connector. It shows three pins labeled +5V, +3VPCU, and +1.5V. The +5V and +3VPCU pins are connected to a single red line, and the +1.5V pin is connected to a separate red line.

PROJECT : TWS
Quanta Computer Inc.


Size Custom	Document Number MINI PCIE CONN & LED	Rev 1A
Date: Friday, August 16, 2013	Sheet 29 of 43	

Left side

Power Botton Connector

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : POWER LED
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#

For LG




Right side


Power Botton Connector(2)

Pin1 : +3VPCU(LIDSWITCH PWR)
Pin2 : POWER LED
Pin3 : LIDSWITCH
Pin4 : GND
Pin5 : GND
Pin6 : POWERON#

For CB




CPU FAN




SATA HDD CONNECTOR

Bypass CAP close conn





SATA ODD Connector




Touch Pad Connector

	Ra	Rb	JTPCB1	JTPLG1, SW1, SW2
CB	V	X	V	X
LG	X	V	X	V

**MINISATA**

Place Cap close to
conn within 100mils






4,27,29,31,33,34
21,26,28,29,37,
2,6,7,8,9,10,12,13,14,17,21,22,23,24,25,26,28,29,30,31,37,38,40




PROJECT : TWS
Quanta Computer Inc.


Size Custom	Document Number SW/TP/FAN/HDD/ODD/mSATA	Rev 1/
Date: Friday, August 16, 2013		Sheet 32 of 43






+1.05V 2,4,9,10,27,42
















Dummy Rc For 2 phase











CPU	Rd	P/N
37W	43.2K	CS34322FB00
47W	66.5K	CS36652FB16


Place close with VCORE Phase 1 Inductor




Dummy Ra and Ca For 2 phase



For Acoustic




For LG Acoustic




SV 37W CPU
VID1=1.8V
IccMax=55A
Icc_Dyn=35A
Icc_TDC=26A
R_LL=1.5m ohm
OCP~60A


CPU	Ra	Ca	Rb	Rc	Rd	Re	Cout	
37W	Dummy	Dummy	POP	Dummy	43.2K	9.09K	330UF/2V	Dummy Page 39
47W	POP	POP	Dummy	POP	66.5K	14.7K	560UF/2V	POP Page 39



Place close with
VCORE Hot Spot



+VCC_CORE 4,38

		PROJECT : TWS	
		Quanta Computer Inc.	
Size Custom	Document Number NCP81151	Rev 1A	
Date: August 16, 2013		Sheet 39	of 43

