KEPLER GPIOS, CLK & STRAPS

GFX IMVP VCore Regulator

K18_MLB

K92_MLB

4

3

SCHEM, MLB KEPLER, J31

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIT IS THE REPORT OF THE PROPERTY OF THE PROPERTY OF THE POSSESSOR AGREES TO THE FOLLOWING:
THE POSSESSOR AGREES TO THE FOLLOWING:
II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR FUBLISH IT IN WHOLE OR PAR
IV ALL RIGHTS RESERVED.

051-9585

3.0.0

1 OF 132

1 OF 105

LVDS Display Connector

Muxed Graphics Support

Thunderbolt MUXing A

Graphics MUX (GMUX)

5

LCD Backlight Driver

KEPLER PEX PWR/GNDS

05/26/2010

BOM OPTION

6

CRITICAL

CRITICAL.

CRITICAL

82

84

85

86

87

88 89

90

37

38

39

40

41

42

43

44

45

Schematic / PCB #'s

PART NUMBER QTY

8

051-9585

820-3330

DRAWING ABBREV=DRAWING TITLE=MLB

Ethernet Connector

FireWire Connector

Front Flex Support

DESCRIPTION

SCHEM, MLB_KEPLER_2PHASE, J31

REFERENCE DES


7


FireWire LLC/PHY (FW643)

FireWire Port & PHY Power


External B USB3 Connector

SATA Redriver/Conn, IR, SIL






起点主板维修网 www.qdzbwx.com 8 5 3 2 1 4 BOM VARIANTS - FSB Bar Code Labels / EEEE #'s BOM NUMBER BOM OPTIONS BOM NAME REFERENCE DES 639-3860 PART NUMBER DESCRIPTION CRITICAL BOM OPTION PCBA,MLB_2P,FSB,2.3,FOX,512_HYN,REN,J31,F327 J31_CMNPTS,SODIMM:FOXCONN,CPU:2_3GHZ,FB_512_HYNIX,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F327 639-3861 PCBA,MLB_2P,FSB,2.3,MOL,512_SAM,FAIR,J31,F32C 826-4393 [EEEE_F327] CRITICAL EEEE:F327 J31_CMNPTS,SODIMM:MOLEX,CPU:2_3GHZ,FB_512_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F32C LBL,P/N LABEL,PCB,28MM X 6 MM 639-3862 826-4393 [EEEE_F32C] EEEE:F32C PCBA,MLB_2P,FSB,2.6,MOL,1G_HY,FAIR,J31,F325 LBL,P/N LABEL,PCB,28MM X 6 MM CRITICAL J31_CMNPTS,SODIMM:MOLEX,CPU:2_6GHZ,FB_1G_HYNIX_A_DIE,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F325 639-3863 826-4393 LBL,P/N LABEL,PCB,28MM X 6 MM [EEEE_F325] CRITICAL EEEE:F325 PCBA,MLB_2P,FSB,2.6,FOX,1G_SAM,REN,J31,F324 J31_CMNPTS,SODIMM:FOXCONN,CPU:2_6GHZ,FB_1G_SAMSUNG,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F324 639-3864 PCBA,MLB_2P,FSB,2.7,FOX,1G_HY,REN,J31,F328 J31_CMNPTS,SODIMM:FOXCONN,CPU:2_7GHZ,FB_1G_HYNIX_A_DIE,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F328 826-4393 LBL,P/N LABEL,PCB,28MM X 6 MM [EEEE_F324] CRITICAL EEEE:F324 639-3865 PCBA,MLB_2P,FSB,2.7,MOL,1G_SAM,FAIR,J31,F329 J31_CMNPTS,SODIMM:MOLEX,CPU:2_7GHZ,FB_1G_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F329 826-4393 LBL,P/N LABEL,PCB,28MM X 6 MM [EEEE_F328] CRITICAL EEEE:F328 607-9557 CMN PTS,PCBA,MLB_KEPLER,J31 826-4393 LBL,P/N LABEL,PCB,28MM X 6 MM [EEEE_F329] CRITICAL EEEE:F329 085-4620 J31 MLB_KEP_2P DEVELOPMENT BOM J31_DEVEL:PVT SUB BOMS PART NUMBER DESCRIPTION REFERENCE DES CRITICAL BOM OPTION QTY 31 MLB_KEP_2P DEVELOPMENT BON CMN PTS,PCBA,MLB_KEP_2P,J31 BOM GROUPS BOM GROUP BOM OPTIONS J31_COMMON ALTERNATE,COMMON,J31_COMMON1,J31_COMMON2,J31_PROGPARTS,J31_PROGPARTS1,UVGLUE_J31,J31_PVT J31_COMMON1 CPUMEM_S0,RAMCFG_SLOT,USBHUB2513B,HUB_3NONREM,SMC_PACKAGE:PROD,MOJO:YES,TBTHV:P15V,SKIP_5V3V3:AUDIBLE Alternate Parts J31_COMMON2 BTPWR:S4,TPAD:Z2,T29:YES,TBTBST:Y,SDRV_PD,SDRVI2C:MCU,T29_DP_HPD:ALL_OR,LPCPLUS_R:YES,MEM_VDD_SEL:GPI015,GPU:2P J31_PROGPARTS GMUX_PROG,IR_PROG,TPAD_PROG:FSB,ENETROM_PROG:FSB,T29ROM:PROG,T29MCU:PROG Programmables - All Builds J31_PROGPARTS1 SMC_PROG:RR,BOOTROM_PROG:FSB 5780055 J31_PVT VREF: PROD, XDP, XDP_CPU: BPM, BKLT: PROD, LOADISNS: NO, XWLOADISNS: NO PSOC J31 DEVEL:ENG DDRVREF_DAC, VREF: ENG_M3, IVB_PPT_XDP, GMUX_JTAG_CONN, LPCPLUS_CONN: YES, BKLT: ENG, SOPGOOD_ISL, CPURIPPLE_ENG, LOADISNS: YES, XWLOADISNS: YES, DEBUG_ADC J31 DEVEL:FSB DDRVREF DAC, VREF: ENG M3.IVB PPT XDP, LPCPLUS CONN: YES, BKLT: PROD. SOPGOOD ISL. LOADISNS: YES, XWLOADISNS: NO 34183099 U5701 CRITICAL TPAD_PROG:PROTOD 353S2603 J31_DEVEL:PVT LPCPLUS CONN: YES, XDP CONN CPU 34183351 U5701 CRITICAL TPAD_PROG:PROTO1 128S0264 2850257 IVB_PPT_XDP XDP, XDP_CONN_PCH, XDP_CONN_CPU, XDP_CPU: BPM, XDP_PCH 341S3227 U5701 CRITICAL TPAD_PROG:PROTO3 12880303 L28S0282 CRITICAL TPAD_PROG:PIB ALL ST Micro alt to LT 35383085 353S1658 376S0972 ALL 76S0612 376S0855 37680613 ALL L38S0676 3850691 L38S0652 38S0648 CRITICAL L38S0638 13850681 33680042 CRITICAL GMUX_BLANK BOM GROUP BOM OPTIONS VREF: PROD VREFDO:M1 M3.VREFCA:LDO 376S0977 37650859 ALL 341S3430 VREFDQ:M1_M3,VREFCA:LDO_DAC VREF: ENG_M3 35382592 35383199 ALL 33580777 IC, REPROM, SERIAL, SKR, SOIC U3690 CRITICAL T29ROM:BLANK VREF: ENG_LDO VREFDQ:M1_DAC,VREFCA:LDO_DAC 33580550 ALL 34183365 U9330 CRITICAL T29MCU: PROG 371S0709 371S0652 ALL 33783997 IC,NCU,328,LPC1112A,16KB/2KB,HVQFN25 U9330 CRITICAL T29MCU:BLANK Module Parts 13880671 13850673 ALL 33580852 IC,GPUROM,J31,RLANK U8701 CRITICAL GPUROM: BLANK PART NUMBER QTY DESCRIPTION REFERENCE DES CRITICAL BOM OPTION 514-0788 514-0671 ETHERNET ROM 5580367 5580578 U3990 337S4267 IC, CPU, IVR, S, ROMM, PRQ, R1, 2.6, 45W, 4+2, 1.25, 6M, RGA CRITICAL IC, PLASH, SERIAL, SPI, IMBIT, 2V7, 8P, SOIC CRITICAL ENETROM_BLANK 38S0681 13850638 337S4268 IC,CPU,IVB,S,ROME,PRQ,R1,2.7,45W,4+2,1.25,8M,RGA U1000 CRITICAL CPU: 2_7GHZ 341S3096 IC,EMET ROM,IMBIT,DVT,PVT,K901/K91x,J3 U3990 CRITICAL ENETROM_PROG: PROTO3 337S4269 U1800 CRITICAL 34183492 IC,PRGRMD,ENET,SPI ROM,FSB,J30/J31 U3990 CRITICAL ENETROM_PROG:FSB 337S4239 IC,GPU,NV GK107-GTK-QS-A2 U8000 CRITICAL SMC 338S1072 U3600 CRITICAL T29:YES 33880895 IC,SNC,HS8/2117,9MMX9MM,TLP U4900 CRITICAL SMC_BLANK 33880753 U4100 CRITICAL 34183258 IC, SMC, DEVELOPMENT-PROTOG, J U4900 CRITICAL SMC_PROG:PROTO 35363312 35393055 AT.T. 353S3055 U9390 CRITICAL 34183294 IC, SMC, DEVELOPMENT-PROTO1, J3 U4900 CRITICAL SMC_PROG:PROTO1 37690958 7690953 33380619 IC, SGRAM, GDDRS, 32MK32.1.25GHz, G-DIE, HP CRITICAL FB_512_SAMSUNG 34183401 U4900 CRITICAL SMC_PROG:PROTO3 376S1053 76S0604 ALL 371S0713 371s0558 128S0311 L28S0329 127S0134 L27S0111 ALL FB_1G_HYNIX_M_DIE L27S0090 127S0127 ALL 33580740 64 MRIT SPI SERIAL DUAL I/O PLASI U6100 CRITICAL BOOTROM_BLANK 197S0431 L97S0432 34183257 U6100 CRITICAL BOOTROM_PROG: PROTOO L97S0343 341S3344 U6100 CRITICAL BOOTROM_PROG:PROTO1 CRITICAL 516-0246 197S0435 197S0343 ALL SODIMM: MOLEX CRITICAL 516-0245 CRITICAL SODINM: MOLEX SODIMM: HYBRID 51680805 CRITICAL CRITICAL 516-0246 PD Parts PART NUMBER QTY DESCRIPTION REFERENCE DES CRITICAL BOM OPTION CRITICAL BOM Configuration CRITICAL 452-1708 SCR,M1.6X0.35X6.0,D4,H0.3,BLK,M9 051-9585 376S0874 CRITICAL 452-1708 Apple Inc. 376S0826 CRITICAL FET:REN 725-1607 GPU_INSULATOR CRITICAL 3.0.0 37680617 CRITICAL NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIT IS THE REPORT OF THE PROPERTY OF THE PROPERTY OF THE POSSESSOR AGREES TO THE FOLLOWING: THE POSSESSOR AGREES TO THE FOLLOWING: II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR FUBLISH IT IN WHOLE OR PAR IV ALL RIGHTS RESERVED. 37680917 PRT, N-CH, 20V, 2.6MOHM, LP, HP, PDMS035 CRITICAL FET:FAIR 5 OF 132 376S1018 PET.N-CH.30V.14A.13MOHM.FDMS0349 CRITICAL FET:FAIR 5 OF 105 8 7 5 3 6 4 2 1




TRUE CHGR BOOT TRUE CHGR ICOMP RC TRUE CHGR LGATE TRUE CHGR_PHASE TRUE CHGR UGATE TRUE CPUIMVP_BOOT2 TRUE CPUIMVP_BOOT2 RC TRUE CPUIMVP_BOOT2G CPUIMVP BOOT2 TRUE CPUIMVP AXG1 SNUB TRIE CPUIMVP_BOOT2G_RC CPUIMVP_BOOT3 TRIE CPUIMVP_BOOT3 RC TRUE CPUIMVP_AXG2_SNUB TRUE CPUIMVP_BOOT1 THE CPUIMVP BOOTI RC THE CPUIMVP BOOTIG THE CPUIMVP BOOTIG THE CPUIMVP BOOTIG R TRUE CPUIMVP UGATE1 TRUE CPUIMVP UGATE1G CPUIMVP UGATE2 TRUE CPUIMVP UGATE2G TRUE CPUIMVP UGATE2G TRUE CPUIMVP_LGATE1 TRUE CPUIMVP LGATE1G TRUE CPUIMVP LGATE2 TRUE CPUIMVP PH1 SNUB TRUE DDRREG TRIP TRUE CPUIMVP PH2 SNUB TPIIP GFXIMVP LGATE TRUE CPUIMVP PH3 SNUB TRUE CPUIMVP PHASE1 TRUE CPUIMVP PHASE1G TRUE GFXIMVP_LL RC TRUE CPUIMVP_PHASE2 TRUE GFXIMVP_UGATE TRUE CPUIMVP_PHASE2G TRUE GFXIMVP_UGATE_R TRUE GFXIMVP_VBST TRUE CPUIMVP_PHASE3 TRUE GFXIMVP_VBST TRUE GFXIMVP_VBST R TRUE GFXIMVP_VBST R TRUE GPUFB_BOOT_RC TRIE CPUIMVP_SKIP TRUE CPUIMVP_TONA TRUE GPUFB DRVH TRUE CPUIMVP TONB TRUE GPUFB DRVL TRUE GPUFB LL TRUE GPUFB VBST TRUE CPUIMVP_VSWG1 TRUE CPUVCCIOSO BOOT RC TRUE CPUVCCIOSO DRVH TRUE P1V05 GPU DRVH TRUE CPUVCCIOSO DRVL TRUE PIVOS GPU_LL TRUE CPUVCCIOSO FB TRUE PIVOS GPU VBST TRIE CPUVCCIOSO_LL 1775 TRUE P1V05 GPU BOOT RC TRUE CPUVCCIOSO_RTN TRUE PIV8SO_SW TRUE CPUVCCIOSO_VBST TRUE P3V3S5_CSP2_R TRUE DC_TEST_B3_C2 TRUE P3V3S5_DRVH TRUE DDRREG_DRVH 1777 TRIE P3V3S_DRVL 1778 TPITE P3V3SS_LL 1771 TRIE P3V3SS_LL 1777 TRIE P3V3SS_SNUBR TRUE DDRREG LL TRUE P3V3S5 TG TRUE P3V3S5_VBST TRUE P5V5G3H BOOST TRUE P3V3S5 VFB2 TRUE P5V5G3H_SW TRUE P3V42G3H_SW TRUE DMI_S2N_N<3> TRUE P5VS3_DRVL TRUE DMI S2N P<1. O> TRIE P5VS3_LL TRIE PSVS3 SNUBR TRUE DMI_N2S_D<3..1> TRUE P5VS3_VFB1 TRUE PCHVCCIOSO_BOOT_RC TRUE PCHVCCIOSO_DRVH TRUE PCHVCCIOSO DRVL TRUE PCHVCCIOSO_FB TRUE PCHVCCIOSO_LL TRUE PCHVCCIOSO_OCSET TRUE PCHVCCIOSO VBST TRUE PROCORE SO CPU PH1 L TRUE PROCORE SO CPU PH2 L TRUE PROCORE SO CPU PH3 L TRUE PROCORE SO CPU PH3 L TRUE VCCSASO_BOOT_RC TRIE VCCSASO_DRVL TRUE USB3_EXTB_RX_N TRUE USB3 EXTA RX N USB3 EXTA RX P TRUE USB3 EXTB RX N 1515 TRUE USB3 EXTB RX P 1515 TRUE USB3 EXTB RX F N TRUE USB3_EXTA_RX_P TRUE USB3_EXTA_RX_F_N 11818 11818 THUE USB3 EXTB TX C N TRUE USB3_EXTA_TX_C_N TRUE USB3 EXTB TX F N TRUE USB3_EXTA_TX_F_N TRUE USB3 EXTA TX P TRUE USB3 EXTB TX C P

NO TEST=TRUE

起点主板维修网 www.qdzbwx.com									
	8	7	6	5	4	3	2	1	
lr	65 64 _=PPBUS G3H	PPBUS G3H	6 67 <u>=PP3V3 S5 REG</u>	PP3V3 S5 6 101		/1.2V/1.05V Rails			
	G3H Rails	MIN_LINE_MIDTH-0.6 mm VOLTAGE-12.8V MIN_NECK_MIDTH-0.25 mm WAKE_BASE-TRUE =PPBUS SO LCDBKL/T	90	MIN_LINE_WIDTH=0.6 MM VOLTAGE=3.3V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE =PP3V3 GPU P3V3GPUFET 73	=PP1V8 SO REG — 2A max supply	PP1V8 SO MIN_LINE_WIDTH=0.6 MM VOLTAGE=1.5V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	"GPU" Ra:		
		=PPBUS S5_FWPWRSW	_ 39	=PP3V3_S0_P3V3S0FET 73	↓ _=	=PP1V8 SO GMUX 89		P3V3_SOGPU_FET LINE_NIDTH=0.3 MM NRCW_NIDTH=0.10MM	
		= PPVIN S5 HS OTHER ISNS R = PPVIN S5 HS COMPUTING ISNS R		=PP3V3 S3 P3V3S3FET 73 =PP3V3 S4 P3V3S4FET 73		= PP1V8 SO GPUFET 73 = PP1V8 SO PCH VCCTX LVDS 22	VOL MAK	FACE-3.3V R_BASE-TRUE PB3V3 SOGPU ISNS R 104	
		= PPVIN S5 HS GPU ISNS R = PPVIN SW TBTBST	_ 50	=PP3V3 S5 SYSCLK 24 =PP3V3 S5 LCD 85	↓	=PP1V8 SO PCH VCC DFTERM 19 20 22 =PP1V8 SO CPU VCCPLL 14	104 =PP3V3 SOGPU ISNS — P	P3V3 SOGPU	
		=PPBUS SO VSENSE	49	=PP3V3 FW P3V3FWFET 39		=PP1V8R1V5 SO PCH VCCVRM 20	MIN VOI	LINE WIDTH-0.3 904 NRCC_WIDTH-0.10004 RACE-3.3V BASE-TRUE BASE-TRUE	
	50 =PPVIN S5 HS COMPUTING ISNS -	PPVIN S5 HS COMPUTING ISNS HIN_LINE_WIDTH=0.6 mm HIN_NECK_WIDTH=0.25 mm VOLTAGE=12.8V MA		=PP3V3 S5 PlV2PlV8 72 =PP3V3 S5 PCH 17	14 12 =PP1V8 SO CPU VCCPLL R	— =PPVDDIO SO SBCLK 24 — PP1V8 SO CPU VCCPLL R	<u> </u>	PP3V3 GPU IFPX PLLVDD 81	
		= PPVIN SO CPUIMVP = PPVIN SO DDRREG	- 69 70	=PP3V3 S5 PCHPWRGD 92	-	MIN_LINE_WIDTH=0.5 MM VOLTAGE=1.8V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	$I \equiv I$	PP3V3 GPU LVDS DDC 86 PP3V3 S0 GFX3V3BIAS 84	
D		=PPVIN_S0_CPUVCCIOS0		=PP3V3 S5 PCH GPIO 19 =PP3V3 S5 CPU VCCDDR 26	68 =PPDDR S3 REG =	PP1V5 S3 REG MIN_LINE_WIDTH=0.8 MM VOLTAGE=1.5V MIN_NECK_WIDTH=0.1 MM MAKE_BASE=TRUE	<u> </u>	PP3V3 GPU VDD33 75 81 82 83	
		= PPVIN_SO_CPUAXG = PPVIN_SO_VCCSASO		=PP3V3 S5 MEMVDDSEL =PP3V3 S5 PCH VCCDSW 20 22	103 =PP1V5 S3 ISNS —	= =PP1V5 S3 ISNS R 103 PP1V5 S3 6	<u> </u>	PP3V3 GPU OSC	
	50 =PPVIN S5 HS GPU ISNS —	=PPVIN_SO_PCHVCCIOSO PPVIN_S5_HS_GPU_ISNS	-	=PP3V3 S5 PCH VCCDSW 20 22 =PP3V3 S5_VMON 74	— Ţ	MIN_LINE_WIDTH=0.8 MM VOLTAGE=1.5V MIN_NECK_WIDTH=0.1 MM MAKE_BASE=TRUE	73 =PP1V8_GPU_FET F	PIV8_SOGPU	
	<u></u>	MIN_LINE_WIDTH-0.6 mm VOLTAGE-12.8V MIN_NECK_WIDTH-0.25 mm MAKE_BASE-TRUE		=PP3V3 S5 XDP 23 =PP3V3 S5 P3V3SUSFET 73		= =PPIV5 S3 DDR ISNS R 49 = =PPVIN S3 PIV5S3RS0 FET 73	— Y M	N_LINE_WIDTH-0.6 MM N_NECK_WIDTH-0.15 MM UPTGGF-1.8V	
		=PPVIN SOGPU P1V5	↓=	=PP3V3_S5_PWRCTL 74	73 =PP1V5 S3RS0 FET	PP1V5 S3RS0 101	N.	KE_BASE-TRUE PP1V8 GPU IFPAB IOVDD 81	
		= PPVIN SO GFXIMVP = PPVIN SOGPU P1V05	- 84	=PP3V3 S5 P1V5S0 72 =PP3V3 S5 SMCBATLOW 46		MIN_LINE_WIDTH=0.6 MM VOLTAGE=1.5V MIN_MECK_WIDTH=0.2 MM MAKE_BASE=TRUE =PPIVS_S3_CPU_VCCDDR 10_13_15_26	-		
	50 =PPVIN S5 HS OTHER ISNS -	- PPVIN S5 HS OTHER ISNS	_	=PP3V3 S4 TBTAPWRSW 88	49 =PP1V5_S3_DDR_ISNS =	PP1V5 S3 DDR			
		MIN_LINE_WIDTH=0.6 mm VOLTAGE=12.8V MIN_NECK_NIDTH=0.25 mm MAKE_BASE=TRUE	73 =PP3V3 S3 FET =	PP3V3 S3 FET MIN_LINE_WIDTH=0.50MM		MIN_LIBE_NIDTH=0.6 MM VOLTAGE=1.5V MM MAKE_BASE=TRUE = PPIV5 S3 MEMRESET 26			
\mathbf{H}	64 _=PP18V5_DCIN_CONN	= PPVIN S5 P5VP3V3 PPDCIN G3H 6	67	=PP3V3 S3 ISNS R 104		=PP1V5_S3_MEM_A			
	_	MIN_LINE_HIDTH-0.6 MM VOLTAGE-18.5V MIN_NECK_HIDTH-0.25 MM MAKE_BASE-TRUE — = PPDCIN_S5_CHGR 65	104 103 49 7 =PP3V3 S3 ISNS =	PP3V3 S3 MIN_LINE_WIDTH=0.50MM VOLTAGE=3.3V MIN_NECK_WIDTH=0.20MM MAKE_BASE=TRUE		=PP1V5 S3 MEM B 29 =PPVIN S0 DDRREG LDO 68			
		=PPDCIN_S5_VSENSE 49	↓ =	=PP3V3_S3_BT			<u> — Т</u> мін	PGPUFB SO LINE MIDTH-0.6 BM VOLTAGE-1.5V NECK MIDTH-0.2 BM MAKE BASE-TRUE	
	64 =PP3V42 G3H REG	PP3V42 G3H MIN_LINE_NIDTH-0.3 MM VOLTAGE-3.42V MIN_NECK_NIDTH-0.2 MM MAKE_BASE-TRUE		=PP3V3 S3 GMUX 89 =PP3V3 S3 MEMRESET 26	72 =PP1V5 SO REG	PP1V5 SO MISS_LINE_MITTH-0.6 NM MISS_MITTMENT, WIDTH-0.2 NM	<u> </u>	PP1V35 GPU FBVDDQ 76 79 80	
		= =PP3V3_S5_LPCPLUS	47	=PP3V3_S3_P3V3ENETFET 74		MAIN NECK, NADDISHO, 2. 200 VOLUMENT-1, 5V MAKE, RAGE-TRUE	<u> </u>	PP1V35 GPU S0 FB 77	
		= PP3V3 S5 SMC = PP3V42 G3H BIL	64	=PP3V3 S3 SMBUS SMC 2 S3 48 =PP3V3 S3 SMBUS SMC 3 48		= PPIV5 SO RDRVR 41 = PPIV5 SO AUDIO 57		I 1	
		= PP3V42 G3H CHGR	¥ —	=PP3V3_S3_SMS		=PP3V3R1V5 SO PCH VCCSUSHDA 20 22 24 =PP1V5 SO VMON 74		I 1	
		= PP3V42 G3H PWRCTL	_ 74	=PP3V3 S3 USB RESET 25	68 31 _=PPVTT_S3 DDR_BUF	PPVTTDDR_S3 6	— T MIN	P1V05 SOGPU LINE MIDTH-0.9 MM VOLTAGE-1.05V NRCK MIDTH-0.2 MM MAKE BASE-TRUE	
С		= PP3V42 G3H SMBUS SMC 5 = PP3V42 G3H SMCUSBMUX		=PP3V3 S3 VREFMRGN 31 =PP3V3 S3 WLAN 32	_	MIN_LINE_WIDTH=0.3 MM MIN_NECK_WIDTH=0.2 MM VOLTAGE=0.75V		PPIVO5 GPU IFPAB PLLVDD 81 PPIVO5 GPU IFPCD IOVDD 81	
		= PP3V42 G3H TPAD = PPVIN_S5_SMCVREF		=PP3V3 S3 ISNS 7 49 103 =PP3V3 S3 PCH GPIO 18 24	68 =PPVTT_SO_DDR_LDO	PPOV75_SO_DDRVTT6	<u>↓ </u>	PP1V05 GPU IFPEF IOVDD 81	
		= PPVBAT G3 SYSCLK	_ 24	=PP3V3 S3 USBMUX 25		MIN_LINE_WIDTH=2 mm MIN_NECK_WIDTH=0 17 mm VOLTAGE=0.75V		PP1V05 GPU PEX IOVDD 77 83 PP1V05 GPU PEX PLLVDD 81 83	
	For PCH RTC Power =PPVRTC_G3_OUT	== PP3V42 G3H AUDIO PPVRTC_G3H		=PP3V3 S3 SDBUF 24 PP3V3_S0 6 101	- M - 3 / <u>-</u>	MAKE_BASE=TRUE - =PPOV75_SO_MEM_VTT_A			
	— 5V Rails	MIN_LINE_MIDTH-0.3 MM VOLTAGE-3.42V MIN_MECK_MIDTH-0.2 MM MAKE_BASE-TRUE =PPVRTC_G3_PCH 16 1	_	MIN_LINE_WIDTH=0.5 MM		= PPOV75 SO MEM VTT B 29 = PPVTT SO VTTCLAMP 26			
	67 =PP5V_S5_LDO =	PP5V_S5	↓ <u> </u>	=PP3V3_S0_ENETPHY 36		=	84 =PPVCORE_SO_GFX_REG P	PVCORE_GPU6	
		MIN_LINE_WIDTH-0.5 MM VOLTAGE-SV MIN_NECK_WIDTH-0.2 MM NAKE_BASE-TRUE — = PP5V S5 P1V5S3RS0FET		=PP3V3 SO AUDIO 57 62 63 =PP3V3 SO BKL VDDIO 90	72 =PP1V2 SO REG	PP1V2_S0 6 MIN_LINE_WIDTH=0.6 MM MIN_NECK_WIDTH=0.2 MM	MIN	LINE_WIDTH=0.6 MM VOLTAGE=1.0V NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	
		= PP5V S5 P5VSUSFET = PP5V_S5_TPAD		=PP3V3 SO DPSDRVA 87 =PP3V3 SO HS ISNS		VOLTAGE=1.2V MAKE_BASE=TRUE = PP1V2_SO_GMUX 89	<u> </u>	PPVCORE GPU 76 83 PPVCORE GPU REG 49	
Н		=PP5V S5 ISNS	↓ ≣	=PP3V3 SO CPUTHMSNS 51		-		H	
	73 _=PP5V_SUS_FET	PP5V SUS MIN_LINE_NIDTH-0.6 MM VOLTAGE=5V MIN_NECK_NIDTH-0.2 MM MAKE_BASK=TRUE		=PP3V3 SO DDC LCD 85 =PP3V3 SO ISNS 49 50 103 1	72 =PP1V05 SUS LDO =	PPIV05 SUS MIN_LINE,WIDTH=0.4 MM MIN_NECK_WIDTH=0.2 MM VOLTAGE=1.05V			
	67 =PP5V S3 REG —	— =PP5V SUS PCH — PP5V S3		=PP3V3 S0 TBTPWRCTL 35 =PP3V3 S0 DPMUX 86		VOLTAGE=1.05V MAKE_BASE=TRUE - =PP1V05 SUS PCH JTAG 23			
		MIN_LINE_WIDTH=0.5 mm VOLTAGE=5V MIN_NECK_WIDTH=0.2 mm MAKE_BASE=TRUE	↓≣	=PP3V3 S0 FAN LT 52		-			
		= PP5V S3 ALSCAMERA = PP5V_S3_DDRREG		=PP3V3 S0 FAN RT 52 =PP3V3 S0 FWPWRCTL 39	71 =PPCPUVCCIO SO REG	PP1V05 S0 MIN_LINE_WIDTH=0.6 MM VOLTAGE=1.05V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE			
		= PP5V S5 DEBUG ADC AVDD = PP5V S5 DEBUG ADC DVDD	104	=PP3V3 S0 FWLATEVG 39 40 =PP3V3 S0 CPU VCCIO SEL 12	<u>+</u> <u>≡</u>	- =PPIV05 S0 CPU VCCIO 9 10 12 13 14 - =PPVCCIO S0 XDP 23	Chipset "VCor	e" Rails PPVCORE SO CPU 6	
		=PP5V_S3_AUDIO	<u>I</u>	=PP3V3_S0_GMUX86_89	<u> </u>	- =PPVCCIO_S0_CPUIMVP 69	_	MIN_LINE_NIDTH=0.6 MM MAKE_BASE=TRUE MIN_NECK_NIDTH=0.25 MM VOLTAGE=1.25V	
		= PP5V S3 IR = PP5V S3 MEMRESET		=PP3V3 SO P3V3TBTFET .15 =PP3V3 SO GPUTHMSNS .51		= PPVCCIO SO SMC 46 = PP1V05 SO RMC 105		=PPVCORE S0 CPU 12 12 14 49	
В		= pp5V_S3_ODD = pp5V S3 p5VS0FET		=PP3V3 SO LVDSDDCMUX 86 =PP3V3 SO ODD 41		- =PP1V05 S0 FWPWRCTL 39 - =PP1V05 FW P1V0FWFET 39	70 49 =PPVCORE SO AXG REG =	PPVCORE SO AXG MIN_LINE_WIDTH-0.6 MM MAKE_BASE-TRUE MIN_NECK_WIDTH-0.2 MM VOLTAGE-1.05V B	
		=PP5V S3 USB	42	=PP3V3 S0 PCH 16 22	L.	- =PP1V05 S0 VMON 74	_	=PPVCORE SO CPU VCCAXG 12 13 15	
		= PP5V S3 SYSLED = PP5V S3 P5VS0SW	46	=PP3V3 SO PCH GPIO 16 17 18 19 =PP3V3 SO PCH VCC3 3 CLK 22		=PP1V05 S0 P1V05TBTFET 35 =PP1V05 S0 PCH VCCIO PLLPCIE 20	15 12 =PP1V5 S3 CPU VCCDQ	PP1V5 S3 CPU VCCDQ MIN_LINE_MIDTH=0.6 MM MAKE_BASE=TRUE MIN_NECK_MIDTH=0.2 MM VOLTAGE=1.5V	
		=PP5V S3 P3V3S0SW = PP5V S3 GFXIMVP 84		=PP3V3 S0 PCH VCC3 3 GPIO 20 22 =PP3V3 S0 PCH VCC3 3 HVCMOS 20 22	↓ ≡	=PP1V05 SO PCH VCCADPLL	14 12 8 =PP1V05 SO CPU VCCPQE —	PP1V05 SO CPU VCCPQE	
		_	↓ ⊒	=PP3V3 S0 PCH VCC3 3 PCI 20 22		=PP1V05 S0 PCH VCCIO PCIE 17	66 49 =PPVCCSA S0 REG	MIN_LINE_MIDTH-0.5 MM VOLTAGE-1.05V MIN_NECK_MIDTH-0.2 MM MAKE_BASE_TRUE PPVCCSA SO REG	
	73 =PP5V_S0_FET =	PP5V SO MIN_LINE_WIDTH=0.4 MM VOLTAGE=5V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE		=PP3V3 SO PCH VCC3 3 SATA 20 22 =PP3V3 SO PCH VCCADAC 22		= PP1V05 S0 PCH VCCIO SATA 16 20 22 = PP1V05 S0 PCH VCCIO CLK 7 20 22		MIN_LINE_WIDTH=0.6 MM VOLTAGE=0.9V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	
	103_=PP5V_S0_ISNS	= PP5V S0 BKL 90	· · · · · · · · · · · · · · · · · · ·	=PP3V3 SO PCH VCCA LVDS 20 =PP3V3 SO PWRCTL 74 92	↓	=PP1V05 S0 PCH VCCIO USB 20 22	Einawi	=PPVCCSA SO CPU 12 15	
		= PP5V S0 CPUIMVP 69 = PP5V S0 CPUVCCIOS0 71		=PP3V3_S0_RSTBUF 24		= PP1V05 S0 PCH VCC CORE 20 22 20 22 20 20 20 20 20 20 20 20 20	FireWire	PPVP_FW6	
\vdash		=PP5V S0 FAN LT 52 =PP5V S0 FAN RT 52	. I =	=PP3V3 S0 SB PM 24 92 =PP3V3 S0 SDCARD 30	<u>+ = </u>	=PP1V05 S0 PCH VCCIO CLK 7 20 22 =PP1V05 S0 PCH VCCDIFFCLK 16 20 22	M	IN_LINE_NIDTH-0.4 MM VOLTAGE-12.8V N_NECK_NIDTH-0.2 MM MAKE_BASE-TRUE	
		= PP5V S0 VCCSAS0 65 = PP5V S0 VMON 74		=PP3V3 SO SMBUS PCH 48 =PP3V3 SO SMBUS SMC 0 SO 48		=PP1V05 S0 PCH 16 22 =PP1V05 S0 PCH VCCSSC 20 22		=PPVP_FW_PORT1	
		=PP5V S0 HDD 41		=PP3V3 S0 SMBUS SMC 1 S0 48	Į_ <u>≡</u>	=PP1V05 S0 PCH V PROC IO 20 22	- =-	PP3V3 FW FWPHY 6	
		= pp5V_S0_KBDLED 54 = pp5V_S0_LPCPLUS 47		=PP3V3_S0_SMC41 =PP3V3_S0_TPAD54		= PP1V05 S0 PCH VCCIO PLLUSB 20 = PP1V05 S0 PCH VCC DMI 20 22		N_LINE_WIDTH=0.4 MM VOLTAGE=3.3V N_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	
		=PP5V S0 PCH 22	24	=PP3V3_S0_VMON 74	↓ ≡	=PP1V05 S0 PCH VCCIO PLLFDI 20	L <u>=</u> -	=PP3V3 FW FWPHY 38 39 40	
		= PP5V SOGPU P1V05 78 = PP5V SO AUDIO XW		=PPSPD SO MEM A 27 =PPSPD SO MEM B 29	Ţ -	= =PP1V05 S0 PCH VCCDMI FDI 20 20 = = = = = = = = = = = = = = = = =	39 =PP1V0_FW_FET_R =	PPIVO FW FWPHY 6	
	3.3V Rails	=PP5V SO RMC =PP5V SOGPU P1V5	105	=PP3V3 SO HDD 41 =PP3V3 SO P1V8GPUFET 73	-	- =PPPCHVCCIO SO REG 91	M	N_LINE_NIDTH=0.4 MM VOLTAGE=1.0V N_NECK_NIDTH=0.2 MM MAKE_BASE=TRUE	
_	73 =PP3V3_S4_FET ==	PP3V SUGPU PIVS PP3V3 S4 MIN_LINE_WIDTH-0.6 MM MIN_NECK_WIDTH-0.2 MM MAKE_BASE	6 4017309-2 20	=PP3V3_S0_IMVPISNS 50	Backlight Rails		L _	=PPIVO_FW_FWPHY 38 39	
A	30 =PP3V3 S4 SD HPD	= =PP3V3 S4 TPAD	<u> </u>	=PP3V3 S0 T29I2C 48 =PP3V3 S0 TBT HPD GPU	104 90 =PPBUS SW BKL — MIN MIN	PPBUS SW BKL LINE_WIDTH-0.6 mm	SYNC_MASTER=J31_MLB	SYNC_DATE=08/29/2011 A	
	73 _=PP3V3_SUS_FET	— =PP3V3_S4_SMC — PP3V3_SUS	35 =PP3V3_TBT_FET MIN_LI	PP3V3_TBT INE_WIDTH-0.4 MM VOLTAGE-3.3V MIN_NECK_WIDTH-0.2 MM	74 =PP3V3_ENET_FET =	PP3V3_ENET 6 MIN LINE WIDTH=0.6 MM VOLTAGE=3.3V	Po	wer Aliases	
	_	MILLAIMCHUTHO.4 8 98 MAGE, MARIE-TRIDE MILLHOCK, MITHOL.0 2 98 VOLTAME.1 IV = PP3V3 SUS P1V05SUSLDO	<u>+</u>	=PP3V3_T29_PCH_GPIO MAKE_BASE-TRUE 16_19	ENET Rails	MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE = PP3V3 ENET PHY 24 36 72	~ ·	PARAWING NUMBER SIZE 051-9585 D	
		=PP3V3_SUS_PCH_VCCSUS	20 22	=PP3V3_TBT_RTR 33 34 35	+	= PPVDDIO ENET CLK 24	(Appl	REVISION	
		= PP3V3 SUS PCH VCCSUS GPIO = PP3V3 SUS PCH GPIO	_ 20 22	=PP3V3 T29 JTAG 89 PP1V05 TBT 35	72 =PP1V2 S3 ENET PHY —	PPIV2 ENET MIN_LINE_MIDTH=0.6 MM MIN_NECK_MIDTH=0.2 MM MAKE_BASE=TRUE	NOTICE OF PROPRIET	3.0.0 ARY PROPERTY: BRANCH	
		=PP3V3_SUS_PCH_VCCSUS_USB =PP3V3_SUS_CNTRL	_ 20 22	MIN_LINE_WIDTH-0.4 MM VOLTAGE-1.05V MIN_NECK_WIDTH-0.2 MM MAKE_BASE-TRUE	TRT Pails	MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE — =PP1V2_ENET_PHY 36	THE INFORMATION CONTAINED : PROPRIETARY PROPERTY OF AP	HEREIN IS THE	
		=PP3V3 SUS SMC		— =PP1V05 TBT RTR R 104 PP15V TBT MIN LIDE WITCH-0 4 MM VOLTAGE-15V	TBT Rails	PP1V05 TBT RTR	THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUME II NOT TO REPRODUCE OR COF	NT IN CONFIDENCE 8 OF 132	
		= PP3V3_SUS_ROM = PP3V3_SUS_PCH_VCC_SPI	56 20 22	MIN_LINE_MIDTH-0.4 MM VOLTAGE-15V MIN_NECK_MIDTH-0.2 MM MAKE_BASE-TRUE =PPHV SW TBTAPWRSW 88	104 34 — FFFTVOTIBLE ARE 10550 — POVIN_SW_TBTBST	MIN_LINE_WIDTH=0.6 MM VOLTAGE=1.05V MIN_NECK_WIDTH=0.2 MM MAKE_BASE=TRUE	III NOT TO REPRODUCE OR COF III NOT TO REVEAL OR PUBLIS IV ALL RIGHTS RESERVED	H IT IN WHOLE OR PART 7 OF 105	
-	0	7	6	T -		2	<u> </u>	1	
	8	/	6	5	4	3	2	<u> </u>	





7

6

5

4

3

2

CPU DDR3 INTERFACES Apple Inc. Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY PROPERTY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY PROPERTY: I TO ASSUMANT HIS DOCUMENT OF APPLE INC. I I NOT TO REFEROUCE OR COPY IT II NOT TO REFEROUCE OR COPY IT II VALL RIGHTS RESERVED CPU DDR3 INTERFACES SEMANTS NUMBER SEARCH STATES SEARCH STATES SEARCH STATES SEARCH STATES FAGE 12 OF 132 SHEET 11 OF 105			起点王板维修	网 www.qdzbwx.com			,	,	
CO 1589 1977 77 197 197 197 197 197 197 197 19	_	8	7	6	5	4	3	2	1
CO 1589 1977 77 197 197 197 197 197 197 197 19		94 28 6 (<u>BI</u> <u>) MEM.A</u>	DOGO ALG SA D	20 U1000 SA_CLKO BB31 мв	M. A. CLK. P<0>	94 28 6 (BI) MEM B D0<0>	ALA SB_DQ0 U1000 SB_CLK0	F33 MEM. B. CLK. P<0> DUD 6 20 94	
C C C C C C C C C C C C C C C C C C C	D	94 28 6 BY MEM A	DQ42> ALF8 SA D DQ42> AP7 SA D DQ43> AM5 SA D DQ44> AK7 SA D DQ45> AL10 SA D	Q2 BGA OMIT_TABLE Q3 (3 OF 11) SA_CKE0 BC18 ME Q4 SA_CLK1 AW34 ME	M.A. CLK. N<0> OUT) 6 27 94 M.A. CLK. P<1> OUT) 6 27 94	94 28 6 BI MEM B. DQ41> 94 28 6 BI MEM B. DQ42> 94 28 6 BI MEM B. DQ42> 94 28 6 BI MEM B. DQ44> 94 28 6 BI MEM B. DQ44> 94 28 6 BI MEM B. DQ45>	AR3 SB_DQ1	MEM_B_CLK_N<0> OUD 6 29 94 D25 MEM_B_CKK<0> OUD 6 29 94 F37 MEM_B_CLK_D<1> OUD 6 29 94	D
A ADSOLUTION AND ADDRESS OF THE PROPERTY OF TH		94 28 6 83 MEM A	DQC1> AM9 SA_D SA_D <th< th=""><th>27 28 29 20 20 21 21 21 22 21 23 24 25 26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28</th><th>M. A. CKE<1></th><th>94 28 6 B3 MEM B DOc429 94 28 6 B3 MEM B DOc499 94 28 6 B3 MEM B DOc499 94 28 6 B3 MEM B DOc419 94 28 6 B3 MEM B DOc4109 94 28 6 B3 MEM B DOc4129 94 28 6 B3 MEM B DOc4149 94 28 6 B3 MEM B DOc4149 94 28 6 B3 MEM B DOc4149 94 28 6 B3 MEM B DOc4149</th><th>AB4 SB_DQ7 AV3 SB_DQ8 AD4 SB DQ9 BA4 SB_DQ10 SB_CS1* D AV1 SB_DQ12 AV2 SB_DQ13 BA2 SB_DQ14 BB3 SB_DQ15 BC2 SB_DQ15 SC3 SB_DQ15 BC3 SB_DQ16 SB_DQ10 SB_DQ10</th><th>MEM. B. CKE-1> MEM. B. CKE-1> MEM. B. CS. LeO> MIA1 MEM. B. CS. LeO> MEM. B. CS</th><th></th></th<>	27 28 29 20 20 21 21 21 22 21 23 24 25 26 26 27 28 28 28 28 28 28 28 28 28 28 28 28 28	M. A. CKE<1>	94 28 6 B3 MEM B DOc429 94 28 6 B3 MEM B DOc499 94 28 6 B3 MEM B DOc499 94 28 6 B3 MEM B DOc419 94 28 6 B3 MEM B DOc4109 94 28 6 B3 MEM B DOc4129 94 28 6 B3 MEM B DOc4149	AB4 SB_DQ7 AV3 SB_DQ8 AD4 SB DQ9 BA4 SB_DQ10 SB_CS1* D AV1 SB_DQ12 AV2 SB_DQ13 BA2 SB_DQ14 BB3 SB_DQ15 BC2 SB_DQ15 SC3 SB_DQ15 BC3 SB_DQ16 SB_DQ10	MEM. B. CKE-1> MEM. B. CKE-1> MEM. B. CS. LeO> MIA1 MEM. B. CS. LeO> MEM. B. CS	
C		94 28 6 13 1 MEM A	B00189 B66 SA_D DC0199 AY9 SA_D DC02699 AY8 SA_D DC02609 AY8 SA_D DC02609 AY8 SA_D DC02629 BE8 SA_D DC02629 BE8 SA_D DC02629 BE8 SA_D DC02629 BSA_D SA_D DC02629 SA_D SA_D DC02629 SA_D S	Q18	M. A. DOS. N-42> B. 6 28 94 M. A. DOS. N-45> B. 6 28 94 M. A. DOS. N-45> B. 6 28 94 M. A. DOS. N-65> B. 6 28 94 M. A. DOS. N-65> B. 6 28 94 M. A. DOS. N-67> B. 6 28 94 M. A. DOS. N-67> B. 6 28 94 M. A. DOS. P-42> B. 6 28 94	94 28 6 B3 MEM B. DQ 189 94 28 6 B3 MEM B. DQ 199 94 28 6 B3 MEM B. DQ 209 94 28 6 B3 MEM B. DQ 2019 94 28 6 B3 MEM B. DQ 212 94 28 6 B3 MEM B. DQ 222 94 28 6 B3 MEM B. DQ 224 94 28 6 B3 MEM B. DQ 244 94 28 6 B3 MEM B. DQ 246 94 28 6 B3 MEM B. DQ 246 94 28 6 B3 MEM B. DQ 247 94 28 6 B3 MEM B. DQ 247 94 28 6 B3 MEM B. DQ 247 94 28 6 B3 MEM B. DQ 279	BF11 SB_DQ18 SB_DQS2* 5E BJ10 SB_DQ99 SB_DQS3* 0 BC4 SB_DQ20 SB_DQS3* 0 BC4 SB_DQ21 SB_DQS5* 0 BC5 SB_DQ21 SB_DQS5* 0 BC14 SB_DQ22 SB_DQS6* 0 BC14 SB_DQ23 II SB_DQS7* 0 BC14 SB_DQ24 SB_DQS6* 0 BC14 SB_DQ25 SB_DQ3 BC14 SB_DQ25 SB_DQ3 SB_DQS1 SB_DQS2 SB_DQS3 SB_D	### MEM. B.DOS. N<2>	
B Comparison	С	94 28 6 B3 MEM A	DOC 300 BD11	Q30 SA_DQS5 BB55 ME Q31 SA_DQS6 BD61 MM Q32 SA_DQS7 ME Q33 AV61 ME Q33 BB27 ME Q35 SA_MA1 BB27 ME Q36 SA_MA2 BB27 MM Q37 SA_MA3 AW26 ME Q38 SA_MA4 BB23 MM Q39 SA_MA5 BB24 ME Q40 SA_MA6 AV21 ME Q41 SA_MA7 BB21 ME Q42 SA_MA8 BB22 ME Q43 SA_MA9 BB21 ME	M. A. DOS. P<6> B. 6 28 94 M. A. DOS. P<6> B. 6 28 94 M. A. DOS. P<7> B. 6 28 94 M. A. ACD DUD 6 27 94	94 28 6 B3 MEM B DC 200- 94 28 6 B3 MEM B DC 211- 94 28 6 B3 MEM B DC 212- 94 28 6 B3 MEM B DC 213- 94 28 6 B3 MEM B DC 215- 96 28 6 B3 MEM B DC 215-	BBL7 SB DQ30 SB DQ85 BBDQ85 BBDQ85 BBDQ82 SBDQ87 BBM49 SBDQ32 SBDQ87 BBM49 SBDQ32 SBDQ87 BBM49 SBDQ34 SBDQ87 BBM65 SBDQ35 SBDQ35 SBDM1 BBM49 SBDQ36 SBDM1 BBM49 SBDQ36 SBDM2 BBM47 SBDQ36 SBDM3 SBDM3 BBM47 SBDQ38 SBDM45 BBDQ39 SBM45 BBM4 BBM59 SBDQ39 SBM45 BBM46 BBM59 SBDQ40 SBDM6 BBM6 BBM6 BBM6 BBDQ42 SBDM6 BBM47 SBDQ41 SBDM6 BBM47 BBM48 BBDQ42 SBDM8 BBM49 BBM49 SBDQ42 SBDM8 BBM49 BBM59 SBDQ42 SBDM8 BBM49 BBM59 SBDQ42 SBDM8 BBM49 BBM59 SBDQ42 SBDM8 BBM89 BBDQ42 SBDM8 BBM89 BBM49 BBM89 SBDQ43 SBDM89 BBM89 BBM99 BBDQ43	## MEM. B. DOS. P< B. 6 28 94 ## MEM. B. DOS. P< B. 6 28 94 ## MEM. B. DOS. P< B. 6 28 94 ## MEM. B. DOS. P< B. 6 28 94 ## MEM. B. Ac(2) ## MEM. B. Ac(2) ## MEM. B. Ac(2) ## MEM. B. Ac(3) ## MEM. B. Ac(3) ## MEM. B. Ac(4) ## MEM. B. Ac(4) ## MEM. B. Ac(4) ## MEM. B. Ac(4) ## MEM. B. Ac(5) ## MEM. B. Ac(5) ## MEM. B. Ac(5) ## MEM. B. Ac(6) ## MEM. B. Ac(6) ## MEM. B. Ac(6) ## MEM. B. Ac(8) ## MEM. B. Ac(C
A		94 28 6 B3 MEM A	D0455 BB53 SA D	Q45 SA_MAll AM22 ME Q46 SA_MAl2 BA20 MB Q47 SA_MAl3 BB45 MB Q48 SA_MAl4 BB20 MB Q49 SA_MAl5 AM18 MB Q50 Q51 Q52 Q53 Q54	M. A. Ac11>	94 28 6 B3 MEM B D0445> 94 28 6 B3 MEM B D0445> 94 28 6 B3 MEM B D0447> 94 28 6 B3 MEM B D0449> 94 28 6 B3 MEM B D0449> 94 28 6 B3 MEM B D049> 94 28 6 B3 MEM B D0451>	B054 SB_DQ45 SB_MA11 E B058 SB_DQ46 SB_MA12 Z B059 SB_DQ47 SB_MA12 Z B059 SB_DQ47 SB_MA14 E B052 SB_DQ48 SB_MA14 E B052 SB_DQ50 A064 SB_DQ50 A064 SB_DQ51 BA62 SB_DQ52 B054 SB_DQ53 A064 SB_DQ54 A062 SB_DQ54 A062 SB_DQ55	U30 MEM. B. Acil 20 DUD 6 29 94 MEM. B. Acil 20 DUD 6 29 94 Acil 20 DUD 6 29 94 BE9 MEM. B. Acil 20 DUD 6 29 94 BE9 MEM. B. Acil 42 DUD 6 29 94	
A CPU DDR3 INTERFACE OF PROPERTY PROPERTY INTERFACE TO WHITE OLD AND A CONTROL OF THE PROPERTY PROPERT	B	94 28 6 37 MEM. A. 94 27 6 7 MEM. A.	D0c572	Q57 Q58 Q59 Q60 Q61 Q62 Q63 S0 S1 S2		94 28 6 B3 MEM B DQ:579 94 28 6 B3 MEM B DQ:585 94 28 6 B3 MEM B DQ:599 94 29 6 B3 MEM B BA:599 94 29 6 B3 MEM B BA:599 94 29 6 B3 MEM B BA:599	A765 SB DQ57 AL64 SB DQ58 AM65 SB DQ59 AR62 SB_DQ60 A763 SB_DQ61 AL62 SB_DQ62 AM63 SB_DQ63 BJ38 SB_BS0 BD37 SB_BS1 AY29 SB_BS2 BH39 SB_CAS*		В
CPU DDR3 INTERFACES Apple Inc. NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. IT IN NOT TO REPRODUCE OF CORP IT IT NOT TO REPRODUCE OF CORP IT IT NOT TO REPRODUCE OF CORP IT IT ALL RIGHTS RESERVED TO ALL RIGHTS RESERVED TO A DRAW TO BEAM TO BEAUTY OF THE TO BE		94 27 6 (1977) MEM A.							
	A							NOTICE OF PROPRIETA THE INFORMATION CONTAINED HE PROPRIETARY PROPERTY OF APPI THE POSESSOR AGREES TO THE F I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COPY III NOT TO REPRODUCE OR COPY	DRAWING NUMBER 051-9585 D REVISION 3.0.0 REVISION 3.0.0 READER 1 THE EARTH 12 OF 132 IT SHEET SHEET SHEET
	"	8	7	6	5	4	3	2	1

7

6


5

4


3


2

13 OF 132 12 OF 105









6


3


2


4


8


7











起点主板维修网 www.qdzbwx.com 8 7 3 1 DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR) Page Notes 7 =PP1V5 S3 MEM A -PP1V5 S0 MEM A C2910 C2911 C2912 C2913 C2914 C2915 C2916 C2917 C2918 C2919 C2920 C2921 C2922 C2923 =PP1V5_S3_MEM_A =PPSPD_S0_MEM_A (2.5 - 3.3V Signal aliases required by this page: C2900 1 C2901 PLACE_NEAR=J2900.75:2.54mm PLACE_NEAR=J2900.75:2.54mm -I2C SODINMA SDA PLACE_NEAR=J2900.75:2.54mm NOM options provided by this page: 93 31 PPOV75_S3_MEM_VREFDO_A C2931 1 C2930 2.2UF 20k 6.3V CERM 402-LP PLACE_NEAR=J2900.75:2.54mm OMIT_TABLE OMIT TABLE 3 O VSS 5 O DQ0 DQ40 4 DQ50 6 O CKEO 94 11 6 IN MEM_A_CKE<0> IN 6 11 94 28 BI =MEM_A_DQ<0> CRITICAL 28 BI =MEM_A_DQ<1> DQ1 NCX77 O NC A150 78 A140 80 MEM_A_A<15> IN 6 11 94 J2900 BI 28 J2900 79 O BA2 MEM_A_A<14> IN 6 11 94 94 11 6 IN MEM_A_BA<2: F-RT-THB VDD 0 82 A11 0 84 A7 0 86 VDD 0 88 A6 0 90 BI 81 O VDD O VSS VSS O 14 83 O A12/BC* IN 6 11 94 28 BI =MEM_A_DQ< DQ6 94 11 6 IN MEM_A_A<12 **√**BI 2 DUAL-2 OF 85 O A9 87 O VDD 89 O A8 IN 6 11 94 94 11 6 IN MEM_A_A<9> MEM_A_A<7> 28 BI =MEM_A_DQ<3> =MEM_A_DQ<7> BI 28 19 O VSS IN 6 11 94 BI) A60 90
A40 92
VDD0 94
A20 96
A00 98
VDD 0 100
CK1 102
CK1*0 104
VDD 0 106
BA10 108
RAS*0 110
VDD 0 112 91 O A5 93 O VDD DQ130 24 VSS 0 26 94 11 6 IN MEM_A_A<5> MEM_A_A<4> IN 6 11 94 28 BI =MEM_A_DQ<9> O DQ9 =MEM_A_DQ<13> 95 O A3 MEM_A_A<2 IN 6 11 94 28 BI =MEM_A_DQS_P<1> 94 11 6 IN MEM_A_A<1> MEM_A_A<0> IN 6 11 94 VSS 0 32 101 O CKO BI =MEM_A_DO<10: 94 11 6 IN MEM_A_CLK_P<0> MEM_A_CLK_P< IN 6 11 94 DQ140 34 BI 28 94 11 6 IN MEM_A_CLK_N<0> 103 O CK0* 28 BI =MEM_A_DO<11> MEM_A_CLK_N<1> DQ15 IN 6 11 94 =MEM_A_DQ<15> 37 O VSS 39 O DQ16 105 O VDD 107 O A10/AP 109 O BA0 IN 6 11 94 DQ20 0 40 94 11 6 IN MEM_A_BA<0> 28 BI =MEM_A_DO<17> MEM_A_RAS_ IN 6 11 94 DQ210 _____BI_ 2 VDD O 112 S0* O 114 ODTO O 116 VDD O 118 ODT1 O 120 111 O VDD 113 O WE* VSS VSS 0 44 DM2 0 46 45 O DQS2* 94 11 6 IN MEM_A_WE_L IN 6 11 94 28 BI =MEM_A DOS _____6 11 94 94 11 6 IN MEM_A_CAS_L 115 CAS* MEM_A_ODT<0> 8 BI =MEM_A_DQS_P<2 47 O DQS2 VSS 0 48 117 O VDD
119 O A13
121 O S1*
123 O VDD 49 O VSS DQ220 50 DQ230 52 _______ 28 94 11 6 IN MEM_A_A<13 IN 6 11 94 8 BI =MEM_A 51 O DQ18 BI 2 NC 0 122 NC VDD 0 124 VREFCA 126 94 11 6 IN MEM_A_CS_L<1 O DQ19 VSS O 5 55 VSS DQ28 BI 2 VRFCAO 126

VSS O 128

DQ36O 130

DQ37O 132

VSS O 134

DW4O 136

VSS O 138

DQ38O 140

DQ39O 142

VSS O 144

DQ44O 146

DQ45O 148

VSS O 152

DQ55O 154

VSS O 152

DQ55O 154

VSS O 156

DQ47O 160

VSS O 162

DQ53O 166

DQ53O 166

DQ53O 166

DQ53O 170

VSS O 172

VSS O 172 NC X O TEST 127 O VSS 129 O DQ32 57 O DQ24 DQ290 58 =MEM_A_DQ<29> 8 BI =1 BI 28 59 O DQ25 VSS 0 60 DQS3*0 62 8 BI =MEM A DO<25> 28 BI =MEM_A_DQ<32 **√BI** 2 BI) 131 O DQ32 131 O DQ33 133 O VSS 135 O DQS4* 137 O DQS4 28 BI =MEM_A_DQ<33> =MEM_A_DQ<37> BI 28 3 O DM3 DQS3 0 64 VSS 0 66 =MEM_A_DQS_P<3> BI 28 65 VSS =MEM_A_DQS_N<4> 67 O DQ26 DQ30 68 69 O DQ27 28 BI =MEM_A_DQS_P<4> 28 BI =MEM A_DQ<27> DQ310 =MEM_A_DQ<31> BI 28 BI 28 141 O DQ34 143 O DQ35 =MEM_A_DO<34> =MEM_A_DO<39> ED: 28 BI =MEM_A_DQ<35> 145 O VSS 147 O DQ40 149 O DQ41 See CSA05 BOM table 28 BI =MEM_A_DQ<40> 28 BI =MEM_A_DQ<41> 151 O VSS 153 O DM5 BI =MEM_A_DQS_P<5> BI 155 VSS 157 O DQ42 159 O DQ43 161 O VSS 28 BI =MEM_A_DQ<42> 28 BI =MEM_A_DQ<43 BI 2 28 BI =MEM_A_DQ<48>
28 BI =MEM_A_DQ<49> 163 O DQ48 BI 2 165 O DQ49
167 O VSS
169 O DQS6* DM6 O 170
VSS O 172
DQ54 O 174
DQ55 O 176
VSS O 178
DQ60 O 180
DQ61 O 182
VSS O 184
DQS7 O 188
VSS O 190
DQ62 O 192
DQ63 O 194
VSS O 196
EVENT* O 198
SDAO 200
SCLO 202 8 BI =MEM_A_DQS_P<6> 171 O DQS6 173 O VSS BI 2 175 O DQ50 PPOV75_S3_MEM_VREFCA_A BI 2 177 O DQ51 28 BI =MEM A DO<51> _(BI) ² * BI =MEM_A_DQ<56> 181 O DQ56 BI 25 C2935 C2936 =MEM_A_DQ<57> 183 O DQ57 185 O VSS G.3V CERM 402-LP _____BI__ 28 187 O DM7 =MEM_A_DQS_P<7> BI =MEM_A_DQ<58> 191 O DQ58 _=MEM_A_DQ<62 BI 28 193 O DQ59 195 O VSS =MEM_A_DQ<59> =MEM_A_DQ<63> 197 O SAO 199 O VDDSPD MEM_EVENT_ OUT 29 45 46 "Factory" (top) slot BI 4 SCLO 202 VTT O 204 6_MEM_A_SA<1 201 O SA1 =12C_SODIMMA_SCL 203 VTT R2940 R2941 C2940 1 C2950 C2951 C2952 C2953 516-0229 20% 6.3V CERM 402-LF SPD ADDR=0xA0(WR)/0xA1(RD DDR3 SO-DIMM Connector A 051-9585 D Apple Inc. 3.0.0 NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTINED HERE IN IS THE
RECORDS THE BEDGENS TO THE FOLLOWING:
THE POSSESSOR AGREES TO THE FOLLOWING:
II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PAI
IV ALL RIGHTS RESERVED 29 OF 132

5

4

6

3


2


8


7


27 OF 105


		は維修図 www.qdzbwx.com			_		
8	7	6	5	4	3	2	1
	·	•				-	
CPU CHANNEL A DQS 0 -> DIMM	A DQS 0	CPU CHANNEL B DQS 0 -> DIMM B DQS 0					
94 11 6 MEM_A_DQS_N<0> 94 11 6 MEM_A_DQS_P<0> MAKE_BASE	-TRUE = MEM_A_DOS_N<0> 27 -TRUE = MEM_A_DOS_P<0> 27		8 DOS N<0> 29 8 DOS P<0> 29				
94 11 6	_	MAKE_BASE=TRUE					
94 11 6 MEM_A_DQ<7> MAKE_BASE	=MEM_A_DQ<3> 27	94 11 6 MEM_B_DQ<7> =MEM_B MAKK_BASE-TRUE					
94 11 6 <u>MEM_A_DQ<6></u> 94 11 6 <u>MEM_A_DQ<5></u> MAXE_BASE		94 11 6 MEM_B_DQ<6> = MEM_B 94 11 6 MEM_B_DQ<5> MAKE_BASE-TRUE = MEM_B					
94 11 6 MEM_A_DQ<4> MAKE_BASE 94 NAKE_BASE	=MEM_A_DQ<4> 27	94 11 6 MEM_B_DQ<4> MAKE_BASE-TRUE =MEM_B MAKE_BASE-TRUE					
94 11 6 <u>MEM_A_DQ<3></u> 94 11 6 <u>MEM_A_DQ<2></u> MAXE_BASE	= MEM_A_DQ<0> 27	94 11 6 MEM B DQ<2> =MEM B 94 11 6 MEM B DQ<2> MAKE_BASE-TRUE =MEM_B					
94 11 6 MEM_A_DQ<1> MAKE_BASE	=MEM_A_DQ<1> 27	94 11 6 MEM_B_DQ<1> MAKE_BASE-TRUE — =MEM_B	3_DQ<2> 29				I _
D 94 11 6 MEM_A_DO <u></u>	=MEM_A_DQ<2> 27	94 11 6 MEM_B_DO<0> ==MEM_B MAKE_BASE=TRUE	3_DQ<0> 29		•		
CPU CHANNEL A DQS 1 -> DIMM 94 11 6 MEM A DQS N<1>	A DQS 1 =MEM A DQS N<1> 27	CPU CHANNEL B DQS 1 -> DIMM B DQS 1 94 11 6 MEM B DQS N<1> =MEM B	8 DQS N<1> 29				
94 11 6 MEM_A_DQS_P<1> MAKE_BASE MAKE_BASE	-TRUE =MEM_A_DQS_P<1> 27		3_DQS_P<1> 29				
94 11 6 MEM A DQ<15>	=MEM_A_DQ<15> 27	94 11 6 MEM B DQ<15> — =MEM B	3 D0<15>				
94 11 6 MEM_A_DQ<14> MAKE_BASE	=TRUE =MEM_A_DQ<14> 27	94 11 6 MEM B DQ<14> MAKE_BASE=TRUE = MEM B	<u>3_DQ<14></u> 29				
94 11 6 MEM_A_DQ<13> 94 11 6 MEM_A_DQ<12> NAME_BASE		94 11 6 MEM_B_DQ<13> =MEM_B 94 11 6 MEM_B_DQ<12> MAKE_BASE-TRUE =MEM_B					
94 11 6 MEM_A_DQ<11> MANK_BASE NAKE_BASE	-TRUE =MEM_A_DQ<10> 27	94 11 6 MEM_B_DQ<11> MAKE_BASE=TRUE = MEM_B	3_DQ<11> 29				
94 11 6 MEM_A_DQ<10> 94 11 6 MEM_A_DQ<9> MAKE_BASE		94 11 6 MEM_B_DQ<10> MAKE_BASE-TRUE = MEM_B 94 11 6 MEM_B_DQ<9> MAKE_BASE-TRUE = MEM_B					
MAKE_BASE	-TRUE = MEM A DOC8>	94 11 6 MEM_B_DQ<8> MAKE_BASK-TRUE — MEM_B 94 11 6 MEM_B_DQ<8> MAKE_BASK-TRUE — MEM_B					
CPU CHANNEL A DQS 2 -> DIMM	-TRUE	CPU CHANNEL B DQS 2 -> DIMM B DQS 2					—
94 11 6 MEM_A_DQS_N<2> MAKE_BASE	=MEM_A_DQS_N<2> 27		3_DQS_N<2> 29				
94 11 6 MEM_A_DQS_P<2> MAKE_BASE HAKE_BASE		94 11 6 MEM_B_DQS_P<2> — =MEM_B MAKE_BASE-TRUE	3_DQS_F<2> 29				
94 11 6 MEM_A_DQ<23>	= MEM_A_DQ<23> 27	94 11 6 MEM_B_DQ<23> =MEM_B MAKE_BASE-TRUE					I
94 11 6 MEM_A_DQ<22> 94 11 6 MEM_A_DQ<21> MAKE_BASE	=MEM_A_DQ<22> 27 =MEM_A_DQ<17> 27	94 11 6 MEM_B_DQ<22> =MEM_B 94 11 6 MEM_B_DQ<21> MAKK_BASE-TRUE =MEM_B					!
94 11 6 MEM_A_DQ<20> MAKE_BASE	=MEM_A_DQ<20> 27	94 11 6 MEM_B_DQ<20> MAKE_BASE_TRUE	3_DQ<20> 29		~ // //		
94 11 6 MEM_A_DQ<19> 94 11 6 MEM_A_DQ<18> MAKE_BASE	= MEM_A_DQ<19> 27 = TRUE = MEM_A_DQ<18> 27	94 11 6 MEM_B_DQX19> =MEM_B MAKE_BASE=TRUE =MEM_B =MEM_B =MEM_B =MEM_B					!
94 11 6 MEM_A_DQ<17>	-TRUE =MEM_A_DQ<16> 27	94 11 6 MEM_B_DQ<17> MAKE_BASE=TRUE = MEM_B	3_DQ<17> 29		> //		I
94 11 6 MEM_A_DQ<16> MAKE_BASE MAKE_BASE	=MEM_A_DQ<21> 27	94 11 6 MEM_B_DQ<16> MAKK_BASK-TRUK = MEM_B MAKK_BASK-TRUK	3_DQ<16> 29				I
CPU CHANNEL A DQS 3 -> DIMM		CPU CHANNEL B DQS 3 -> DIMM B DQS 3	3 DOS Nc3>				I (
94 11 6 MEM_A_DQS_D<3> 94 11 6 MEM_A_DQS_D<3> MAKE_BASE	= #MEM_A_DQS_P<3> 27	94 11 6 MEM_B_DQS_N<3> ==MEM_B 94 11 6 MEM_B_DQS_P<3> MAKK_BASK=TRUK ==MEM_B	29 3_DQS_P<3> 29		•		
MAKE_BASE	-TRUE	MAKE_BASE=TRUE					
94 11 6 MEM_A_DQ<31> 94 11 6 MEM_A_DQ<30> NAME_BASE		94 11 6 MEM_B_DQ<31> = MEM_B 94 11 6 MEM_B_DQ<30> MAKK_BASK-TRUK = MEM_B	3_DQ<31> 29 3_DQ<30> 29				
94 11 6 MEM_A_DQ<29> MAKE BASE	=MEM_A_DQ<29> 27	94 11 6 MEM_B_DQ<29> MAKE_BASE-TRUE — =MEM_B	3_DQ<29> 29				
94 11 6 MEM_A_DQ<28> 94 11 6 MEM_A_DQ<27> MAKE_BASE	=MEM_A_DQ<28> 27 -TRUE =MEM_A_DQ<27> 27	94 11 6 MEM_B_DQ<28> =MEM_B 94 11 6 MEM_B_DQ<27> MAKE_BASE-TRUE =MEM_B					
94 11 6 MEM_A_DQ<26> MAKE_BASE 94 11 6 MEM_A_DQ<26> MAKE_BASE	-TRUE =MEM_A_DQ<26> 27	94 11 6 MEM_B_DQ<26> MAKE_BASE=TRUE = MEM_B	3_DQ<26> 29				
94 11 6 MEM A DQ<25> MAKE_BASE 94 11 6 MEM A DQ<24> MAKE_BASE	-TRUE =MEM_A_DQ<25> 27	94 11 6 MEM_B_DQ<25> MAKE_BASK-TRUE = MEM_B 94 11 6 MEM_B_DQ<24> MAKE_BASK-TRUE = MEM_B					
MAKE_BASE	-TRUE	MAKE_BASE=TRUE	29				1
CPU CHANNEL A DQS 4 -> DIMM 94 11 6 MEM_A DQS_N<4>	=MEM_A_DQS_N<4> 27	CPU CHANNEL B DQS 4 -> DIMM B DQS 4 94 11 6 MEM_B DQS N<4> — =MEM_B	8_DQS_N<4>29				⊢
94 11 6 MEM A DOS P<4> MAKE_BASE MAKE_BASE	=MEM A DOS P<4> 27		3 DOS P<4> 29				
94 11 6 MEM_A_DQ<39>		94 11 6 MEM_B_DQ<39> — =MEM_B	3_DQ<39> 29				I
94 11 6 MEM_A_DQ<38> MAKE_BASE NAKE_BASE	=TRUE =MEM_A_DQ<37> 27	94 11 6 MEM_B_DQ<38> MAKE_BASE=TRUE — =MEM_B	3_DQ<38> 29				I
94 11 6 MEM_A_DQ<37> 94 11 6 MEM_A_DQ<36> MAKE_BASE	=MEM A DQ<39> 27 -TRUE =MEM_A_DQ<33> 27	94 11 6 MEM_B_DQ<37> =MEM_B 94 11 6 MEM_B_DQ<36> MAKE_BASE-TRUE =MEM_B					I
94 11 6 MEM_A_DQ<35> MAKE_BASE	=MEM_A_DQ<35> 27	94 11 6 MEM_B_DQ<35> MAKE_BASK=TRUE = MEM_B	3_DQ<35> 29				I
94 11 6 <u>MEM A DQ<34></u> MAKE_BASE 94 11 6 <u>MEM A DQ<33></u> MAKE_BASE	=MEM_A_DQ<34> 27	94 11 6 MEM B DO<34> MAKE_BASE-TRUE — =MEM B 94 11 6 MEM_B_DO<33> MAKE_BASE-TRUE — =MEM_B		▼			I
94 11 6 MEM_A_DQ<32> MAKE_BASE	=MEM_A_DQ<36> 27	94 11 6 MEM_B_DQ<32> MAKE_BASE=TRUE =MEM_B					I
CPU CHANNEL A DQS 5 -> DIMM	A DQS 5	MAKE_BASE-TRUE CPU CHANNEL B DQS 5 -> DIMM B DQS 5					
B 94 11 6 MEM A DOS N<5> MAKE BASE	=MEM_A_DQS_N<5> 27	MAKE BASE-TRUE	8 DQS N<5> 29				I₽
94 11 6 MEM A DOS P<5> MAXE BASE	=MEM_A_DQS_P<5> 27	94 11 6 <u>MEM_B_DQS_P<5></u> =MEM_B MAKE_BASE-TRUE	29				l*
94 11 6 MEM_A_DQ<47>	=MEM_A_DQ<47> 27	94 11 6 MEM_B_DQ<47> =MEM_B MAKE_BASE-TRUE					
94 11 6 MEM_A_DQ<46> 94 11 6 MEM_A_DQ<45> MAXE_BASE	=MEM_A_DQ<41> 27	94 11 6 MEM_B_DQ<46> = MEM_B 94 11 6 MEM_B_DQ<45> MAKE_BASE-TRUE = MEM_B	3_DQ<45> 29				
94 11 6 MEM_A_DQ<44> MAKE_BASE	-TRUE =MEM_A_DQ<44> 27	94 11 6 MEM_B_DQ<44> MAKE_BASE=TRUE = MEM_B	3_DQ<44> 29				l
94 11 6 MEM_A_DQ<43> 94 11 6 MEM_A_DQ<42> MAKE_BASE	=MEM_A_DQ<4U> 27	94 11 6 MEM_B_DQ<43> = MEM_B 94 11 6 MEM_B_DQ<42> MAKE_BASE=TRUE = MEM_B	3_DQ<43> 29				
94 11 6 MEM_A_DO<41> MAKE_BASE	-TRUE =MEM_A_DQ<42> 27	94 11 6 MEM_B_DQ<41> MAKE_BASE-TRUE =MEM_B	3_DQ<41> 29				
94 11 6 MEM_A_DQ<40> MAXE_BASE MAXE_BASE		94 11 6 MEM_B_DQ<40> =MEM_B MAKE_BASE=TRUE	3_DQ<40> 29				
CPU CHANNEL A DQS 6 -> DIMM	A DQS 6	CPU CHANNEL B DQS 6 -> DIMM B DQS 6	8_DQS_N<6> 29				
94 11 6 MEM_A_DQS_N<6> 94 11 6 MEM_A_DQS_P<6> MAKE_BASE		94 11 6 MEM_B_DQS_P<6> MAKE_BASE=TRUE = MEM_B	8 DQS N<6> 29 8 DQS P<6> 29				L
MAKE_BASE	-TRUE	MAKE_BASE-TRUE	DO-55-				
94 11 6 MEM_A_DQ<55> 94 11 6 MEM_A_DQ<54> MAXE_BASE	=MEM_A_DQ<54> 27		8_DQ<55> 29 8_DQ<54> 29				I
94 11 6 MEM_A_DQ<53> MAKE_BASE	-TRUE =MEM_A_DQ<55> 27	94 11 6 MEM_B_DQ<53> MAKE_BASE-TRUE =MEM_B	3_DQ<53> 29				I
94 11 6 MEM_A_DQ<52> 94 11 6 MEM_A_DQ<51> MAKE_BASE	=MEM_A_DQ<52> 27 -TRUE =MEM_A_DQ<51> 27	94 11 6 MEM_B_DQ<51> MAKE_BASE-TRUE — =MEM_B					!
94 11 6 MEM_A_DQ<50> MAKE_BASE	=TRUE =MEM_A_DQ<50> 27	94 11 6 MEM_B_DQ<50> MAKE_BASE-TRUE =MEM_B	3_DQ<50> 29				!
94 11 6 MEM_A_DQ<49> 94 11 6 MEM_A_DQ<48> MAKE_BASE		94 11 6 MEM_B_DQ<49>					
94 11 6 MAKE_BASE CPU CHANNEL A DQS 7 -> DIMM	A DOS 7	94 11 6 WEM_B_DUNAS — NEM_B CPU CHANNEL B DQS 7 -> DIMM B DQS 7	49				
94 11 6 MEM_A_DQS_N<7>	=MEM_A_DQS_N<7> 27	94 11 6 MEM_B_DQS_N<7> =MEM_B	8_DQS_N<7> 29				
A 94 11 6 MEM_A_DQS_P<7> MAKE_BASE		94 11 6 MEM_B_DQS_P<7> MAKE_BASE-TRUE =MEM_B MAKE_BASE-TRUE	8_DQS_P<7> 29				
94 11 6 MEM_A_DQ<63>		94 11 6 MEM_B_DQ<63> = MEM_B	8_DQ<63> 29			SYNC_MASTER=K92_SUMA PAGE TITLE	SYNC_DATE=05/10/2010
94 11 6 MEM_A_DQ<62> MAKE_BASE	=TRUE =MEM_A_DQ<58> 27	94 11 6 MEM_B_DQ<62> MAKE_BASE=TRUE =MEM_B	3_DQ<62> 29			DDR	3 Byte/Bit Swaps
94 11 6 MEM_A_DQ<61> 94 11 6 MEM_A_DQ<60> MAKE_BASE	=MEM_A_DQ<56> 27 -TRUE =MEM_A_DQ<61> 27	94 11 6 MEM_B_DQ<60> =MEM_B 94 11 6 MEM_B_DQ<60> MAKK_BASE-TRUK =MEM_B				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	DRAWING NUMBER SIZE D
94 11 6 MEM_A_DQ<59> MAKE BASE	-TRUE =MEM_A_DQ<63> 27	94 11 6 MEM_B_DQ<59> MAKE_BASE=TRUE = MEM_B	3_DQ<59> 29			Appl	REVISION
94 11 6 MEM_A_DQ<57> 94 11 6 MEM_A_DQ<57> MAKE_BASE	-TRUE =MEM_A_DQ<57> 27	94 11 6 MEM_B_DQ<58> =MEM_B 94 11 6 MEM_B_DQ<57> MAKE_BASE-TRUE =MEM_B				NOTICE OF PROPRIETA	3.0.0
94 11 6 MEM_A_DQ<56> MAKE_BASE 94 11 6 MEM_A_DQ<56> MAKE_BASE	-TRUE -MEM_A_DQ<60> 27	94 11 6 MEM_B_DQ<56> MAKE_BASE-TRUE — =MEM_B 94 11 6 MEM_B_DQ<56> MAKE_BASE-TRUE	3_DQ<56> 29			THE INFORMATION CONTAINED H PROPRIETARY PROPERTY OF APP THE POSESSOR AGREES TO THE	
MAXE_BASE		paar_mage-true				THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUMEN	PAGE FOLLOWING: PAGE 30 OF 132
						II NOT TO REPRODUCE OR COPILI NOT TO REVEAL OR PUBLISH	PY IT IN MUCIE OF DART SHEET
						IV ALL RIGHTS RESERVED	28 OF 105
8	7	6	5	4	3	2	1
<u> </u>	<u>'</u>		<u>~</u>		<u> </u>	<u> </u>	<u> </u>













1

6





7


6

5

4

3

2



7

6

5

4

3

2

39 OF 105

7


6


5


4

3

2







7


6


5


4


3


2






























































起点主板维修网 www.qdzbwx.com



起点主板维修网 www.qdzbwx.com





起点主板维修网 www.qdzbwx.com

