


## **Chief River Block Diagram**








POWER PLANE	VOLTAGE	CONTROL SIGNAL	Power States ACTIVE IN	
VIN	10V~+19V		S0~S5	
+VCCRTC	+3.0V~+3.3V		S0~S5	
+3V	+3.3V	MAIN_ON	S0	
+3V_S5	+3.3V	S5_ON	S0~S5	
+3V_HDP	+3.3V	MAIN_ON	S0	
+3VPCU	+3.3V	AC/DC Insert enable	S0	
+5V	+5V	MAIN_ON	S0	
+5V_S5	+5V	S5_ON	S0~S5	
+5VPCU	+5V	AC/DC Insert enable	S0~S5	
WIMAX_P	+3.3V	WMAX_P for WLAN		
+1.8V	+1.8V	MAIN_ON	S0	
+1.5V	+1.5V	MAIN_ON	S0	
+1.5V_SUS	+1.5V	SUSON	S0~S3	
+VCC_CORE		VRON	S0	
+VTT	+1.05V	MAIN_ON	S0	
+1.05V	+1.05V	MAIN_ON	S0	
+VAXG		MPWROK	S0	


















































PROJECT : Chief River

02 Thames M2/ GPIO DP CRT I2C





	+3V_D
	Ý
[16] GPU_GPIO0 <	R5030 EV@10K_4
[16] GPU_GPIO1 <	R5031 EV@10K_4
[16] GPU_GPIO2 <	R5032 *EV@10K_4
[16] GPU GPIO9	R5033 *EV@10K_4
[16] GPU GPI011	R5034 EV@10K_4
[16] GPU GPIO12	R5035 *EV@10K_4
[16] GPU GPIO13	R5036*EV@10K_4
[16] GPU GPIO22	R5038
[16] GENIL_VSYNC	R5039
[16.28] EXT HSYNC	R5041OEV@10K_4
[16,28] EXT VSYNC	R5042 OEV@10K_4
[16] GENIL_CLK	R5043 *EV@10K_4
[16] GPU GPIO8	R5044 ^*EV@10K_4
	R5045 ^*EV@10K_4
[16] GPU_GPIO21	R5046 *EV@10K_4
[16] GPU_GENERICC	R5145*EV@10K_4
[16] GPU_GPIO10 <	10130 21610124



	DDR3	Size Vendor						
Vendor	Vendor P/N	STN B/S P/N	Size	RAM_STRAP4 DVPDATA_4	RAM_STRAP	RAM_STRAP. DVPDATA_2	2 RAM_STRAP1 DVPDATA_1	RAM_STRAP0 DVPDATA_0
	H5TQ1G63DFR-11C (64M*16)	AKD5LZWTW02 * 4	512MB	0	0	0	0	0
Hynix	, ,	AKD5LZWTW02 * 8	1GB	0	0	1	0	0
	H5TQ2G63BFR-11C (128M*16)	AKD5MGWTW00 * 4	1GB	0	1	0	0	0
		AKD5MGWTW00 * 8	2GB	0	1	1	0	0
	H5TQ4G****** (256M*16)	AK****** * 8	4GB	1	0	0	0	0
	K4W1G1646G-BC11	AKD5EGGT500 * 4	512MB	0	0	0	0	1
(64M*16)  Samsung K4W2G1646C-HC (128M*16)	(64M-16)	AKD5EGGT500 * 8	1GB	0	0	1	0	1
	K4W2G1646C-HC11	AKD5MGWT500 * 4	1GB	0	1	0	0	1
	(128M-16)	AKD5MGWT500 * 8	2GB	0	1	1	0	1
	K4W4G***** (256M*16)	AK****** * 8	4GB	1	0	0	0	1
AMD	23EY2387MC11 (64M*16)	AKD5EZWT700 * 4	512MB	0	0	0	1	0
	, ,	AKD5EZWT700 * 8	1GB	0	0	1	1	0
	23EY4187MC11 (128M*16)	AKD5DZWT700 * 4	1GB	0	1	0	1	0
		AKD5DZWT700 * 8	2GB	0	1	1	1	0
	23EY************ (256M*16)	AK****** * 8	4GB	1	0	0	1	0

1G8@ & Hyn@
1G4@ & Hyn@
2G@ & Hyn@
4G@ & Hyn@
512@ & Sam@
1G8@ & Sam@
1G4@ & Sam@
4G@ & Sam@
4G@ & AMD@
1G8@ & AMD@
2G@ & AMD@
2G@ & AMD@
4G@ & AMD@


512@ & Hyn@


CONFIGURATIO	N STRAPS	SEE EACH DATABOOK	FOR STRAP DETAILS	
ALLOW FOR PU	Y MUST NOT	CONFLICT DURING RE	ID IF THESE GPIOS ARE USED, SET	
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	MB Default Setting(IC internal PD)
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	1
TX_PWRS_ENB	PS_1[4]	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	1
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIE Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	1
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIE Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	0
BIF_VGA DIS	PS_2[4]	GPIO9	VGA Control  0: VGA controller capacity enabled  1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[31]	GPI0[13:11]	Serial ROM type or Memory Apenture Size Select  # GPD222 = 0, defines memory apenture size  # GPD222 = 1, defines ROM type  100: 1,2204 MSSRS	xxx
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	0
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00. No suido función 10 - Audio for DP and +DM il dongle is detected 11 - Audio for DP and +DM il dongle is detected 11 - Audio for DP and +DM il dongle is detected 11 - Audio for DP and +DM il dongle is detected 12 - Audio for DP and +DM il dongle is detected 13 - Audio for DP and +DM il dongle is detected 14 - Audio for DP and +DM il dongle is detected 15 - Audio for DP and +DM il dongle is detected 16 - Audio for DP and +DM il dongle is detected 16 - Audio for DP and +DM il dongle is detected 17 - Audio for DP and +DM il dongle is detected 18 - Audio for DP and +DM il dongle is detected 19 - Audio for DP and +DM il dongle is detected 19 - Audio for DP and +DM il dongle is detected 10 - Audi	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	0
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL IF THESE GPOS ARE USEED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RE: Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO NDICATE THE NUMBER OF ALDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 111 = 0 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 101 = 4 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 000 = 6 usable endpoints 000 = 8 usable endpoints 000 = all endpoints are usable	хох


## System Memory Aperture size


GPIO22		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1


































































































Model	REV	CHANGE LIST					MODEL TE5			
	1127							PAGE 1	FROM 1A	То
BY3/BY4	1A	PAGE 8: Dual SPI ROM circuit modify for V PAGE 8: C2010 change value to 15P/C2013 PAGE 9: SMBUS/CLK REQ pin PU/PD resis PAGE 10: R2185 change power to +3V. PAGE 10: R2160 MB ID9 change to GPIO34 PAGE 16/28: d-GPU CRT Port change from PAGE 17: C5045/C5049 change to 22P. PAGE 25: Del PX Mode PERST#_BUF doub PAGE 30: C5345/C5348 change value to 22P	change value to 12P. ster pallerel resister to single resister Port6 to Port3.					1 2 3 4 5 6 7 8 9	1A 1A 1A 1A 1A 1A 1A 1A 1A	
		PAGE 31: Add RN11/RN6 CHOCK for EMI test.  PAGE 32: Add RN11/RN6 CHOCK for EMI test.  PAGE 34: Stuff C5438/C5439/C5440/C5441 for EMI test.  PAGE 35: Reserve LAN power circuit.  PAGE 36: r9781/r9774/r9776/r97771/r9779/r9733 to 330hm for EMI test.  PAGE 37: Reserve GPIO for USB3.0 Power enable/LAN power/Inform VGA power status.  PAGE 39: LED3 change to single white color for PRD1.0  PAGE 39: Add C2136/C2137/C2138/C2118/C2129/C2135/C2142/C2144/C2143/C2139/C2140/C2141 for EMI test.						10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26	1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1A 1	
								27 28 29 30	1A 1A 1A 1A	
			I							
DOC NO. 20	4	PROJECT MODEL : PART NUMBER:	BY3,BY4	APPROVED BY: DRAWING BY:		DATE: REVISON:	Size Document N.	PRO	anta Com JECT : BY  nge list	puter Inc. 23,844