Compal Confidential

Model Name: P5WE0 File Name: LA-6901P

BOM P/N:43

Compal Confidential

P5WE0 M/B Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH Nvidia N12P GS/GV

2010-08-11

REV: 0.1

Security Classification	sification Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Cover Page
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	PRAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFERE THORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PRI	D FROM THE CUSTODY OF THE	HE COMPETENT DIVISION OF R&D E INFORMATION IT CONTAINS	Document Number P5WE0 M/B LA-6901P Schematic

Fan Control page 38 100MHz PCI-E 2.0x16 5GT/s PER LANE Memory BUS(DDRIII) PEG(DIS) Intel 204pin DDRIII-SO-DIMM X2 133MHz Dual Channel Nvidia Sandy Bridge BANK 0, 1, 2, 3 page 12,13 N12P GS/GV 1.5V DDRIII 1066/1333 Processor page23~31 rPGA989 page 5~11 HDMI(DIS) CRT(DIS) LVDS(DIS) *USB* 2.0 *conn* x2 Bluetooth CMOS Camera 3G connector FDI x8 DMI x4 Conn USB port 9,12 on 3G/B USB port 0,1 on CRT Conn. USB port 13 USB port 10 HDMI Conn. LVDS Conn. 100MHz 100MHz USB/B page 39 page 39 page 32 page 32 page 34 page 33 page 32 2.7GT/s 1GB/s x4 3.3V 48MHz USBx14 LVDS(UMA/OPTIMUS) Intel CRT(UMA/OPTIMUS) 3.3V 24MHz HD Audio Cougar Point-M TMDS(UMA/OPTIMUS) PCHHDA Codec PCI-Express x 8 (ARD PCIE2.0 2.5GT/s) 100MHz ALC271X/277X 989pin BGA SATA x 6 (GEN1 1.5GT/S ,GEN2 3GT/S) page 43 port 5 port 2,3 port 1 SPI page 14~22 LAN(GbE) & USB 3.0 conn x1 MINI Card x2 Card Reader BCM57785 WLAN, WWAN USB port 12,13 page 38 SPI ROM x1 Phone Jack x 2 Int. Speaker page 36 page 45 page 14 port 0,1 port 2 page 44 page 44 SATA HDD SATA CDROM R.J45 Card Reader Conn. Conn. LPC BUS page 35 page 35 Conn. page 37 33МНz page 37 **ENE KB930** Sub-board page 40 LS-6901P LF-6901P USB 2.0/B 2Port RTC CKT. FPC for USB3.0 USB Port0,1 page 39 CPU XDP page 14 Touch Pad Int.KBD page 6 page 41 page 41 LS-6902P Power On/Off CKT. PWR/B PCH XDP page 42 page 39 **BIOS ROM** page 14 LS-6903P page 40 DC/DC Interface CKT. page 46 page 41 Power Circuit DC/DC LS-6904P Compal Electronics, Inc. page 48~56 USB 3.0 /B Security Classification Compal Secret Data 2010/08/11 2011/08/11 Issued Date 1 port as USB3.0 Deciphered Date **Block Diagrams** WWW.MANUALS.CLAN SI THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET ING THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Custom P5WE0 M/B LA-6901P Schematic

Voltage Rails

ower Plane	Description	S1	S3	S5
IN	Adapter power supply (19V)	N/A	N/A	N/A
ATT+	Battery power supply (12.6V)	N/A	N/A	N/A
+	AC or battery power rail for power circuit.	N/A	N/A	N/A
CPU_CORE	Core voltage for CPU	ON	OFF	OFF
VGA_CORE	Core voltage for GPU	ON	OFF	OFF
VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
3VALW	+3VALW always on power rail	ON	ON	ON*
3VALW_EC	+3VALW always to KBC	ON	ON	ON*
3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
3VS	+3VALW to +3VS power rail	ON	OFF	OFF
5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON
	RTC power	-	ON	_

Note: ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

PCH SM Bus address

Device	Address	
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b	
DDR DIMM0	1001 000Xb	
DDR DIMM2	1001 010Xb	
	SKU: USB30@ SKU: USB20@ A0@	OPTMIUS SKU: OPT@ Non-OPTMIUS SKU: NOPT@

BOM Config

UMA Only: BT@/3G@/USB30@/UMA@/UMAO@/NOPT@/A0@ OPTIMUS: BT@/3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@ DIS Only: BT@/3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@

VRAM BOM Config X76***BOL01: Samsung X76***BOL02:

VRAM P/N : Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P) Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V)

WWW.MANUALS.CLAN.SU

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	${\sf V_{AD_BID}}$ min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BTO Option Table

BTO Item	BOM Structure
UMA Only	UMAO@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3 G @
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@

EVT DVT PVT Pre-MP


BOARD ID Table


Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	


USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port
	UHCI0	0	USB/B (Right Side)
	OHCIO	1	USB/B (Right Side)
	UHCI1	2	USB 2.0 & USB3.0 Conn.
EHCI1	UHCI2	3	
Liicii		4	
		5	
	UHCI3	6	
	UNCIS	7	
	UHCI4		Mini Card 1(WLAN)
	011014	9	3G/B(WWAN)
EHCI2	UHCI5	10	Camera
211012		11	Mini Card 2(Reserved)
	UHCI6	12	SIM Card (3G/B)
	511010	13	Blue Tooth

Security Classification	ication Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Notes List	
AND TRADE SECRET INFORMA DEPARTMENT EXCEPT AS AUT	TION. THIS SHEET MAY NOT BE TRANSFE HORIZED BY COMPAL ELECTRONICS, INC	NG IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS CONFIDENTIAL I. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD IZED BY COMPAL LECTRONICS, INC. METHER THIS SHEET NOR THE INFORMATION IT CONTAINS TO ANY THIRD PARTY WITHOUT PRIOR WHITTEN CONSENT OF COMPAL LECTRONICS, INC. TO ANY THIRD PARTY WITHOUT PRIOR WHITTEN CONSENT OF COMPAL LECTRONICS, INC. THE PROPERTY WITHOUT PRIOR WHITTEN CONSENT OF COMPAL LECTRONICS, INC. THE PROPERTY WITHOUT PRIOR WHITTEN CONSENT OF COMPALE LECTRONICS, INC.			












CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x 1: Normal Operation; Lane # definition matches socket pin map definition • 0:Lane Reversed



Display Port Presence Strap CFG4 * 1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port





PCIE Port	t Bifurcation Straps
	*11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG[6:5]	10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
	00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFE	R TRAINING
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training


Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title PROCESSOR(4/7) RSVD CEC	\Box
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED PROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD MAY BE USED BY CONFIDENCE OF THE CONFIDENCE OF THE COMPANIES OF THE COMPANIES OF THE CONFIDENCE OF THE CONF				Rev 0.1	
MAY BE USED BY OR DIS	SLOSED TO ANY THIRD PARTY WITHOUT PRI	Date: Friday August 27 2010 Sheet 7 of 59	_		











Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	Date 2010/08/11 Deciphered Date 2011/08/11			PROCESSOR(7/7) VSS	
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	PRAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFERE ITHORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PRI	Size Document Number Custom P5 WEO M/B LA-6901P Schematic Date: Friday August 27, 2010 Sheet 10 of	Rev 0.1		



















_							
	Security Classification	urity Classification Compal Secret Data				Compal Electronics, Inc.	T
	Issued Date	d Date 2010/08/11 Deciphered Date 2011/08/11 Title				T	
	AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	RAWING IS THE PROPRIETARY PROPERTY OF ATION. THIS SHEET MAY NOT BE TRANSFEI THORIZED BY COMPAL ELECTRONICS, INC. OSED TO ANY THIRD PARTY WITHOUT PI	RED FROM THE CUSTODY OF THE NEITHER THIS SHEET NOR THE	HE COMPETENT DIVISION OF R&D E INFORMATION IT CONTAINS	Size Custor	PCH (4/9) LVDS, CRT, DP, HDMI Document Number PSWE0 M/B LA-6901P Schematic Pfdkw, Vuoust 27, 2010 Sheet 16 of 59	




























+VGA_CORE +VGA_CORE Under GPU 41020mA VDD_51
VDD_52
VDD_53
VDD_56
VDD_61
VDD_61
VDD_61
VDD_61
VDD_61
VDD_62
VDD_61
VDD_62
VDD_62
VDD_63
VDD_63
VDD_63
VDD_64
VDD_71
VDD_71
VDD_71
VDD_71
VDD_71
VDD_71
VDD_72
VDD_73
VDD_73
VDD_73
VDD_74
VDD_74
VDD_76
VDD_76
VDD_76
VDD_76
VDD_76
VDD_76
VDD_77
VD Part 7 of 7 P23 P25 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 VDD_1 VDD_2 VDD_3 VDD_6 VDD_7 VDD_8 POWE VDD_24 VDD_25 VDD_26 VDD_27 VDD_28 VDD_29 VDD_30 VDD_31 VDD_34 VDD_34 VDD_35 VDD_38 VDD_39 VDD_39 VDD_41 VDD_42 VDD_42 VDD_42 VDD_43 VDD_42 VDD_42 VDD_42 VDD_44 VDD_44 VDD_45 VDD_45 VDD_46 VDD_46 VDD_47 Put Under GPU +VGA_CORE D2E_2.5VM_R6M DIS@ C595 • VDD_46 VDD_47 VDD_48 VDD_50 VDD_51 VDD_52 VDD_53 VDD_54 VDD_55 N12P-GV1-A1_BGA973 DIS@




VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB




Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CSO_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH




VRAM DDR3 chips (1GB)

WWW.MANUALS.CLAN.SU

64Mx16 DDR3 *8==>1GB



	LOW	HIGH
Not Available		
CMD30	RAS*	RAS*
CMD29	A10	A10
CMD28	A12	A12
CMD27	BA1	BA1
CMD26	BA2	BA2
CMD25	A3	A3
CMD24	A5	A5
CMD23	A11	A11
CMD22	A6	A6
CMD21	A8	A8
CMD20	A13	A13
CMD19		CKE_H
CMD18		ODT_H
CMD17		
CMD16		CSO_H#
CMD15	CAS*	CAS*
CMD14	A15	A15
CMD13	WE*	WE*
CMD12	BA0	BA0
CMD11	A1	A1
CMD10	A4	A4
CMD9	A0	A0
CMD8	A2	A2
CMD7	Α7	A7
CMD6	A9	A9
CMD5	RST	RST
CMD4	A14	A14
CMD3	CKE	
CMD2	ODT_L	
CMD1		
CMD0	CSO_L#	






±3VS0

LCD/LED PANEL Conn.


Compal Electronics, Inc.

LVDS Connector

Size | Document Number | Custom P5WE0 M/B LA-6901P Schematic



WWW.MANUALS.CLAN.SU





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPALELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPALELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALELECTRONICS, INC.

2010/08/11

Compal Secret Data

Security Classification







WWW.MANUALS.CLAN.SU


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DINISON OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. METHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


SATA HDD1 Conn.







SATA ODD Conn.










Security Classification	Compal Secret Data			Compal Electronics, Inc.
Issued Date	2010/08/11 Deciphered Date 2011/08/11			HDD & ODD Connector
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	DRAWING IS THE PROPRIETARY PROPERTY OF CO IATION. THIS SHEET MAY NOT BE TRANSFERE ITHORIZED BY COMPAL ELECTRONICS, INC. N OSED TO ANY THIRD PARTY WITHOUT PRI	Size Document Number Custom P5WE0 M/B LA-6901P Schematic Date: Friday August 27, 2010 Sheet 34 of 59		






Card Reader Connector









Security Classification | Compal Secret Data | Compal Electronics, Inc. |

Issued Date | 2010/08/11 | Deciphered Date | 2011/08/11 |


This sheet of Engineering Drawing is the PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISECUSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





USB3.0 Conn.





USB/B Conn.


















Security Classifica	ion C		Compal Electronics, Inc.			
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	FAN & Screw Hole	
	RING DRAWING IS THE PROPRIETARY PROPERTY O			Size I Do	cument Number	Rev
DEPARTMENT EXCEP	FORMATION. THIS SHEET MAY NOT BE TRANSFI AS AUTHORIZED BY COMPAL ELECTRONICS, IN DISCLOSED TO ANY THIRD PARTY WITHOUT I	Custom	P5WE0 M/B LA-6901P Schematic	0.1		






R197

0_0603_5%

+5VALW PCH

+5VALW



WWW.MANUALS.CLAN.SU

SSM3K7002F_SC59-3


_C463 =0.1U_0603_25V7K


DMN66D0LDW-7_SOT363-6


Q25A DMN66D0LDW-7_SOT363-6


DC Interface Size Document Number
Custom P5WE0 M/B LA-6901P Schematic


Compal Electronics, Inc. Security Classification Compal Secret Data 2010/08/11 2011/08/11 Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIND PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.































Versi	Page 1 of 1 Version change list (P.I.R. List) for PWR										
tem	Fixed Issue	Reason for change	Rev.	P <i>G#</i>	Modify List	Date	Phase				
1	Shut down for PWM3 pin floating	IF the PWM3 no used, please pull high it for +5VS and not floating	0.1	P.55	(1)Add PR638(0_0603_5%) between PWM3 and +5VS (2)connect the ISNG to +5VS	2010-03-29	DVT				
2	OVP problem with PWR and HW side	If the HW side is OV, through the jumper will cause the sense pin to over the votage setting and it may happen OVP problem.	0.1	P.55	Change the +VGFX_CORE to +VGFX_COREP	2010-03-29	DVT				
							4				
3											
							_				
					COMPAL ELECTRON	ICS					
	WWW.MAN	UALS.CLAN.SU		3	Title <title> PIR POWER1 Size Document Number A PAW00 (LA-6361P) Date: Friday, August 27, 2010 Sh</td><td>neet 55 of</td><td>Rev
0 . 1</td></tr></tbody></table></title>						





	Security Classification	Corr	pal Secret Data			Compal Electronics, Inc.	
[Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	Down someone	
	AND TRADE SECRET INFORMATION OF THE SECRET I	RAWING IS THE PROPRIETARY PROPERTY OF CO ATION. THIS SHEET MAY NOT BE TRANSFERE THORIZED BY COMPAL ELECTRONICS, INC. N DSED TO ANY THIRD PARTY WITHOUT PRIC	Size Custon	Power sequence Document Number PSWE M/B LA-6901P Schematic	Rev 0.1		

					on Change List (P.	I. R. List)		Рад	e 1				l
Item	Page#	Title	Date	Request Owner	Issue Des	scription				Solution I) escription		Rev.
			-										
			-										
			-										
			-										
							. = = = = = +						
			-	+									
				†									
													
						Security Classification	0040/00/44		al Secret Data	0044/00/44	Con	npal Ele	ectronics, Inc.
	 	WW.MANU	AISCI	ANISII		ISSUED DATE THIS SHEET OF ENGINEERING DRAW AND TRADE SECRET INFORMATK DEPARTMENT EXCEPT AS AUTHO MAY BE USED BY OR DISCLOSE	2010/08/11 WING IS THE PROPRIETAL ON, THIS SHEET MAY NO ORIZED BY COMPAL ELE		Deciphered Date PAL ELECTRONICS, INC. AND CO FROM THE CUSTODY OF THE O THER THIS SHEET NOR THE IN	2011/08/11 NTAINS CONFIDENTIAL COMPETENT DIVISION OF R&D FORMATION IT CONTAINS	Size Document	EE P.I t Number EO M/B L	

					n Change List (P. 1	.R.List)	Ф	age 1			
Item	Page#	Title	Date	Request Owner	Issue Des	cription			Solution Descr	iption	Rev.
						Security Classification		Compal Secret Data		Compal Ele	ctronics, Inc.
		WW.MANU	AIS CI	ANSII		Issued Date THIS SHEET OF ENGINEERING DRAWING IS AND TRADE SECRET INFORMATION. TH DEPARTMENT EXCEPT AS AUTHORIZED MAY BE USED BY OR DISCLOSED TO	2010/08/11 THE PROPRIETARY PROPERTY S SHEET MAY NOT BE TRANS BY COMPAL ELECTRONICS, I	Deciphered Date OF COMPAL ELECTRONICS, INC. AND CO FERED FROM THE CUSTODY OF THE INC. NEITHER THIS SHEET NOR THE INC. NEITHER THIS SHEET NOR THE INC.	2011/08/11 NTAINS CONFIDENTIAL COMPETENT DIVISION OF R&D FORMATION IT CONTAINS ABAL ELECTRONICS INC.	Size Document Number Custom P5WE0 M/B I	