

Compal Confidential


PEW76 Schematics Document


AMD Danube
Champlain Processor with RS880M/SB820/Madison VGA

2010-06-07

LA5911P REV: 1.0

Security Classification	· ·				Compal Elec	tronics	s, In	C.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC.	MDA	E01	1		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY F	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDER	TEAN.	Document Number	IVID A	<u> </u>	<u> </u>	_	Rev
DEPARTMENT EXCEPT AS	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE OWNETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPAL ELECTRONICS. INC.									Ď
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOU	I PRIOR WRITTEN CONSEN	IT OF COMPAL ELECTRONICS, INC.	Date:	Tuesday, September 14, 2010	Sheet	1	of	55	





Security Classification	Com	pal Secret Data			Compal Electronics, Inc.	
Issued Date	2005/10/10	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911	
DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY NOT BE TRA	NSFERED FROM THE CUS S, INC. NEITHER THIS SHEE	I NOR THE INFORMATION IT CONTAINS	Size Custorr Date:	Document Number	 Rev D

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1	.1V)ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VG	A ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note: ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001 011X b	16H	ADI ADM1032 (CPU)	1001 100X b	98H
			GMT G781-1 (GPU)	1001 101X b	9AH
			SB-Temp Sensor		98H

SB820 SM Bus 0 address

SB820

SM Bus 1 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2		
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		
Mini card				

SIGNAL STATE SLP S1# SLP S3# SLP S4# SLP S5# +VALW +VS Clock нісн HIGH HIGH HIGH ON Full ON ON ON ON S1(Power On Suspend) LOW HIGH HIGH HIGH ON ON ON LOW S3 (Suspend to RAM) LOW LOW HIGH HIGH ON ON OFF OFF S4 (Suspend to Disk) LOW LOW LOW HIGH ON OFF OFF OFF S5 (Soft OFF) LOW LOW LOW LOW OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	$V_{\mathtt{AD_BID}}$ min	V _{AD_BID} typ	V_{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	
1	No USB Patch
2	Capilano w/ USB patch
3	
4	
5	
6	
7	Add USB patch

--For SSID define

Project ID Table --For TSI thermal math

Board ID	PCB Revision
0	NEW75/85/95
1	PEW76/86/96
2	PEW56
3	
4	
5	
6	
7	

BTO Option Table

BTO Item	BOM Structure

EXT CLKGEN

PowerXpress SKU(Madison): 3G@/BT@/UMA@/ VGA@/SG@/EXT@/EXTPW@/VB@/MAD@

PowerXpress SKU(Park): DIS ONLY:(Park)

3G @/BT @/UMA @/ VGA @/SG @/EXT @/EXTPW @/VB @/PARK @ 3G @/BT @/DISO @/ VGA @/EXT @/EXTPW @/PARK@

3G @/BT @/UMA @/ UMAO @/EXT @/VB @

UMA only SKU:


INT CLKGEN


BOM Config


PowerXpress SKU(Madison):3G @/BT @/UMA @/VGA @/SG @/INT @/VB @/MAD @ PowerXpress SKU(Park): 3G@/BT@/UMA@/VGA@/SG@/INT@/VB@/PARK@

DIS ONLY(PARK): 3G @/BT @/DISO @/VGA @/INT @/PARK@ UMA only SKU: 3G@/BT@/UMA@/UMAO@/INT@/VB@


Security Classification	00004000				Compal Electronics, Ir	ıc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A591	1	
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PI PRMATION. THIS SHEET MAY NOT BE TR. BAUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SHI	ECTRONICS, INC. AND CONTAINS CONFIDER STODY OF THE COMPETENT DIVISION OF R BET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.	B B	Document Number 401827	of t	Rev D











Processor DDR3 Memory Interface JCPU1C <11> DDRB SDQ[63..0] DDRA SDQ[63..0] <10> MA_DATA0 MA_DATA1 MA_DATA2 MA_DATA3 MA_DATA4 G12 F12 A11 A11 A14 B14 B14 MB_DATA2 MB_DATA3 MB_DATA4 MB_DATA4 H14 G14 H11 H12 C13 E13 MA DATAS 1K 0402 D12 MB_DATA5 DDRA SDQ MA_DATA6 MA_DATA7 A13 A15 H15 MB DATA8 MA DATA8 MEM VRE Δ16 E15 MB_DATA9 MB_DATA10 MB_DATA11 MA_DATA9 MA_DATA10 MA_DATA11 DDRA_SDQ1 DDRA_SDQ1 A19 DDRB_SDQ1 A20 H17 C14 F14 DDRA_SDQ1 D14 MB_DATA12 C18 MB_DATA14 D18 MB_DATA14 MR DATA11 MA DATA12 누요聱 1K 0402 1% C 0405 MA_DATA13 MA_DATA14 G17 MB_DATA15 MA DATA15 G18 C19 MR DATA16 MA DATA16 A21 D24 MB_DATA17 MB_DATA18 MA_DATA16 MA_DATA17 MA_DATA18 D22 E20 C25 MR DATA19 MA_DATA19 MA_DATA20 MA_DATA21 B20 C20 F18 F18 MB_DATA20 MB_DATA21 B24 B22 MR DATASS MA DATA22 C23 F20 F22 MB_DATA23 MA_DATA23 MA_DATA24 MA_DATA25 MB_DATA24 MB_DATA25 F24 H24 J19 E21 G25 MR DATASE MA DATA26 G26 C26 MA_DATA27 MA_DATA28 MB_DATAS DDRA SDC DDRA SDC DDRA SDC D26 F22 MB_DATA29 MA DATA29 H20 H22 Y24 AB24 MB_DATA30 MB_DATA31 MB_DATA32 MA_DATA30 MA_DATA31 MA_DATA32 +1.5V +CPU VDDR +CPU VDDR DDRB_SDQ3 G24 DDRA SDQ3 CPU1B AA24 VDDR: DDR3 under 1033MHz Place them 1.5A ΔΔ23 MB_DATA33 MA DATA33 AD24 AE24 AB22 AA21 close to CPU set to 0.9V to save power VDDR1 MEM:CMD/CTRL/CLX/DDR5 MB_DATAS MA_DATA34 MA_DATA35 R368 within 1" AC10 B10 ΔR10 ΔΔ26 W22 /DDR3 VDDR7 MB DATA36 MA DATA36 0 0402 5% AA25 AD26 AE25 W21 Y22 AA22 AD10 VDDR4 VDDB MB DATAS MA DATA37 R4 39.2 0402 1% MB_DATA38 MA_DATA38 MA_DATA38 MEMZP AF10 MEMZN AF10 MEMZP MB DATA39 VTT SENSE Y20 AA20 AA18 AB18 Y10 → PAD T1 AC22 R5 39 2 0402 1% MEMZN VDDR SENSE MB DATA40 MA DATA40 MA_DATA41 MA_DATA42 MB_DATA41 C588 MEM_MA_RST# MEM_VREF W17 H16 AF20 <10> MEM_MA_RST# MA_RESET_L MEMVRE AF20 MR DATA41 MA DATA43 AB18 AB21 AD21 AD19 Y18 10U_0805_10V4Z MEM MB RST# AF24 AF23 MA0_ODT0 MA0_ODT1 MA1_ODT0 MA_DATA44 MA_DATA45 MA_DATA46 <10> DDRA ODTO MB RESET MEM MB RST# <11> MR DATA4 <10> DDRA_ODT1 V22 MB_DATA45 MB_DATA46 × U21 × V19 AC20 MB0 ODT0 W23 AD20 MB0_ODT1 MB1_ODT0 MA1 ODT1 DDRB ODT1 <11> MR DATA47 ΜΑ ΠΑΤΑ47 DDRA SDO DDRA SDO DDRA SDO DDRA SDO AD18 AE18 AD17 W16 MA_DATA48 MA_DATA49 MR DATA4 MB_DATA49 1119 V26 DDRB_SCS0# <11> DDRB_SCS1# <11> AC:14 W14 MA0_CS_L1 MA1_CS_L0 MA1_CS_L1 MB0 CS I W14 Y14 Y17 AB17 AB15 AD15 AB13 AD13 Y12 W11 AB14 MB_DATA50 MA DATA50 × U20 × V20 W25 U22 AD14 AF19 MB0_CS_L1 MB1_CS_L0 MB_DATA51 MB_DATA52 MA_DATA51 MA_DATA52 MA_DATA53 DDRA_SDQ AC18 MB_DATA53 AF16 <10> DDRA CKE0 DDRB_CKE0 <11> DDRB_CKE1 <11> MA CKEO MB CKE0 MB DATA54 MA DATA54 AF15 AF13 H26 <10> DDRA CKE1 MA_CKE1 MB_DATA55 MA_DATA55 MA_DATA56 <10> DDRA CLK0 MA CLK H5 AC12 MB DATA57 MA DATA57 N19 N20 × E16 × F16 × Y16 × AA16 R22 A17 AB11 MA_CLK_L5 MA_CLK_H1 MB_CLK_L5 MB_CLK_H1 <10> DDRA CLK0# DDRB CLK0# ~11> MR DATASE MA DATA58 MB_DATA59 MA_DATA59 DDRA_SDQ6 DDRA_SDQ6 DDRA_SDQ6 A18 (AF14 MA CLK L1 MB CLK L1 MB DATA60 MA DATA60 AF18 AF17 R26 AF14 MB_DATA60 AF11 MB_DATA62 AA14 AB12 AA12 MA CLK H7 MB_CLK_L MA DATA61 MB_DATA62 MB_DATA63 MA_DATA62 MA_DATA63 <10> DDRA_CLK1 <10> DDRA_CLK1# `P19 DDRB_CLK1 <11> DDRB_CLK1# <11> <11> DDRB_SDM[7..0] AD11 MA CLK H4 MB CLK H DDRA_SDM[7..0] <10> MA CIKIA MR CLK L DDRA SDM0 DDRA SDM1 DDRA SDM2 DDRA SDM3 DDRA SDM4 DDRA SDM5 DDRA SDM6 <10> DDRA SMA[15.0] DDRB SMA0 DDRB SMA1 DDRB SMA2 DDRB SMA3 DDRB SMA4 DDRB SMA5 DDRB SMA6 DDRB SMA7 DDRB_SMA[15..0] <11> MR DM0 MA DMO B16 MA_ADD0 MB_ADD0 MB_DM1 MB_DM2 MA_DM1 MA_DM2 C15 E19 M20 N24 A22 MA ADD1 MB ADD1 N22 F25 F24 MA_ADD2 MR ADD2 MR_DM3 MA DM3 M19 AB26 MB_ADD3 N23 MB_ADD4 N26 MB_ADD5 N25 MB_ADD6 N25 MB_ADD7 M26 MB_ADD8 K26 MA_ADD3 MB_DM4 MA_DM4 DRA SMAA M22 AF22 MA_DM5 DDRA SMA4 DDRA SMA5 DDRA SMA6 DDRA SMA7 MA ADD4 MB DM 1.20 AC16 ΔR16 MA ADD5 MB DM6 MA DM6 MA_ADD6 MA_ADD7 MB_DM7 MA_DM7 L21 L19 <11> DDRB_SDQS0 MB DOS HO MA_DQS_H0 MA ADD8 MA_DQS_L0 MA_DQS_L1 MA_DQS_L1 MA_DQS_L1 MA_DQS_L1 MA_DQS_L1 MB_ADD8 MB_ADD9 MB_ADD10 MB_ADD11 L26 L26 K22 R21 B12 DDRA_SDQS0# <10> DDRA_SDQS1 <10> MA_ADD9 <11> DDRB SDQS0# B12 MB_DQS_L0 D16 MB_DQS_H1 C16 MB_DQS_L1 MA_ADD10 <11> DDRB SDQS1 DDRA_SDQS1 <10> DDRA_SDQS1# <10> DDRA_SDQS2 <10> L22 K20 1 25 Δ24 <11> DDRB SDQS2 MA_ADD12 MB ADD12 MB DOS H MA DOS H2 MB_ADD12 W24 MA_DQS_L2 MA_DQS_H3 MA_ADD13 <11> DDRR SDOS2# DDRB SDQS3# DDRB SDQS3# DDRB SDQS4 DDRB SDQS4# MB DOS 12 SDDRA SDOS2# <105 <11> DDRB_SDQS2# <11> DDRB_SDQS3# DDRA_SDQS2# <10> DDRA_SDQS3 <10> DDRA_SDQS3# <10> K24 MA_ADD14 MB_ADD14 F26 MB_DQS_H3 G22 K19 .124 F26 G21 MA ADD15 MB ADD15 MB DQS L3 MA_DQS_L3 MA_DQS_H4 MA_DQS_L4 MA_DQS_L4 MA_DQS_H5 MA_DQS_H5 AB20 MA DQS L3 <11> DDRB SDQS4 MB DOS HA >DDRA_SDOS4_<10> AC26 DDRA SDQS4 DDRA_SDQS4 <10> DDRA_SDQS4# <10> DDRA_SDQS5# <10> DDRA_SDQS5# <10> DDRA_SDQS5# <10> DDRA_SDQS6# <10> DDRA_SDQS6# <10> DDRA_SDQS6# <10> DDRA_SDQS6# <10> DDRA_SDQS6# <10> DDRA_SDQS7# <10> DDRA_SDQS7# <10> <10> DDRA_SBS0# <10> DDRA_SBS1# MB_BANK0 INDER SESO# -11-<11> DDRB SDQS4# R23 MB_BANK1 U26 .AF21 MA BANK1 MB DQS H5 AF22 <11> DDRB SDQS5# MA BANK2 MR RANKS DDRB_SBS2# <115 MR DOS 15 MA DOS 15 AF16 MB_DQS_H6 MB_DQS_L6 MA_DQS_L6 MA_DQS_L6 <11> DDRB SDQS6 DDRA_SRAS# DDRA_SCAS# DDRA_SWE# AD16 W15 <10> DDRA_SRAS# <10> DDRA_SCAS# <10> DDRA_SWE# <11> DDRB_SDQS6# <11> DDRB_SDQS7 DDRB_SCAS# <11> DDRB_SCAS# <11> DDRB_SWE# <11> 1124 AF12 W12 MA CAS MB CAS MB DQS H MA DQS H7 AF12 MA WE I MR WE <11> DDRB SDQS7# MB DQS L7 MA DQS L7 FOX_PZ6382A-284S-41F_Champlia FOX_PZ6382A-284S-41F_Champlian Compal Electronics, Inc. Security Classification Compal Secret Data 2008/10/06 2010/03/12 Deciphered Date SCHEMATIC, MB A5911 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE AND TRADE SCENE INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPTENT DIVISION OF FALCE OF THE PROPERTY OF THE INFORMATION. THIS SHEET HOR THE INFORMATION TO CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIS PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev D 401827 Tuesday, September 14, 2010 Sheet 7

































Security Classification					Compal Electronics, Inc.		
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911		
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY RMATION. THIS SHEET MAY NOT BE 1 AUTHORIZED BY COMPAL ELECTROI LOSED TO ANY THIRD PARTY WITHO	IICS, INC. NEITHER THIS SH	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS NT OF COMPAL ELECTRONICS, INC.	NTAL R&DZe Cusi	Document Number Document N	55	ev D





Park only support single channel memory (channel B only)





Security Classification	0000744		tion Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Title	SCHEMATIC.	MD AE011			
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONIC	S, INC. NEITHER THIS SHE	EET NOR THE INFORMATION IT CONTAINS	Document Number Custom 401827 Date: Tuesday, Septe		17 of 55	Rev D		


































Security Classification	Con	npal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PI	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDER	152e	Document Number	Re	Rev
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SHE	ET NOR THE INFORMATION IT CONTAINS	Cust	^m 401827		D
MENT BE COLD BY ON BIOC	COOLD TO ANT THIRD TAKET WITHOUT	THOR WITH TEN CONCEN	in or dome the electrication, inc.	Date:	Tuesday, September 14, 2010 Sheet 28 of	55	



REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LCP_CLK1	GPIO200 GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE	L,H = LPC ROM (Default L,NC) L,L = FWH ROM




DEBUG STRAPSSB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]

	\setminus	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH		USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL		BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


Check AD29, AD28 strap function

check default




Security Classification	Con	npal Secret Data			Compal Electronics, Inc.			1
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911			1
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF FET NOR THE INFORMATION IT CONTAINS	NTSDe	Document Number		Rev	4
	DRMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT			Cust	401827		Ď	
MAT BE OSED BY ON DISC	SCOOLD TO ANT THIND PARTT WITHOUT	FRIOR WINTIER CONSE	41 OF COMPAL LELCTROMICS, INC.	Date:	Tuesday Sentember 1/ 2010 ISheet 20	of 55	•	┥.


SATA HDD Conn.




SATA ODD Conn.




Security Classification	0000000				Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PR	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDE	150	Document Number	Rev
DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT	S, INC. NEITHER THIS SHI	EET NOR THE INFORMATION IT CONTAINS	B	401827	Ď
				Date:	Tuesday, September 14, 2010 Sheet 31 of	55






LAN Connector





Security Classification	Con	npal Secret Data			Compal Electr	onics	s, Ind	Э.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC. N	AD A	E01:	1		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PR	OPERTY OF COMPAL ELEC	CTRONICS, INC. AND CONTAINS CONFIDENT TODY OF THE COMPETENT DIVISION OF RE	Size	Document Number	VID A	<u> </u>	!	Re	ev
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONIC ELOSED TO ANY THIRD PARTY WITHOUT	S, INC. NEITHER THIS SHE	ET NOR THE INFORMATION IT CONTAINS	В	401827					D
WAT BE USED BT OR DISC	LOSED TO ANT THIRD PARTY WITHOUT	PRIOR WRITTEN CONSEN	I OF COMPAL ELECTRONICS, INC.	Date:	Tuesday Sentember 14, 2010	Sheet	33	of !	55	-

Mini-Express Card for WLAN




Security Classification	Cor	npal Secret Data			Compal Electronics	, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A	E011		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F	N Size	Document Number	911	F	Rev
DEPARTMENT EXCEPT AS		CS, INC. NEITHER THIS SHI	EET NOR THE INFORMATION IT CONTAINS	В	401827			D
MENT BE COLD BY ON BIOC	LOOLD TO THE THIRD THE THIRD	i i i i i i i i i i i i i i i i i i i	TO COME ALL LLLOTTIONSOO, STO.	Date:	Tuesday Sentember 14, 2010 ISheet	34 of	55	-







To USB/B Connector





To CardReader/B Connector




To 3G Module Connect









Security Classification	Cor	npal Secret Data	Compal Electronics, Inc.			
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY F	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF	N Size	Document Number	Rev
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONI LOSED TO ANY THIRD PARTY WITHOU	CS, INC. NEITHER THIS SHE	EET NOR THE INFORMATION IT CONTAINS	В	401827	D






ON/OFF switch **Power Button**


PX MODE SELECT CONTROL <AMD Suggestion>







	PX_EN#	AUXON EDP_DISABLED	I2C_DATA EDP_ENABLED	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	x	х	О	IGP(LVDS,EDP,VGA,DP)
VGA only mode	1	х	х	1	VGA(LVDS,EDP,CRT,DP)
PX (MUXED)	0	0/1	0/1	1	VGA/IGP(CRT, LVDS, EDP); MXM(DP)
PX (MUXLESS)	0	х	х	0	IGP(LVDS,EDP,CRT,DP)


VGA Power ON Circuit







Security Classification	Con	npal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDEN	'\$12e	Document Number	Rev
DEPARTMENT EXCEPT AS		S, INC. NEITHER THIS SHI	ET NOR THE INFORMATION IT CONTAINS	В	401827	D







FAN1 Conn







Security Classification Compal Secret Data Issued Date 2008/10/06 Deciphered Date 2010/03/12 Title				Compal Electronics, Inc.			
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911		
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF I	Size		R	Rev
DEPARTMENT EXCEPT AS		S, INC. NEITHER THIS SHI	EET NOR THE INFORMATION IT CONTAINS		401827		D







PH1 under CPU botten side : CPU thermal protection at 92 degree C Recovery at 56 degree C










Security Classification					Compal Electronics, Inc.		
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	SCHEMATIC. MB A5911		
THIS SHEET OF ENGINEER AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY P RMATION. THIS SHEET MAY NOT BE TR AUTHORIZED BY COMPAL ELECTRONIC	TIAL SIZE Cust	Document Number	-	Rev D		
	CLOSED TO ANY THIRD PARTY WITHOUT			Date	Tuesday Sentember 14 2010 Sheet 44 of	55	





September 14, 2010














2008/08/10

Compal Secret Data

Deciphered Date

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF READ'S DOCUMENT NUMBER OF THE COMPETENT DIVISION OF THE

2010/03/12

Security Classification


Issued Date


Compal Electronics, Inc.

401827

SCHEMATIC, MB A5911

Rev D





Version change list (P.I.R. List)

Page 1 of 2 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
	11/04 13340	Tedason for change	ICV.	10//	Mounty List	Date	Thuse
1 hi	D 2 switch mos and remove 2 pull gh resistance to modify VGA_CORE itch level	Before modify to fault, we recognize that VGAPWRSEL pin is open drain state. But after check with AMD AE regoer to clear the foul that VGAPWRSEL pin has driviing ability.so i take away 2 pull high resistance and add 2 switch mos to modify the switch level.	0.1	1 1 1 52 1	ADD PQ60 and PQ61 remove PR212(10K,0402) and PR213(10K.0402)	2009/08/21	EVT_NEW75
2 F	change thermister , tune PH1 crotection and recovery set point	change thermister from 150K to 100K	0.1	44 44	thermister part number SL200000V00 and PR28 change to 21K, PR30 change to 9.53K	2009/08/27	
3 A	add GPU voltagr sence net	Cause GPU have GCORE_SEN and FB_GND pin so power add receive net.	0.1	51	ADD GCORE_SEN and FB_GND net, also add PR296(0_0402_1%), PR297(10_0402_5%) and PR298(0_0402_5%)	2009/09/04	- · EVT_NEW75
4	change DC-IN connector part number	to meet pin definition	 0.1 		change part number is SP020908120	2009/09/10	- · EVT_NEW75
5	change reistance PR81 value	Cause meet battery Ki value setting from 1.106 to 0.7224. change PR81 from 154K(0402_1%) to 80.6K(0402_1%)	0.1	 46 	change resistance PR81 value from 154K to 80.6K	2009/09/22	- · EVT_NEW75
6 ^A	ADD switch circuit for 1.05V	Cause follow AMD electrcial sheet, VDDIO/ VDDR voltage setting procedure. AMD processor will switch between 1.05V and 0.9V by VDDIO and VDDR	0.1	1 48	ADD PR161 (165K_0402_1%), Q58,PR152(10K_0402_5%),PR160(10K_0402_5%), PC131(0.1U_25V6) , change PR161 value from 100K to 249K, and ADD enable net name -VDDR_SW	2009/09/22	- · EVT_NEW75
7	change resistance size	cause for component de-rating . Prevent the component break down when inrush current happen.	0.1	1 1 46 1	change PR61 from (0.02_1206_1%) to (0.02_2512_1%)	2009/10/06	EVT_NEW75
8	Modify VGA_CORE mapping table.	cause ATI change power play voltage, so change the table value.	0.1	51	change PR198 from 9.76_0402_1% to 9.53_0402_1%, PR197 from 37.4_0402_1% to 64.9_0402_1% and PR201 from 17.8_0402_1% to 31.6_0402_1%	2009/10/06	- · EVT_NEW75
9	Change 1.0VSGP enable RC value	Prevent LDO can't turn off when it should turn off	0.1 0.1		Change PR173 from 100K_0402_5% to 10K_0402_5%, PC146 from 0.1u_0402 to 1u_0402	2009/10/15	- · EVT_NEW75
10	Change lowside MOS of VGA_CORE	Cause light load efficiency result is fail, and we get result after discuss FAE. The reason is lowside mos Rdson too less and IC will detect not very sensitive	0.1	 51 	Change PQ39 and PQ40 from TPCA8028(SB00000GL00) to A04456(SB000009F80)	2009/11/19	EVT_NEW75
11	Change 3/5Valw boost resistance value	 	 0.1 		Change PR40 and PR47 from 0_0603_5% to 2.2_0603_5%(SD013220B80)	2009/11/19	- · EVT_NEW75
12	ADD two capacity	For EMI request	 0.1 	52	Add pc219 and pc220 are both S CER CAP 1000P 50V K X7R 0402	2009/11/23	 EVT_NEW75 !
13	ADD three resistance	Cause madison and park need different voltage switch level so add different resistance value for the problem.	0.1	 51 	Add PR197(68.1K_0402_1%) , PR198 (9.53K_0402_1%) and PR201 (31.6K_0402_1%)	2009/11/23	 EVT_NEW75
14	Change chock	Cause A phase put wrong chock		137,39,40	Change PL9 from SH00000FK00 to SH000009Q00	2009/11/23	

Issued Date 2007/09/20 Deciphered Date 2008/09/20 Title SCHEMATIC, MB A50 AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT Number 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT Number 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT Number 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 1 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 2 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 2 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 2 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 2 CUSTODY OF THE COMPETENT DIVISION OF RAD25 DOCUMENT NUMBER 2 CUSTODY OF THE	4.4
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE. 13	
	Rev
AND TRADE SECRET INFORMATION. THIS SHEEL MAY NOT BE IT HANSFERED FROM THE CUSTODY OF THE COMPTLETENT DIVISION OF PRODUCE THE COMPANIES OF THE PROPERTY OF THE COMPTLETENT DIVISION OF PRODUCE THE PROPERTY OF	D

Version change list (P.I.R. List)

DVT Stage

- 1. remove Y4 related
- 2. add a bead on +VDDA11PCIE ---ok (add L28)
- 3. use 6mohm MOS on +1.1VS ---ok (U38, U37)
- 4. +1.1VALW vlotage level --check PW rail
- 5. check EC sequence (syson/vga_on) --ok
- 6. VRAM ID --ok
- 7. VRAM_RST circuit -- check slew rate
- 8. 3G module circuit update --ok
- 9. EC 500K circuit --ok
- 10. MEMZN circuit (Oohm/10uF) --ok
- 11. check GBE PU/PD --ok
- 12. check capacitor size
- 13. TXC crystal value --ok (change X1, Y2), Y5
- 14. internal clock circuit --ok
- 15. ADD VGAPWR_ON --ok, INT_VGAPWR_ON
- 16. define PX_FN/CLK_MODE strap pin --ok
- 17. define CLK_REQ for internal CLKREQ --ok
- 18. change 4.7u_0805 type --ok
- 19. BOM change for SG --ok
- 20. add VGAPWR_ON for SG&int clock use --ok
- 21. add PJ25 --ok
- 22. LED1/3 680ohm, LED2/4 3.9Kohm --ok
- 23. add MUXLESS strap --ok (R521, R612)
- 24. add LPW planel feature --ok (LOCAL_DIM /
- COLOY_ENG_EN)
- 25. EC version control--ok (R529, R528)
- 26. WiMAX LED combine circuit --ok (R530, R531, D47)
- 27. change INT_VGAPWR_ON to EC_pin91 --ok
- 28. add VB function --ok (R533, R532)
- 29. Add R534, R535, R536 for layout --ok
- 30. change Y5 to 33p cap
- 31. pop ESD diode --ok
- 32. set T25 to BH for main --ok
- 33. Define Board file ID for SW req. --ok

For PEW change list

- 1. Change Strap/PID/BID for SW
- 2. Change EC version to EO
- 3. Change thermal sensor to SB-TSI
- 4. Define 8L_6L_UMA strap on SB
- 5. Change EC version to D3 06/29

PVT Stage	
1. un-pop D39,D41	p. 40
2. pop D27	p. 39
3. un-pop Q73,Q74,Q75,Q70,R500,R502	p. 38
4. Change R470 to 8.2K	p. 36
5. Change R600, R510, R489 to 100K	p. 22/p. 42
6. Change C847 to 0.1u	p. 22
7. Change C739,C740 to 15p	p. 36
8. Change LED resistance R477,R499 change to 2.2K	p. 37
9. Change R611 to 33K	p. 42
10. Change HDMI_HPD PU from +3VSG to +3VS	p. 24
11. Change C957,C971 to 0.47u_0603	p. 40
12. Remove VGA option solution	
unpop R147,R420,R421,R248 pop R161	p. 16/p. 22/p. 17
13. Pop R595,R596,Q49,Q48 change R595 to 300k	p.42
14. Change LED1, LED3 to SC591NB5A30	p. 37
15. Change Q5, Q26 to SB00000DH00	p.16/p.37
- 16Change-C468~€475-to-MAD@	p.20
17. Change C305, C306 to 0603 size	p. 18
18. Change LED control circuit, Pop R537,R457	p. 34/p. 35
19. Update AMP GAIN to 10dB	p. 40
20. Change C11,C56,C723 to SGA00002N80	p.8/p.9/p.35
21. Change TPC24 to TPC12 for layout	
MP Stage	
1. Add R541, R542 for TSI leakage current issue. (option)	p.36
-2 Change-G21-from-3300pF-to-100pF	
3. Unpop C21	
4. Unpop SW3	
5. Change C305 to MAD@	
6. Change VGA to R3 P/N	0419
7. Unpop ESD Diode D24 / D27 / D29	0512

PVT Stage

Security Classification	Cor	npal Secret Data			Compal Electr	ronics	s, Ind	C.			l
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	COLEMATIC N	MD A	E01:	1			l
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPALELE	CTRONICS, INC. AND CONTAINS CONFIDEN	TIAN .	SCHEMATIC, N	VID A	<u> </u>	l			l
AND TRADE SECRET INFO	RMATION. THIS SHEET MAY NOT BE TR	ANSFERED FROM THE CUS	CTRONICS, INC. AND CONTAINS CONFIDEN STODY OF THE COMPETENT DIVISION OF RA	Size	Document Number				ľ	lev D	l
	AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT		ET NOR THE INFORMATION IT CONTAINS		401827					٦ ا	ı
MIAT BE GOED BY ON DIGO	LOGED TO ANT THIRD FARTT WITHOUT	TRIOR WITH TEN CONCEN	TOT COMITAE ELECTROPICO, INC.	Date:	Tuesday, September 14, 2010	Sheet	54	of	55		ı

Version change list (P.I.R. List)

Page 1 of 2 for PWR

Item	Fixed Issue	Reason for change	Rev	. PG#	# Modify List	Date	Phase
15	Change chock	Cause NB_CORE and 1.1VALW efficiency measurement result fail. so change inductor from 1.8uH to 1.0 uH, and change the tye from ferrite to moding	0.2	1 47,48 		 2009/12/01 	EVT_NEW75
16	Change resistance value	Cause change low side MOS from TPCA8028 to A04456. And there have different Rds(on). then OCP will different, so i need to change ocp setting resistance.	T	 51 	Change PR190 from SD000004100 (S RES 1/16W 8.2K	2009/12/01	EVT_NEW75
17	ADD sunbber	Cause VGA_CORE phase ringing too strong, so add sumbber to reduce the ringing	0.2	51 51	ADD PR191(SD001470880 ,S RES 1/4W 4.7 +-5% 1206	2009/12/01 I	EVT_NEW75
18	Change resistance value	change VGA_CORE switch frequency fromm 300K to 400K, for solve efficiency fail issue	0.2 0.2	 51 	Change PR196 from 44.2K to 33K	2009/12/01	EVT_NEW75
19	Delete component PC73, PC83 and PC92	Cause for design resinable	. 0.2	 47,48 	Delete PC73,PC83 and PC92	2009/12/01 i	EVT_NEW75

Security Classification	2007/00/00				Compal Electronics	Compal Electronics, Inc.				
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	SCHEMATIC M	ID AE011				
THIS CHECK OF ENGINEERING DRAWING IS THE BRODDIETARY BRODDIETY OF COMEN IS ECTRONICS INC. AND CONTAINS CONCIDENT.							Rev D			