



Board Stack up Description


PCB Layers



Power On Sequencing Timing Diagram



Penryn Power-up Timing Specifications




Ta=VCC and VCCP asseration to VID[6:0] vaild Tb=VID[6:0] stable to VCC vaild TC=BCLK stable to PWRGOOD assertion Td=FWRGOOD to RESET# de-assertion time Te=Vcc, boot vaild to PWRGOOD assertion time

+1.05V


Voltage Rails


Voltage Rails	ON S0~S2	ON S3	ON S4	ON S5	Control signal
VCC_CORE	V				VRON
+1.5V	V				MAINON
+1.05V	V				MAINON
5V_S5/3V_S5	V	V	V	V	S5_ON
5VSUS/3VSUS/1.5VSUS	V	V			SUSON
SMDDR_VTERM/+3V/+5V/+15V/+1.8V	V				MAINON
+VGACORE/+VGA1.1V	V				MAINON
LANVCC	V	V			LAN_ON
3VPCU	V	V	V	V	VL
5VPCU	V	٧	V	V	VL


ACIN POWER ON TIMING
















































































































































V PWRCNTL

NV10M +0.92Volt +/- 5% Countinue current:13A Peak current:16A OCP minimum 18A NV10P +1.1Volt +/- 5% Countinue current:20A Peak current:23A OCP minimum 28A





1.10V

0.92V

High

MAX PERFORMANCE

VGA Core (OZ8119)

5

1.1UGND

PR8 *10K/F_4

PC12

(16) VGA_GPIO6

7.01U/50V_4

PQ3 *ME2N7002E

1.1UGND

1.1UGND

PR120

Low

High

P/N:CS38252FB17

0.9V

1.10V

3

P/N:CS39312FB15

0.9V

0.92V

55nm

40nm

High

