Compal Confidential

Model Name: VIUS6 File Name: LA-A171P

Compal Confidential

Guinness-2 M/B Schematics Document

Intel Shark Bay ULT Processor with DDR3L +AMD SUN XT S3 GPU

REV:1.0_Final


Security Classification Compal Secret Data

Issued Date 2013/02/20 Deciphered Date 2012/07/01

This sheet of Engineering Drawing is the Proprietary Property of Compal Electronics, Inc. and Contrains Confidential And Trade Secret Information. This sheet May NOT BE TRANSFERS FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD 25.

Compal Electronics, Inc.

SHEMATIC. MB AA171



Voltage Rails

power plane	В+	+5VALW +3VALW	+1.35V	+5VS +3VS +1.5VS +CPU_CORE +VGA_CORE +VCC_GEXCORE_AXG +1.8VS +0.675VS +1.05VS	+3VM +1.05VM (SBA Only)
so	0	0	0	0	O M3 Supported
s3	0	0	0	х	O M3 Supported
S5 S4/AC	0	0	Х	х	O M3 Supported
S5 S4/ Battery only	Х	х	Х	х	
S5 S4/AC & Battery don't exist	Х	х	Х	х	

EC SM Bus1 address

Device	Address	HEX	
Smart Battery	0001 011X b	16H	
Charger	0001 011X b	12H	

EC SM Bus2 address

Device	Address	HEX
Thermal Fintek F75303M	1001 101X b	9AH
Thermal ON-semi ADM1032	0100 110X b	4CH
Sinaptics Inter Touch Click Pad	0010 110X b	2CH

PCH SM Bus address

Device	Address	HEX
DDR DIMM1	1001 000X b	A0H
DDR DIMM2	1001 000X b	A4H
Securyti ROM	1010 100X b	A8H

STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

USB 2.0 Port Table

USB 2.0	Port	3 External USB Port
	0	USB 3.0 Port (I/O Board)
	1	USB 3.0 Port (MB)
	2	USB 3.0 Port (Docking)
	3	Mini Card (WLAN/BT)
	4	Touch Screen
	5	Camera
	6	FPR
	7	WWAN

BOM Structure Table

Either SBA@ or NOSBA@ Either SWR@ or LDO@

Either X76S@ or X76M@

	BTO Item	BOM Structure
	Connector	ME@
	Unpop	@
	AMD GPU	DIS@
	Intel UMA	UMA@
	MARS GPU	MARS@
	TPM	TPM@
	SIM	SIM@
-	SBA	SBA@
-	Non-SBA	NOSBA@
-	LAN Switching mode	SWR@
-	LAN LDO mode	LDO@
	VRAM Option	X76@
-	Samsung VRAM	X76S@
-	Micron VRAM	X76M@
	AOAC Mount	AOAC@
	EMI un-Mount EMI Mount	@EMI@ EMI@
	EMI MOUIL	22.22

USB 3.0 Port Table

	Port			PCI	E Port	Table	
	1 2	USB 3.0 Port (I/O Board) USB 3.0 Port (MB)		Port	Lane]
- [3	USB 3.0 Port (Docking)	[1			ľ
H	4			2		LAN	L
-				3	7	WLAN	Γ
				4		Cardreader]
	CATA	Port Table			0		ı
	SAIA	Port rable		5	1	GPU	l
	Port		i I		2	u. 0	l
	1010		l	L	3		L
П	3			[0		
-:	2		l	6	1		ı
١!	1	NGFF SSD	Н	ľ	2		ı
ij	0	HDD	L_{-}		3		I.

Haswell ULT 2+2 0.8GHz

CPU

CPU1@ SA000067010

Haswell ULT 2+2 1.2GHz CPU2@ SA00006G100

Haswell ULT 2+3 0.2GHz Haswell ULT 1.5GHz CPU3@ CPU4@ SA000067H20 SA00006SJ20

Haswell ULT 1.4GHz CPU5@ SA00006ST30

DA PCB DAZ0YW00100

VRAM

PCB

Haswell ULT 1.6GHz CPU6@ SA00006SM40

Haswell ULT 1.7GHz CPU7@ SA00006SX40

Haswell ULT 1.8GHz CPU8@ SA00006SL50

Haswell ULT 1.3GHz CPU9@ SA00006NM30

Haswell ULT 1.7GHz C0 CPU10@ SA00006SS20


MICRON_512MB X76M@ X7646039L01


 Haswell ULT 1.6GHz C0
 Haswell ULT 1.7GHz C0
 CPU14@
 CPU14@
 CPU15@
 SA00006SUS
 SA000006SUS
 SA00006SUS</t


Samsung_512MB X76S@ X7646039L02


Security Classification Compal Secret Data Issued Date 2013/02/20 2012/07/01 Deciphered Date THIS SHEET OF ENGINEERING DRAWNING IS THE PROPRIETARY PROPRETY OF COMPAL ELECTRONICS, NC. AND CONTAINS COMPENSITION. AND TRADE SCIENT INFORMATION, THIS SHEET MAY NOT BET REMAPRIEDED FROM THE CUSTORY OF THE COMPETENT DIVISION OF PED DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, TO


Compal Electronics, Inc. Notes List 4019OJ














		U1C @						
					ĺ			
DDR_A_D0	AH63				AU37			
DDR_A_D1	AH62	SA_DQ0		SA_CLK#0	AV37		SA_CLK_DDR#0 [1	
DDR A D2	AK63	SA_DQ1		SA_CLK0	AW36		SA_CLK_DDR0 [16]	1.
DDR_A_D3	AK62	SA_DQ2		SA_CLK#1	AY36		SA_CLK_DDR#1 [1	
DDR_A_D4	AH61	SA_DQ3		SA_CLK1			SA_CLK_DDR1 [16]	i
DDR_A_D5	AH60	SA_DQ4			AU43			
DDR A D6	AK61	SA_DQ5		SA_CKE0	AW43		DDRA_CKE0_DIMMA	
DDR_A_D7	AK60	SA_DQ6		SA_CKE1	AY42		DDRA_CKE1_DIMMA	[16]
DDR_A_D8	AM63	SA_DQ7		SA_CKE2	8Y43			
DDR_A_D9	AM62	SA_DQ8		SA_CKE3	_× .			
DDR_A_D10	AP63	SA_DQ9			AP33			(40)
DDR_A_D11	AP62	SA_DQ10		SA_CS#0	AR32		DDRA_CS0_DIMMA#	[16]
DDR_A_D12	AM61	SA_DQ11		SA_CS#1			DDRA_CS1_DIMMA#	[16]
DDR_A_D13	AM60	SA_DQ12			AP32 I	DDRA_ODT0	_I4 @	
DDR A D14	AP61	SA_DQ13		SA_ODT0				
DDR_A_D15	AP60	SA_DQ14			AY34			
DDR_A_D16	AP58	SA_DQ15		SA_RAS	AW34	-	DDR_A_RAS# [16]	
DDR_A_D17	AR58	SA_DQ16		SA_WE	AU34	-	DDR_A_WE# [16]	
DDR_A_D18	AM57	SA_DQ17		SA_CAS	p		DDR_A_CAS# [16]	
DDR_A_D19	AK57	SA_DQ18			AU35			
DDR_A_D20	AL58	SA_DQ19		SA_BA0	AV35		DDR_A_BS0 [16]	
DDR_A_D21	AK58	SA_DQ20		SA_BA1	AY41		DDR_A_BS1 [16]	
DDR A D22	AR57	SA_DQ21		SA_BA2			DDR_A_BS2 [16]	
DDR_A_D23	AN57	SA_DQ22	3 OF 19		AU36 I	DDR_A_MA0		
DDR_A_D24	AP55	SA_DQ23		SA_MA0		DDR_A_MA1	_	
DDR_A_D25	AR55	SA_DQ24		SA_MA1		DDR_A_MA2	_	
DDR_A_D26	AM54	SA_DQ25		SA_MA2	AP36	DDR_A_MA3	_	
DDR_A_D27	AK54	SA_DQ26		SA_MA3		DDR_A_MA4	_	
DDR_A_D28	AL55	SA_DQ27		SA_MA4	AR36	DDR_A_MA5	_	
DDR_A_D29	AK55	SA_DQ28		SA_MA5	AV40	DDR A MA6	_	
DDR_A_D30	AR54	SA_DQ29		SA_MA6		DDR_A_MA7	_	
DDR_A_D31	AN54	SA_DQ30		SA_MA7		DDR_A_MA8	_	
DDR_A_D32	AY58	SA_DQ31		SA_MA8		DDR_A_MA9	_	
DDR_A_D33	AW58	SA_DQ32		SA_MA9		DDR_A_MA10	_	
DDR_A_D34	AY56	SA_DQ33		SA_MA10		DDR_A_MA11	_	
DDR_A_D35	AW56	SA_DQ34	DDR CHANNEL A	SA_MA11		DDR_A_MA12	_	
DDR_A_D36	AV58	SA_DQ35		SA_MA12		DDR_A_MA13	_	
DDR_A_D37	AU58	SA_DQ36		SA_MA13	AV42	DDR_A_MA14	_	
DDR_A_D38	AV56	SA_DQ37		SA_MA14		DDR_A_MA15	_	
DDR_A_D39	AU56	SA_DQ38		SA_MA15	A042	DDR_A_MAIS	_	
DDR_A_D39	AY54	SA_DQ39		_	AJ61 I	DDR_A_DQS#0		
DDR_A_D41	AW54	SA_DQ40		SA_DQSN0	AN62	DDR_A_DQS#1	_	
DDR A D42	AY52	SA_DQ41		SA_DQSN1		DDR A DQS#2	_	
DDR_A_D43	AW52	SA_DQ42		SA_DQSN2		DDR_A_DQS#3	_	
DDR_A_D44	AV54	SA_DQ43		SA_DQSN3	AV57	DDR_A_DQS#4	_	
DDR A D45	AU54	SA_DQ44		SA_DQSN4	AV53	DDR A DQS#5	_	
DDR A D46	AV52	SA_DQ45		SA_DQSN5		DDR A DQS#6	_	
DDR_A_D47	AU52	SA_DQ46		SA_DQSN6		DDR_A_DQS#7	_	
DDR_A_D48	AK40	SA_DQ47		SA_DQSN7	ALTO	DDIC_A_DQS#1	_	
DDR_A_D48	AK42	SA_DQ48			AJ62 I	DDR A DQS0		
DDR_A_D49	AM43	SA_DQ49		SA_DQSP0		DDR_A_DQS0	_	
DDR_A_D50	AM45	SA_DQ50		SA_DQSP1		DDR_A_DQS1	_	
DDR_A_D51	AK45	SA_DQ51		SA_DQSP2	AN55	DDR_A_DQS3	_	
DDR_A_D53	AK43	SA_DQ52		SA_DQSP3		DDR_A_DQS4	_	
DDR A D54	AM40	SA_DQ53		SA_DQSP4		DDR A DQS5	_	
DDR_A_D55	AM42	SA_DQ54		SA_DQSP5		DDR_A_DQS6	_	
DDR_A_D56	AM46	SA_DQ55		SA_DQSP6		DDR_A_DQS6	_	
DDR_A_D57	AK46	SA_DQ56		SA_DQSP7	7,42	DD11_A_DQ01	_	
DDR_A_D58	AM49	SA_DQ57			AP49		_	
DDR_A_D59	AK49	SA_DQ58		SM_VREF_CA	AR51		SM_DIMM_VREFCA	[16]
DDR_A_D60	AM48	SA_DQ59		SM_VREF_DQ0	AP51		SA_DIMM_VREFDQ	[16]
DDR_A_D61	AK48	SA_DQ60		SM_VREF_DQ1	707		SB_DIMM_VREFDQ	[17]
DDR_A_D61	AM51	SA_DQ61		1	(
DDR_A_D63	AK51	SA_DQ62		ļ	(
221/_A_003	AIW!	SA_DQ63		ļ	(
				Rev1p2	ļ.			


	U1D @	HASWELL_MCP_E			
DDR B D0 AY31				AM38	
DDR_B_D1 AW31	SB_DQ0		SB_CK#0	AN38	SB_CLK_DDR#0 [17]
DDR_B_D2 AY29	SB_DQ1		SB_CK0	AK38	SB_CLK_DDR0 [17]
DDR_B_D3 AW29	SB_DQ2		SB_CK#1	AL38	SB_CLK_DDR#1 [17] SB_CLK_DDR1 [17]
DDR_B_D4 AV31	SB_DQ3 SB_DQ4		SB_CK1		SB_CER_DBIKT [17]
DDR_B_D5 AU31	SB DQ5		SB CKE0	AY49	DDRB_CKE0_DIMMA [17]
DDR_B_D6 AV29 DDR_B_D7 AU29	SB_DQ6		SB_CKE1	AU50 AW49	DDRB_CKE1_DIMMA [17]
DDR B D8 AY27	SB_DQ7		SB_CKE2	8V50	
DDR_B_D9 AW27	SB_DQ8		SB_CKE3	F* "	
DDR_B_D10 AY25	SB_DQ9 SB_DQ10		SB CS#0	AM32	DDRB_CS0_DIMMA# [17]
DDR_B_D11 AW25	SB_DQ11		SB_CS#1	AK32	DDRB_CS1_DIMMA# [17]
DDR_B_D12 AV27 DDR_B_D13 AU27	SB_DQ12		00_00#1	AL32 DDRB_ODT0	_15 @
DDR_B_D13 A027	SB_DQ13		SB_ODT0	AL32 DDRB_ODTO	— 6 ° ≝
DDR B D15 AU25	SB_DQ14			_ AM35	
DDR_B_D16 AM29	SB_DQ15 SB_DQ16		SB_RAS SB_WE	AK35	DDR_B_RAS# [17] DDR_B_WE# [17]
DDR_B_D17 AK29	SB_DQ16 SB_DQ17		SB_WE SB CAS	AM33	DDR_B_WE# [17]
DDR_B_D18 AL28	SB DQ18		OB_CAO	ľ <u></u>	
DDR_B_D19 AK28 DDR_B_D20 AR29	SB_DQ19		SB_BA0	AL35 AM36	DDR_B_BS0 [17]
DDR_B_D21 AN29	SB_DQ20		SB_BA1	AU49	DDR_B_BS1 [17]
DDR_B_D22 AR28	SB_DQ21	4 OF 19	SB_BA2		DDR_B_BS2 [17]
DDR_B_D23 AP28	SB_DQ22 SB_DQ23		SB_MA0	AP40 DDR_B_MA0	
DDR_B_D24 AN26	SB_DQ24		SB_MA1	AR40 DDR_B_MA1	
DDR_B_D25 AR26	SB_DQ25		SB_MA2	AP42 DDR_B_MA2	
DDR_B_D26 AR25 DDR_B_D27 AP25	SB_DQ26		SB_MA3	AR42 DDR_B_MA3 AR45 DDR_B_MA4	
DDR_B_D28 AK26	SB_DQ27		SB_MA4	AP45 DDR_B_MA5	-
DDR B D29 AM26	SB_DQ28		SB_MA5	AW46 DDR B MA6	=
DDR_B_D30 AK25	SB_DQ29 SB_DQ30		SB_MA6 SB_MA7	AY46 DDR_B_MA7	-
DDR_B_D31 AL25	SB_DQ30 SB_DQ31		SB_MA7 SB_MA8	AY47 DDR_B_MA8	
DDR_B_D32 AY23	SB_DQ32		SB_MA9	AU46 DDR_B_MA9	
DDR_B_D33 AW23 DDR_B_D34 AY21	SB_DQ33	DDR CHANNEL B	SB_MA10	AK36 DDR_B_MA10 AV47 DDR_B_MA11	
DDR_B_D35 AW21	SB_DQ34	DDR CHANNEL B	SB_MA11	AU47 DDR_B_MA11 AU47 DDR_B_MA12	-
DDR_B_D36 AV23	SB_DQ35		SB_MA12	AK33 DDR_B_MA13	•
DDR_B_D37 AU23	SB_DQ36		SB_MA13	AR46 DDR_B_MA14	-
DDR_B_D38 AV21	SB_DQ37 SB_DQ38		SB_MA14 SB MA15	AP46 DDR_B_MA15	
DDR_B_D39 AU21	SB DQ39		OD_WATO	l	
DDR_B_D40 AY19 DDR_B_D41 AW19	SB_DQ40		SB_DQSN0	AW30 DDR_B_DQS#0 AV26 DDR_B_DQS#1	
DDR_B_D41 AV19	SB_DQ41		SB_DQSN1	AN28 DDR_B_DQS#2	-
DDR_B_D43 AW17	SB_DQ42		SB_DQSN2	AN25 DDR_B_DQS#3	=
DDR_B_D44 AV19	SB_DQ43 SB_DQ44		SB_DQSN3 SB_DQSN4	AW22 DDR_B_DQS#4	
DDR_B_D45 AU19	SB DQ45		SB_DQSN5	AV18 DDR_B_DQS#5	
DDR_B_D46 AV17	SB DQ46		SB DQSN6	AN21 DDR_B_DQS#6	
DDR B D47 AU17 DDR B D48 AR21	SB_DQ47		SB_DQSN7	AN18 DDR_B_DQS#7	
DDR_B_D49 AR22	SB_DQ48		_	AV30 DDR_B_DQS0	
DDR_B_D50 AL21	SB_DQ49		SB_DQSP0	AW26 DDR_B_DQS1	-
DDR_B_D51 AM22	SB_DQ50 SB_DQ51		SB_DQSP1 SB_DQSP2	AM28 DDR_B_DQS2	-
DDR_B_D52 AN22	SB_DQ51 SB_DQ52		SB_DQSP3	AM25 DDR_B_DQS3	
DDR B D53 AP21 DDR B D54 AK21	SB_DQ53		SB DQSP4	AV22 DDR_B_DQS4 AW18 DDR_B_DQS5	
DDR_B_D54 AK21 DDR_B_D55 AK22	SB_DQ54		SB_DQSP5	AW18 DDR_B_DQS5 AM21 DDR_B_DQS6	
DDR_B_D56 AN20	SB_DQ55		SB_DQSP6	AM18 DDR_B_DQS7	•
DDR_B_D57 AR20	SB_DQ56		SB_DQSP7		-
DDR_B_D58 AK18	SB_DQ57				
DDR_B_D59 AL18	SB_DQ58 SB_DQ59				
DDR_B_D60 AK20	SB_DQ60				
DDR_B_D61 AM20 DDR_B_D62 AR18	SB_DQ61				
DDR B D63 AP18	SB_DQ62				
DDIT_D_DDD AF 10	SB_DQ63				
	l				
	l				
	1				
	1				
			Rev1p2		
			Revipa	1	


Security Classification	n Compal Secret Data				Compal Electronics, Inc.	onics, Inc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title HSW MCP(2/11) DDRIII				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPATENT DIVISION OF READ SHEET MAY NOT BE TRANSFERED FROM THE WINDOWS THE READ SHEET MAY NOT BE TRANSFERED FROM THE SHEET MAY NOT BE TRANSFERED FROM THE WINDOWS							Rev D	
				Date:	Friday, February 28, 2014 Sheet 6 of	46		
















Security Classification Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title HSW MCP(7/11) PCIE,USB			
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY PRI RMATION. THIS SHEET MAY NOT BE TRAI AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT I	S, INC. NEITHER THIS SHEE		Size Custon	Document Number 40190J Friday, February 28, 2014 Sheet 11 of	46	Rev D
















								_
Security Classification Compal Secret Data			Compal Electronics, Inc.					
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	HSW MCP(8/11) Power			1
DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAI AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT F	, INC. NEITHER THIS SHEE		Date:	Document Number 40190J Friday, February 28, 2014 Sheet 12	of 4	Rev D	

Power





DcpSus1= 109mA


DcpSus2= 25mA


DcpSus3= 10mA


DcpSus4= 1mA

	Security Classification Compal Secret Data				Compal Electronics, Inc.				
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	HSW MCP(9/11) Po	wer			
DEPARTMENT EXCEPT AS AU	E DRAWING IS THE PROPRIETARY PRO ATION. THIS SHEET MAY NOT BE TRAI THORIZED BY COMPAL ELECTRONICS SED TO ANY THIRD PARTY WITHOUT F	S, INC. NEITHER THIS SHEE	T NOR THE COMPETENT DIVISION O	UF R&D	^m 4019OJ	13	of	46	Rev D


GND










Security Classification Compal Secret Data				Compal Electronics, Inc.			
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	HSW MCP(10/11) GND		
DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRAI AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT F	, INC. NEITHER THIS SHEE		Size Custom Date:	Document Number 40190J Friday, February 28, 2014 Sheet 14	of 46	Rev D









CFG Straps for Processor




_____CFG4 R274 1 _____ 2 1K_0402_1%


CFG4 - Display Port Presence Strap

- 1 : Disabled; No Physical Display Port attached
- 1 Disabled, No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port CFG4 have internal PH.

Security Classification Compal Electronics, Inc. Compal Secret Data 2013/02/20 2012/07/01 HSW MCP(11/11) RSVD Issued Date Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIA AND TRACE SECRET INFORMATION. THIS SHEET MAY NOT SET TRANSFERED FROM THE CLISTON OF THE COMPETENT FROM OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PRATY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev D 40190J








1 C5222 C5223 +1.35V Layout Note: Place near JDIMM1 Everage by each side 3V6M CRB1.0 10uF *8 /1uF *8 ±0.675\/S Layout Note: Place near JDIMM1.203,204 CRB1.0 10uF *1 /1uF *4 Check CAP Q'ty


P/N:SP07000LT00

Security Classification	Security Classification Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	DDRIII DIMI	1A				
DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC: LOSED TO ANY THIRD PARTY WITHOUT	S, INC. NEITHER THIS SHEE	T NOR THE COMPETENT DIVISION OF	K&D L.		Sheet	17	of	46	Rev D


Power-Up/Down Sequence

- 1. All the ASIC supplies must reach their respective nominal voltages within 20 ms of the start of the ramp-up sequence, though a shorter ramp-up duration is preferred. The maximum slew rate on all ralls is 50 mV/µs.
- 2. The external pull ups on the DDC/AUX signals (if applicable) should ramp up before or after both VDDC and VDD_CT have ramped up.
- 3. VDDC and VDD_CT should not ramp up simultaneously. For example, VDDC should reach 90% before VDD_CT starts to ramp up (or vice versa).
- 4. For power down, reversing the ramp-up sequence is recommended.






Security Classification Compal Secret Data				Compal Electronic	s. In	C.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	CUN Note	•		
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY PR	OPERTY OF COMPAL ELEC	TRONICS, INC. AND CONTAINS CONFIDENTIA	Size	SUN_Note		R	Rev
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS USION MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT FRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. 40190 4								D
MAT BE USED BY UK DISC	LUSED TO ANT THIRD PARTY WITHOUT	RIOR WRITTEN CONSENT	OF COMPAL ELECTRONICS, INC.	Date:	Friday February 28 2014 Sheet 1	R of	46	





No Use GPU Display Port outpud



[10,9] DGPU_HOLD_RST#	PLT_RST_VGA#

Security Classification					Compal Electronics, Inc.	
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	OUN DOIE/DD	
THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAIN AUTHORIZED BY COMPAL ELECTRONICS	TRONICS, INC. AND CONTAINS CONFIDENTION ODY OF THE COMPETENT DIVISION OF R&D T NOR THE INFORMATION IT CONTAINS	Size Custom	SUN_PCIE/DP Document Number 40190J	Rev D	
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Friday February 28, 2014 Sheet 19 of 46	





POWER


+VGA_CORE		10uF	1uF	0.1uF
VDDC	TBD	5 (1@)	10 (2@)	0
VDDCI	3.5A	1	3	0

+0.95VS_VGA		10uF	1uF	0.1uF
PCIE_VDDC	2.5A	2 (1@)	5 (1@)	0
BIF_VDDC	1.4A	0	0	0
SPLL_VDDC	100mA	1	1	1


+1.5VS_VGA		10uF	1uF	0.1uF
VDDR1	1.5A	3	5	5


+1.8VS_VGA		10uF	1uF	0.1uF
PCIE_PVDD	100mA	1	1	1
MPLL_PVDD	130mA	1	1	1
SPLL_PVDD	75mA	1	1	1
VDDR4	(300mA)	0	0	0
VDD_CT	13mA	1	1	1
+TSVDD	13mA	1	1	1
+DP_VDDR		0	0	0
+DP_VDDC		0	0	0


+3VS_VGA		10uF	1uF	0.1uF
VDDR3	25mA	0	2 (1@)	1




Security Classification					Compal Electron	nics. Ir	nc.
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	OUN D	•	
DEPARTMENT EXCEPT AS	Issued Date 2013/02/20 Deciphered Date 2012/07/01 THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIET PAY PROPRIETY OF COMPAL ELECTRONICS, INC. AND CONTINUE CONTINUE AND TRADES SCIENT HIPOPRIANTON, THIS SHEET RAYN NOT BE TRADESFRED FROM THE CUSTORY OF THE COMPETCH FOR ONE OF THE CONTINUE CONTINUE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET HOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTER CONSENT OF COMPAL ELECTRONICS, INC.				SUN_Power Document Number 40190J Enday February 28 2014 Sheet		Rev D











Security Classification	Con	npal Secret Data			Compal Electronics, Inc.
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	01111 14514
THIS SHEET OF ENGINEER AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAI	OPERTY OF COMPAL ELEC NSFERED FROM THE CUST	TRONICS, INC. AND CONTAINS CONFIDENTIATION OF THE COMPETENT DIVISION OF R&D	Size	Document Number Rev
	AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT F		OF COMPAL ELECTRONICS INC.	Date:	40190J















LAN RTL8111GUS










Security Classification	Con	pal Secret Data		Compal Electronics, Ir	nc.		
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	1 AN DTI 044400		
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY PRO	PERTY OF COMPAL ELEC	TRONICS, INC. AND CONTAINS CONFIDENTION ODY OF THE COMPETENT DIVISION OF R&D T NOR THE INFORMATION IT CONTAINS		LAN RTL8111GS Document Number		Rev
	AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT F			Custon	4019OJ		D
WINT BE OSED BY ON DISCI	LOSED TO AINT THIRD PARTT WITHOUT P	KIOK WKITTEN CONSENT	OF COMPAL ELECTRONICS, INC.	Date:	Eriday February 28 2014 Sheet 20 of	AG	




USB30 Conn










WLAN Mini Card











PJ703 Short => NOSBA PJ703 Open => SBA

Rds(on) VGS=4.5V, ID=8.5A, 7mOhm(Max)







+3VALW TO +3VALW(PCH AUX Power)




+3VALW TO +3VM (SBA)







										ı
Security Classification	7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7. 7				Compal Electronics, In	c.				ı
Issued Date	2013/02/20	Deciphered Date	2012/07/01	Title	DC Interfess					l
DEPARTMENT EXCEPT AS	ING DRAWING IS THE PROPRIETARY PRO RMATION. THIS SHEET MAY NOT BE TRAN AUTHORIZED BY COMPAL ELECTRONICS LOSED TO ANY THIRD PARTY WITHOUT P	, INC. NEITHER THIS SHEE	OF COMPAL ELECTRONICS INC	Custom	4019UJ			R	ev D	
MAT BE USED BY OR DISC	EOSED TO ANT THIRD PARTT WITHOUT P	RIOK WRITTEN CONSENT	OF COMPAC ELECTRONICS, INC.	Date:	Friday, February 28, 2014 Sheet	35	of	46		ı







AC Adapter R(ohm)	45W	65W	90W
	118	287	549
ADP_ID(V)	0.449	0.913	1.395
Detection	<=0.663,	<=1.134,	<=1.618
-Voltage(V)	>0.234	>0.693	>1.172








Security Classification	Com	pal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PWR-DCIN	
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY PROPERTY OF THE	OPERTY OF COMPAL ELEC	TRONICS, INC. AND CONTAINS CONFIDENTI	Size	Document Number	Rev
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONICS	INC. NEITHER THIS SHEE	T NOR THE INFORMATION IT CONTAINS	Custom	¹ 4019OJ	D















Security Classification		Compal Secret Data			Compal Electro	nics, Ir	nc.			
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	DWD .4 OEVM					
DEPARTMENT EXCEPT AS	MATION. THIS SHEET MAY NO AUTHORIZED BY COMPAL ELEC	BE TRANSFERED FROM THE CUST	CTRONICS, INC. AND CONTAINS CONFIDENT TODY OF THE COMPETENT DIVISION OF R& ET NOR THE INFORMATION IT CONTAINS TOE COMPAN ELECTRONICS INC.	D D Custom						Rev D
IIII DE GOED D' ON BIOGR		oo : : Non mai ren oonoem	or commune electrication, inc.	Date:	Friday, February 28, 2014	Sheet	41	of	46	







Security Classification	Com	pal Secret Data			Compal Electronics, Inc.
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	DWD DDOCESSOD DECOUDING
			CTRONICS, INC. AND CONTAINS CONFIDENT TODY OF THE COMPETENT DIVISION OF R& ET NOR THE INFORMATION IT CONTAINS	Size Custon	PWR-PROCESSOR_DECOUPLING DOCUMENT Number Rev 1000-1000-1000-1000-1000-1000-1000-100
	CLOSED TO ANY THIRD PARTY WITHOUT			B-1	1 4019OJ



Version change list (P. I. R. List)

Page 1 of 1 for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	0 ohm change to short pad		PR101, PR221, PR415, PR417, PR420, PR710, PR815, PR832, PR843, PR848, PR859, PR905, PR907, PR908, PR913, PR922, PR112		
2	HW's request, add SBC function.		net name from "PM_SLP_A#" to "M_PWR_ON"		
3	Increase charger current limit.		PR326 changes from 100k to 158k		
4	Shortage on 0.33u capacitor.		PR705 changes to 100k & PC708 changes to 0.1u		
5	HW changes power sequence.	P41	PR711 from 100k to 33k		FVT
6	Disable BATT one shoot circuit	P36	Unpop PR120, PC109, PC115, PR119, PD105	2013/04/25	SIT
7	0 ohm change to short pad	ALL	PR346, PR1103, PR1111, PR234, PR235, PR336, PR701, PR702, PR931, PR507, PR509, PR512, PR1109	2013/04/30	SIT
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					

Security Classification	Co		Compal Electron	nics, In	IC.					
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	DID (DWD)	<u>.</u>				
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRON	EET NOR THE INFORMATION IT CONTAINS	Size Custom	PIR (PWR) Document Number 4019OJ				1	Rev D	
MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY WITHOU	JI PRIOR WRITTEN CONSEN		Date:	Friday, February 28, 2014	Sheet	46	of	46	