Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2010-02-03

REV: A00


DY : None Installed


UMA: UMA platform installed


PARK:DIS PARK platform installed


M96:DIS M96 platform installed VRAM 1G:VRAM 128M*16 installed

Colay : Manual modify BOM












Thermal Block Diagram



Audio Block Diagram





'

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k Ω - 10 -k Ω weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with $4.7-k\Omega$ weapull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPI051	Default (SPI): Left both GNTO# and GNTO# floating. No pull up required.
	Boot from PCI: Connect GNT1# to ground with 1-k Ω pull-down resistor. Leave GNT0# Floating.
	Boot from LPC: Connect both GNTO# and GNT1# to ground with $1-k\Omega$ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for server only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with $1-k\Omega$ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with $8.2-k\Omega$ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-k Ω weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k Ω weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GP1027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE 4	W-WAN
LANE5	RESERVED
LANE 6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

USB Table

	USB
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	RESERVED
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA


Processor Strapping


Calpella Schematic Checklist Rev. 0


		Calpella Schematic Checklist	
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


SATA Table


Γ	SATA				
	Pair	Device			
	0	HDD			
	1	ODD			
	2	HM55 no support			
	3	HM55 no support			
l	4	ESATA			
	5	RESERVED			

















PCI-Express Configuration Select

CFG0 1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal

1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence

CFG4


1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port





CFG7(Reserved) - Temporarily used for early Clarksfield samples.


CFG7 Clarksfield (only for early samples pre-ES1) Connect to GND with 3.01K Ohm/5% resistor.


Note: Only temporary for early CFD sample (rFGA/BGA) (For details please refer to the WW33 MoW and sighting report). For a common M/B design (for AUB and CFD), the pull-down resistor shouble be used. Does not impact AUB functionality.





































































(Blanking)

























(Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved A00 A3 Berry
Date: Wednesday, February 10, 2010 http://adf.ly/LOM1






























SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN













http://adf.ly/LOM1









LVDS Channel A





Panel BL brightness/Power En/BL En




LVDS Channel B










SSID = User.Interface


ITP Connector

 $H_CPURST\#$ use pull-up Resistor close ITP connector 500 mil (max), others place near CPU side.



SSID = Thermal

Fan Connector



Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

ITP/Fan Connector
Size A3 Berry Rev
A00


http://adf.ly/LOM1


SSID = SATA


SATA HDD Connector





ODD Connector












SSID = USB

IO Board USB Power

USB POWER SW Main UP7534BRA8-15 P/N:74.07534.079


SEC AP2101MPG-13 P/N: 74.02101.079


Close to I/O connector





CRT Board USB Power


Close to CRT Board connector















(Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved A00 A3 Berry
Date: Wednesday, February 10, 2010 http://adf.ly/LOM1









KB Backlight Connector





http://adf.ly/LOM1



<Core Design>




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Rev A00

Hall Sensor

Size A4 Document Number Berry Date: Monday, March 29, 2010 Sheet 69

_http://adf₄ly/LOM1



<Core Design>





Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Dubug connector


Document Number Rev A00 Berry Date: Monday, March 29, 2010 Sheet 70


⊤http://adf_∗ly/LOM1

















IO Board CONN 80 pin










SSID = SDIO


Card Reader connector







http://adf.lv/LOM1







				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	х	1	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	х	1	
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCle device as 2.5GT/s capable at power on. 1:Advertises the PCle device as 5.0GT/s capable at power on.	0	0	
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0	
RESERVED	GPIO8	RESERVED	0	0	
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0	
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	ххх	0 0 1 (256MB)	
RESERVED	GPIO21	RESERVED	0	0	
BIOS_ROM_EN	GPIO_22_ROMCSE	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	х	0	
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	х	0	
RSVD	H2SYNC	RESERVED	0	0	
RSVD	GENERICC	RESERVED	0	0	
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1	
AUD[0]	VSYNC		Х	1	








http://adf.lv/LOM1
















http://adf.ly/LOM1

Berry A00






RT8208BGQW for +VGA_CORE SSID = Video.PWR.Regulator X01 EMI stuff 20091118 +PWR SRC 20091111 X01 PC8903 10U25V6KX-1 +5V RUN Vout=0.75V*(R1+R2)/R2PU8902 SI7686DP-T1-GP Design Current = 21.94A +GFX CORE TON PCS90S 24.14A<OCP< 28.53A SC1U10V2KX-1GP (C) 249KR2F-GP PU8901 X02-20100116 PC8906 PIS 1+GFX CORE BOOT 1C PIS +VGA CORE 16 TON VDDP BOOT c01 change tolerant 20091117 UGATE PHASE VDD IND-D56UH-12-GF DIS 49,50,51,90 RUNPWROK < DIS 0+GFX_COF PR8906 DYON Z PTC8902 PTC8903 2D2B5E-2-GI BDY EM/DEM PC8904 SC1U10V2KX-1GP GND VOUT A00-20100204 RT8208B:74.08208.A73 PR8908 DY 37 GFX_CORE_EN >>-PR8921 0R0402-PAD DIS X01 20091111 X02-20100201 D8901 **A**PRB551V-30-2GP 22,37,42,47,50,51 PM_SLP_S3# >> PC8912 SCD1U10V2KX-5GP x01 20091124 PR8909 PR8911 49K9R2F-L-GP PR8912 DIS DIS DIS **@** Park-XT Madison-LP PWRCNTL_0 PWRCNTL_1 +VGA_CORE PWRCNTL 0 PWRCNTL : +VGA_CORE 0.9V 0.95V Н Н 0.95V 1.05V L 1.12V L 1.12V M96-LP PWRCNTL 0 PWRCNTL +VGA_CORE 0.9V 0.95V L Н 1.0V I/P cap: 10U 25V K1206 X5R/ 78.10622.52L


Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D

O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L

H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

http://adf.ly/LOM1








+3.3V_RUN_VGA



APL5930KAI for +1.0V_RUN_VGA







(Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Change History

Document Number Rev **A00** http://adf.ly/LOM1