# **Compal Confidential**

QIWG5/QIWG6 DIS M/B Schematics Document


Intel Ivy Bridge Processor with DDRIII + Panther Point PCH nVIDIA N13X


2012-02-01

LA-7981P

REV:1.0

Security Classification	Con		Compal Elec	tronics	s, In	C.			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Cover F	)oao			
THIS SHEET OF ENGINEERING D	PRAWING IS THE PROPRIETARY PROPERTY OF C	Cover Page							
	ATION. THIS SHEET MAY NOT BE TRANSFERI				ocument Number				Rev
	THORIZED BY COMPAL ELECTRONICS, INC. I OSED TO ANY THIRD PARTY WITHOUT PRI	Custom	LA-7981P				1.0		
MAT BE OSED BY OR DISCE	OSED TO ART THIRD PARTY WITHOUT PRI	Date:	Wednesday, February 15, 2012	Sheet	1	of	60		





Device		Device	Address
Smart Battery	0001 011X b	Thermal Sensor F75303M	1001_101xb

## **PCH SM Bus address**

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xh

## **NV-GPU SM Bus address**

Device Address

Internal thermal sensor 1001 111Xb (0x9E)

**SMBUS Control Table** 

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	Х	+3VALW	Χ	Х	Х	Х	Χ
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VALW	Χ	Х	Χ	Х	Χ	Х	+3VS
SMBCLK SMBDATA	PCH +3VALW	Х	Х	Х	+3VS	+3VS	Х	Х
SMLOCLK SMLODATA	PCH +3VALW	Χ	Х	Χ	Х	Χ	Х	Х
SML1CLK SML1DATA	PCH +3VALW	+3VS	Х	+3VS	Х	Χ	+3VS	Х

## **BOARD ID Table**

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc Ra/Rc/Re	3.3V +/- 5% 100K +/- 5%	Board ID /	Board ID / SKU ID Table for AD channel												
Board ID	Rb / Rd / Rf	$V_{AD\_BID}$ min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max	Porject	Phase									
0	0	0 V	0 V	0 V	G-series	MP									
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	G-series	PVT									
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	G-series	DVT									
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	G-series	EVT									
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Y-series	EVT									
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Y-series	DVT									
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Y-series	PVT									
7	NC	2.500 V	3.300 V	3.300 V	Y-series	MP									

## **USB Port Table**

	USB 2.0	Port	3 External
	USB 2.0	POIT	USB Port
	UHCI0	0	
	onero	1	USB Port (Right Side CR-BD)
	UHCI1	2	USB Port (Left Side) USB3.0
EHCI1	Uncii	3	USB Port (Left Side) USB3.0
USB3.0	UHCI 2	4	
	Unciz	5	Camera
	UHCI3	6	
	Uncis	7	
	UHCI4	8	
	UNCIT	9	USB/B (Right Side USB-BD)
EHCI2	UHCI5	10	Mini Card(WLAN)
	Unicis	11	Card Reader
	UHCI6	12	
	onero	13	Blue Tooth

### **BOM Structure Table**


BTO Item	BOM Structure
GPU:N13P-GL	N13P@
GPU:N13M-GE	N13M@
HDMI	HDMI@
Interna-Intel-USB3.0	IU3@
External-NEC-USB3.0	EU3@
Blue Tooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8162@
GIGA LAN	GIGA@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
Cameara	CMOS@
For QIWG5 (14")	14@
For QIWG6 (15")	15@
Unpop	@
G5/G6/G9(Low/Mid END)	nonBBH@
G9 High-END	BBH@
G9	G9 @
G5/G6/G9(Low/Mid END)	15_nonBBH@

Security Classification	Co	ompal Secret Data		Compal Electronics, Inc.							
Issued Date	2011/06/15										
THIS SHEET OF ENGINEEDING I	DRAWING IS THE PROPRIETARY PROPERTY OF	COMPAI ELECTRONICS INC AND	CONTAINS CONFIDENTIAL		Notes List						
	ATION. THIS SHEET MAY NOT BE TRANSFE			Size	Document Number			Rev			
DEPARTMENT EXCEPT AS AU	ITHORIZED BY COMPAL ELECTRONICS, INC OSED TO ANY THIRD PARTY WITHOUT F	В	LA-7981P			1.0					
MIAT BE OSED BY ON DISCE	OSED TO ANT THIRD PARTT WITHOUT P	Date:	Wednesday, February 15, 2012	Sheet 3	of	60					


#### Hot plug detect for IFP link C

## VGA and GDDR3 Voltage Rails (N13x GPIO)

Tort and obbito tollago Italio (ItTox of 10)										
GPIO	1/0	ACTIVE	Function Description							
GPIO0	OUT	-	GPU VID4							
GPIO1	OUT	-	GPU VID3							
GPIO2	OUT	н	Panel Back-Light brightness(PWM capable)							
GPIO3	OUT	н	Panel Power Enable							
GPIO4	OUT	н	Panel Back-Light On/Off (PWM)							
GPIO5	OUT	-	GPU VID1							
GPIO6	OUT	-	GPU VID2							
GPI07	OUT	N/A								
GPIO8	1/0	-	Thermal Catastrophic Over Temperature							
GPIO9	OUT	-	Thermal Alert							
GPIO10	OUT	-	Memory VREF Control							
GPIO11	OUT	-	GPU VIDO							
GPIO12	IN		AC Power Detect Input (10K pull low)							
GPIO13	OUT	-	GPU VID5							
GPIO14	OUT	N/A	·							
GPIO15	IN		Hot plug detect for IFP link C							
GPIO16	OUT	N/A								
GPIO17	IN	N/A								
GPIO18	IN		Hot Plug Detect for IFPE							
GPIO19	IN	N/A								



- 1. all power rail ramp up time should be larger than 40us
- 2. Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ



#### 1.all GPU power rails should be turned off within 10ms

## Performance Mode P0 TDP at Tj = 102 C\* (GDDR3)

	GPU (4)	Mem (1,5)	NVCLK /MCLK		NVVDD	)	FB\ (1.3	/DD :5V)	FBVD (GPU (1.35)	+Mem)	PCI E (1.05) (6)	xpress V)	I/O ar PLLV (1.8V)	DD	I/O ar PLLV (1.05)	DD	Oth (3.3	
Products	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N13P-GL 64bit 1GB GDDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD


Physical		Logical	Logical	Logical	Logical
Strapping pin	Power Rail	Strapping Bit3	Strapping Bit2	Strapping Bit1	Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_ CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V


	Device ID
N13P-GL (28nm)	??
N13M-GE (28nm)	???


GPU	FB Memory (GDDR3)		ROM_SO	ROM_SCLK	ROM_SI	STRAP2	STRAP1	STRAP0
N13P-GL N13M-GE	Samsung 2500MHz	K4G10325FG-HC04						
		32Mx32	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K
	Hynix 2500MHz	H5GQ1H24BFR-T2C						
		32Mx32	PD 10K	PD 15K	PD 15K	PU 20K	PD 35K	PU 45K
	Samsung 2500MHz	K4G20325FG-HC04						
		64Mx32	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K
	Hynix	H5GQ2H24MFR-T2C						
	2500MHz	64Mx32	PD 10K	PD 15K	PD 20K	PU 20K	PD 35K	PU 45K


X76


Security Classification	Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	VGA Notes List					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL				Size	Document Number	ısı			Rev	
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS				Cus					0.2	
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Tuesday Eshruany 14, 2012	Shoot	4 .	f 60		


































THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTINUS CONFIDENTIAL AND ITAME SECRET HEFORMATION. THIS SHEET MY NOTE BET RANGERED FROM THE CUSTORY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


PCH (3/9) DMI,FDI,PM,


Tuesday, February 14, 2012 Sheet 16 of

Document Number LA-7981P Rev 0.2













Voltage Rail	Voltage	S0 Iccmax Current (
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VecIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VCCRTC	3.3	6 uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VecssC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04


Security Classification	Compal Secret Data				Compal Electronics, Inc.					
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DCII (7/0) DUD					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL. AND TRADE SECRET BY INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RID. MAY BE USED BY ON PESCUSSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.				Size Custor	LA-/901F				F	Rev 0.2
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, February 14, 2012	Sheet	20	of	60	













































#### Mini-Express Card for WLAN/WiMAX(Half) +3VS WLAN +3VALW +1.5VS CONN +3VS 80mil +3VS\_WLAN .16 C548@ C547 Mini-Express Card(WLAN/WiMAX) 4.7U\_0603\_6.3V6K 0.1U 0402 16V4Z C544 (8) +1.5VS 0.1U\_0402\_16V4Z 0.1U\_0402\_16V4Z JUMP 43X79 <16,37,45> PCIE\_WAKE# <40> BT ACTIVE WAKE# 3.3V GND 1.5V NC NC +1.5VS CONN <19,40> PCH BT ON# NC CLKREO# 9 GND <19> BT DISABLE <15> CLK PCIE WLAN1# REFCLK-<15> CLK\_FCIE\_WEAN1# 13 14 NC NC REFCLK+ 15 GND NC GND 19 NC @1 R498 R02 0 0402 5% 20 PCH\_WL\_OFF# <18> PLT\_RST# <18,23,37,42,45> 21 GND PERST# 22 +3.3Vaux 24 22 23 O+3VALV <15> PCIE\_PRX\_DTX\_N2 PERn0 25 PERp0 0 0402 5% GND 28 <15> PCIE\_PRX\_DTX\_P2 27 PERp0 GND GND GND PETn0 +1.5V SMB\_CLK 30 SMB\_CLK\_S3 <12,13,15> <15> PCIE\_PTX\_C\_DRX\_N2 SMB\_DATA\_S3 <12,13,15> SMB\_DATA 33 PETP 33 PETP 35 GND NC <15> PCIE PTX C DRX P2 PETp0 GND USB20 N10 <18> +3VS\_WLAN 38 >USB20 P10 <18> NC NC USB\_D+ GND 40 41 R503 2 @ 1 0 0402 5% R504 2 @ 1 0 0402 5% WLAN\_LED# NC NC LED WWAN# LED\_WLAN# 44 100 0402 1% × 45 NC × 47 NC LED\_WPAN# 46 × +1.5V 48 49 NC <42,43> EC\_TX <42,43> EC\_RX GND 51 NC 52 +3.3V ŶR506 100\_0402\_1% GND GND TAITW PFPET0-AFGLBG1ZZ4N0 For EC to detect debug card insert. 100K\_0402\_5% Reserve for SW mini-pcie debug card. Series resistors closed to KBC side. LPC FRAME# <14.42> 2 0 0402 5% LPC\_AD3 <14,42> 2 0 0402 5% 2 0 0402 5% >LPC AD2 <14,42> >LPC\_AD0 <14,42><sub>PLT\_RST#</sub> CLK\_PCI\_DB <18> Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Title Issued Date Deciphered Date Mini-Card/NEW Card/SIM THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL Size AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS 0.2 LA-7981P MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Tuesday, February 14, 2012














CX20671 High Definition Audio Codec SoC With Integrated Class-D Stereo Amplifier. An integrated 5 V to 3.3 V Low-dropout voltage regulator (LDO). An integrated 3.3 V to 1.8V Low-dropout voltage regulator (LDO). HDA\_RST\_AUDIO# EMI HDA\_SYNC\_AUDIO 1 R515 2 HDA\_BITCLK\_AUDIO 0\_0402\_5% HDA\_RST\_AUDIO# -O +LDO\_OUT\_3.3V AVDD 3.3 pinis output of C641 @ internal LDO. NOT connect 100P\_0402\_50V8J to external supply. Layout Note:Path from +5VS to LPWR\_5.0 RPWR 5.0 must be very low resistance (<0.01 ohms) ESD Reserve R527 0 0402 5% R528 @ 2 0\_0402\_5% Sense resistors must be 10 mils connected same power that is used for VAUX 3.3 R458 1 2 5.11K\_0402\_1% #0 E E Please bypass caps very close to device. +MICBIASB <14> HDA\_RST\_AUDIO# 2K\_0402\_5% 5 8 8 SYNC 5 SDATA\_IN 5 SDATA\_OUT <14> HDA\_BITCLK\_AUDIO 2 ~ 1 | 0\_0402\_5% \_\_2\_\_\_\_\_2.2U\_0603\_6.3V4Z <14> HDA\_SYNC\_AUDIO <14> HDA\_SDIN0 <14> HDA\_SDOUT\_AUDIO R495 1 2 33\_0402\_5% R490 & R700 for App & Nokia combo ear phone un-pop R517 100 0402 1% EXT\_MIC <43> PC BEEP 2.2U\_0603\_6.3V4Z PC BEEP <43> CX\_GPIO0 <42> EAPD <42> EC\_MUTE# EAPD active low 0=power down ex AMP Changed from 5.1ohm to 15ohm for "zi zi"noise. MIC\_CLK 1=power up ex AMP Internal SPEAKER 1 2 C635 1U\_0603\_10V4Z Combo Jack detect (normal close) GND1 & GND2 on layout CX20671-21Z QFN40 6X6 R516 @ 1 2 0\_0402\_5% Q75 BSS138LT1G\_SOT-23-3 33K\_0402\_5% GND GNDA ±5VS PLUG\_IN\_R 1U 0402 6.3V6K R724 10K\_0402\_5% PLUG\_IN\_R PC Beep R182 47K 0402 5% EC Beep <42> BEEP# 1 2 C619 0.1U 0402 16V42 **-1**~@^ C630 1 2PC\_BEEP1 C612 0.1U\_0402\_16V42 33\_0402\_5% 0.1U\_0402\_16V4Z R480 10K\_0402\_5% Place colose to Codec chip close to Codec JSPK1 ME@ 2.2K\_0402\_5% wide 30MIL C633 1 2 2.2U\_0603\_6.3V4Z MIC\_INR ACES 88231-0400 R02 TVNST52302AB0 C/C SOT523 D71 @ TVNST52302AB0 C/C SOT523 Security Classification Compal Secret Data Compal Electronics, Inc. 2012/07/11 2011/06/15 Issued Date Deciphered Date CX20671 Codeo THIS SHEET OF ENGINEERING DAWNING IS THE PROPRIETIANY PROPRIETY OF COMPAL BLEETHOMES, MC. AND CONTAINS, COMPRISHING OF THIS OF THE PROPRIETION SHEET AND WORSE THE TRANSPERSOR FROM THE CUSTOMY OF THE COMPRISH TOWNSHOOD OF AND DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL BLEETHOMES, MC. NEITHER THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DESCUSSED TO ANTHER PARTY WHITTEN PROP WITHOUT PROOF WRITER HOUSENED FOR ELECTRONES, MC. LA-7981P , February 14, 2012 Sheet 41 of






















Security Classification Compal Secret Data				Compal Electronics, In	nc.
Issued Date	2010/01/25	Title DIVID DOLLA (IV. D. ( )	/D 1		
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	PRAWING IS THE PROPRIETARY PROPERTY OF C NATION. THIS SHEET MAY NOT BE TRANSFERE OF THE REPORT OF THE PROPERTY	PWR DCIN / Vin Detect Size Document Number Custor C38-G Series Chief Rive Date: Tuesday February 14: 2012 Sheet	Rev		


























DC 35W GT2 VID1=1.23V R\_LL=3.9m ohm

IccMax=33A lcc\_Dyn=20.2A lcc\_TDC=21.5A OCP~40A

IccMax=46A

lcc\_Dyn=37A

Icc\_TDC=38A R\_LL=3.9m ohm

OCP~55A

Security Classification					Compal Electronics, Inc.					
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Title	PWR-CPU CORE					
	G DRAWING IS THE PROPRIETARY PROPERTY O			Size	Document		U_COKE			Rev
DEPARTMENT EXCEPT AS A	ND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD EPARTIMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE MORMATION IT CONTROL AND BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.					C38-G	series Chief l	River S	chemati	
	· · · · · · · · · · · · · · · · · · ·			Date:	Tuesda	sy, February 14, 2013	2 Sheet	56	of 6	

Icc TDC=52A


OCP~110A


R LL=1.9m ohm


Icc\_TDC=36A

OCP~65A

R LL=1.9m ohm







Tuesday, February 14, 2012

Security Classification	sued Date 2008/09/15 Deciphered Date 2012/07/11  EET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL			Compal Secret Data Compal Electronic					
Issued Date	2008/09/15	Deciphered Date	2012/07/11	Title					
THIS SHEET OF ENGINEERING	DRAWING IS THE PROPRIETARY PROPERTY OF		PWR - PROCESSOR DECOUPLING    Document Number   Processor   Proces	Rev					
	ATION, THIS SHEET MAY NOT BE TRANSFERE	Oize	C38-G series Chief River Schematic	0.1					

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Page 1 of 1 Version change list (P.I.R. List) for PWR Reason for change P*G*# Modify List Phase Item Date add PR865 for ISL62883 one phase solution and unpop for two phase solution.  $\,$ 2011.08.29 DVT add PR865 1 unpop PR315, PR316 for SMBus SPEC. 2011.08.29 DVT unpop PR315,PR316 2 P49 P54 2011.10.14 DVT2 3 delet PSI#\_VGA for NV chip. change NTC\_V pull high voltage from +3VLP to +3VALW 5 8 9 10 11 12 13 14 15

16 17

Security Classification				Compal Electronics, Inc.
Issued Date	2009/01/06	Deciphered Date	2012/07/11	Title DID (DMD)
AND TRADE SECRET INFORMAT DEPARTMENT EXCEPT AS AU	DRAWING IS THE PROPRIETARY PROPERTY OF TION. THIS SHEET MAY NOT BE TRANSFERED F THORIZED BY COMPAL ELECTRONICS, INC. I SED TO ANY THIRD PARTY WITHOUT PRIOR I	PIR (PWR) Size   Document Number   Custym   C38-G   Series Chief River Schematic   0.1		

#### **COMPAL CONFIDENTIAL** MODEL NAME: Power Sequence Block Diagram **PCB NAME:** LA-7981P **REVISION:** 2011/07/13 **DATE:** MODE +3V\_PCH +5V PCH PU30<sup>2</sup> **PU40** +3VALW BATT +5VALW MODE (B1) (B4) PCH PWROK (B2 (14) VGATE SYS PWROK EC 11 PQ2 PCH\_RSMRST#\_R PM\_DRAM\_PWRGD **PCH** (A5) (B7) PBTN\_OUT# H\_CPUPWRGD (13) SVID **CPU** EC\_ON PM SLP S3# PLT RST# PM\_SLP\_S4# PM SLP S5# PM\_SLP\_SUS# DGPU\_PWROK SYSON 7 SYSON# +1.5V **PU501** SUSP#,SUSP PU601 **U38** (8b) +VCC SA +5VS PU702 **U39** +V1.05S +3VS **DGPU** PU602 **Q8** +V1.05S\_VCCP +1.5VS **PU701** +0.75VS SA\_PGOOD 8a 13) SVID VR\_ON PU901 +VCC\_CORI 14 VGATE Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Deciphered Date Power sequence THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTINUES CONFIDENTIAL AND TRADE SCIENT INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PROOF WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev 0.2 LA-7981P Tuesday, February 14, 2012 Sheet 59 of 60

## Version change list (P.I.R. List)

## Page 1 of 2 for HW PIR

Item	Reason for change	PG#	Modify List	Date	Phase
1	GPU 13M GPU Device loss (Pcie lan x8 issue)	8	Add R43		DVT
2	HDD no function	40	Add R550		DVT
3	10/100 lan no function & change to overclocking mode	37	ADD R1372 ; DEL R31	+	DVT
4	For DGPU_PWROK leakage issue.(Let timing +5VS > +3VS)	46	Change C726 from 0.1uF to 0.01uF		TVD
5	For S3 can't wake up	10	Change R56 from 15K to 4.7K change R885 from 0 ohm to 15K		DVT
6	Can unstuff RV66 for N13P-GL & as NV DG	27	RV66 change to N13M@		DVT
7	GPU N13P-GL QS sample change strap	32	RV94 change from 45.3K to 10K		rvd
8	PCH 25Mhz for vender crystal test report change CL to 12pF	15	C196;C197		TVD
9	GPU 27Mhz for vender crystal test report change CL to 15pF	23	CV37;CV38	+	rVd
10	EC_LID_OUT# internal PD 20K, follow ORB change R230 from 10k to 1K	19	R230		DV
11	For GPIO70;GPIO71 voltage level issue ( internal Pull High 20k )	19	R705;R706 Change from 10K to 200K	+	DV
12	for DVT board ID Change R695 from 33k to 18k	42	R695		DV
13	LAN Surge test fail change P/N from SP050006E00 to SP050006W00	27	T1;T2		DV
14	Del ODD Power Control function component	40	R568;Q100;R675;C607;Q99		רעם
15	AO4430L(SB000007010)EOL Change to AO4304 (SB00000RV00)	46	U49		rvd
16	Del (PCH AUX Power) Reserve component no use	46	C780;C781;C782;C783;R778;Q120;U40		רעם
 17	PCH(U4) P/N Change from SA00004NQ30 to SA00004NQ80	14	U4		יעם די
18	NV-GPU (U65)P/N change N13M from SA00004V000 to SA00004V010 N13P Keep SA000051A00	23	u65		rVd
19	EXT USB 3.0 IC PCIE_WAKE# ; CLKREQ_USB30# leakage on S4	45	Swap Q125;Q121 pin1 & pin3		רעם
20	No function	45	DEL R769		יעם די
21	add LAN LDO mode function	37;38	ADD R65;R596;R1449;R1380		יעם
22	USB_OCO# Share with USB_OC4# due to same power switch	18	short USB_OC0#;USB_OC4# ; del R267		יעם די
 23	Add Capsensor B/D Conn. For best buy use	42	ADD JCAP1 Conn.		DVT

Security Classification						Compal 1	Electron	ics.	Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HW-PIR1							
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	ISSUED Date 2011/00/15 Deciphered Date 2012/07/11  Deciphered Date 2012/07/11  Deciphered Date 2012/07/11  Deciphered Date 2012/07/11  This sheet of engineering drawing is the prophietary property of compal lelectronics, inc. and contains continued that the compact of the compact data						-7981P	60	of	60	Rev 0.1

## Version change list (P.I.R. List)

#### Page 2 of 2 for HW PIR

Item	Reason for change	PG#	Modify List	Date	Phase
24	L1 change to 1 ohm R	20	L1 change to R footprint		DVT
25	Reserve 0 ohm for CMOS Camera shake	33	add R296 0 ohm		DVT
26	Reserve 0 ohm for U49 MOS VGS 20V will burn out issue	46	add R784 0 ohm		DVT
27	For HDD +5VS Power plant del C601; change C598 pin1 power name for good power plant	40	change from +5VS to +5V_HDD ;DEL C601		DVT
28	For Audio jack support APPLE and NOKIA function Reserve	43	add R684;R685;R688;R686 Oohm R		DVT
29	For standard part cost down change 10uF 0805 type to 0603 type		C124;C125;C126;C127;C130;C221;C215;C395; C231;C519;C937;C953;C954;C591;C608;C602; C720;C721;C723;C724;C782;C783;C717;C718; C856;C852;C851;C853		DVT
30	change Crystal foot print follow standard parts from 5032 to 3225 package	15;23; 37	Y2;Y6;YV1		DVT
31	change Oohm to short-pad (R0402_Oohm)	7;8; 10;15 16;20; 33;36; 40;43	R40;R60;R77;R144;R190;R193;R198;R181;R185; R265;R538;R498;R500;R583;R614		DVT
32	Reserve BT_DISABLE (GPI022) for combo card(BT+WLAN)	19	ADD R892;R897		DVI
33	U35;U36 Change footprint without thermal PAD type	44;45	U35;U36		DVT
34	PU 10K with 3V3 on N13P-GL/ for CEC signal	24	RV230		DVT
35	VGA_GPIO3;VGA_GPIO16 change connect DPRSLPVR_VGA to PSI#_VGA	23;54	RV113;RV114		TVD
36	Fix VGA power on CLKREQ has drop (QV2 gate add 0.1uF)	23	CV42		DVT
37	LED5 和LED2 Location sawp ; Location name D9 change to LED6	43	LED2;LED5;LED6		DVT
38	For Lan surge fail add 0 ohm on MDO2-;MDO2+;MDO3-;MDO3+	38	R304;R305;R306;R307		DVT
39	Change UV2 PN from SA007080B90 to SA000000H00	23	UV2	09/28	DVT
40	Change 2M BIOS ROM from SA00003F000 to SA00003F010	14	U6	09/29	DVT
41	Correct PCIE_PRX_DTX_P4/N4 of U32 (SWAP)	45	U32	10/03	DVT
42	Reserve +5VS to JCR1, add R689 ,R690	43	R689 (@),R690	10/03	DVT
43	Undate Dower sheet of 1003 version	47~58	†	10/04	

Update Power sheet of 1003 version 47~58

Security Classification	7					Compal E	lectron	ics.	Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	HW-PIR2							
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	ISSUEG DATE  DESPITE SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIMISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET MORT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO JAVY THIRD PARTY WITHOUT PRIOR WRITTEN CONSERNI OF COMPAL ELECTRONICS, INC.					Number	7981P	61	of.	60	Rev 0.1

# Version change list (P.I.R. List)

## Page 3 of 3 for HW PIR

Item	Reason for change	PG#	Modify List	Date	Phase
44	CPU Symbol Update	5,6,7, 8,9,10,11	Location : Jcpul		PVT
45	Change 10P 50V Cap from 1206 to 0603	38	Location : C973		PVT
46	S3 Reduction	53	Reserve PR719 for 0.75V		PVT
47	LAN CO-lay x1 GDT & 75ohm	38	Location: R308,R304,R305,R306,R307,DL1,DL2,D	L3,DL4	PVT
48	R750 for Power request	42	Location :R750		PVT
49	JUSB3 From 4PIN TO 6 PIN FOR VOLTAGE DROP	44	Location : JUSB3		PVT
50	Add C535 100pF on +3VLP for ESD request - Pony	42	Location : C535		PVT
51	FOR TP POWER SOLUTION	42	Location : R598.R603		PVT2
52	FOR POWER REQUEST	42	Location: R738		PVT2
52	Change C from 0.22Uf to 0.11uF	5 23	Location: C1,c2,c3,c4,c5,C6,C7,C8,c9,C10,		SVT
		_l	<del> </del>		L

Security Classification					Compal Electronics. Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title HW-PIR2		
AND TRADE SECRET INFORM. DEPARTMENT EXCEPT AS AU	PRAWING IS THE PROPRIETARY PROPERTY OF C ATION. THIS SHEET MAY NOT BE TRANSFERI THORIZED BY COMPAL ELECTRONICS, INC. I OSED TO ANY THIRD PARTY WITHOUT PR	Size Custon	Document Number LA-7981P	Rev 0.1		
			,	Date:	Tuesday, February 14, 2012 Sheet 62 of 60	