

Compal Confidential

Model Name : P5WE0  
File Name : LA-6901P  
BOM P/N:43

Compal Confidential

P5WE0 M/B Schematics Document


Intel Sandy Bridge Processor with DDRIII + Cougar Point PCH  
Nvidia N12P GS/GV

2010-08-11

REV : 0 . 1

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	P5WE0 M/B LA-6901P Schematic	
				Date	Friday, August 27, 2010	Sheet 1 of 59

Fan Control  
page 38



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/08/11		Deciphered Date		2011/08/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			Block Diagrams		
				Size		Document Number		Rev	
				Customer		P5WE0 M/B LA-6901P Schematic		0.1	
				Date		Friday, August 27, 2010		Sheet 2 of 58	

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

### EC SM Bus2 address

### PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

#### 3G & BT & USB30 & USB20 Config

3G SKU: 3G@      USB30 SKU: USB30@      OPTIMUS SKU: OPT@  
BT SKU: BT@      USB20 SKU: USB20@      Non-OPTIMUS SKU: NOPT@  
LAN Chip A0 version: A0@  
LAN chip B0 Version: B0@

#### BOM Config

UMA Only: BT@/3G@/USB30@/UMA@/UMAO@/NOPT@/A0@  
OPTIMUS: BT@/3G@/USB30@/UMA@/DIS@/X76@/OPT@/A0@  
DIS Only: BT@/3G@/USB30@/DISO@/DIS@/X76@/NOPT@/A0@

#### VRAM BOM Config

X76\*\*\*BOL01: Samsung  
X76\*\*\*BOL02: Hynix

VRAM P/N :  
Samsung : SA000035700 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA 96P)  
Hynix : SA000032400 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA 1.5V )

WWW.MANUALS.CLAN.SU

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

EVT  
DVT  
PVT  
Pre-MP

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

### BTO Option Table



BTO Item	BOM Structure
UMA Only	UMAO@
UMA with OPTIMUS	UMA@
Dis with OPTIMUS	DIS@
DIS Only	DISO@
OPTIMUS	OPT@
Non-OPTIMUS	NOPT@
3G	3G@
Blue Tooth	BT@
USB2.0	USB20@
USB3.0	USB30@
VRAM	X76@
Connector	CONN@
Unpop	@
LAN Chip A0 version	A0@
LAN Chip B0 version	B0@

### USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB/B (Right Side)
		2	USB 2.0 & USB3.0 Conn.
	UHCI1	3	
		4	
		5	
EHCI2	UHCI2	6	
		7	
		8	Mini Card 1(WLAN)
	UHCI3	9	3G/B(WWAN)
		10	Camera
		11	Mini Card 2(Reserved)
	UHCI6	12	SIM Card (3G/B)
		13	Blue Tooth

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	P5WE0 M/B LA-6901P Schematic	0.1
				Date	Friday, August 27, 2010	Sheet 3 of 58


eDP\_COMPPIO and ICOMPO signals should be shorted near balls,  
Trace Width for EDP\_COMPPIO=4mils,  
EDP\_ICOMPO=12mils,  
and both length less than 500 mils...  
should not be left floating  
,even if disable eDP function...




Sandy Bridge\_rPGA\_Rev0p61  
CONN@

# PCI EXPRESS\* - GRAPHICS

PEG\_ICOMPI  
PEG\_ICOMPO  
PEG\_RCOMPO




PEG\_ICOMPI and PEG\_RCOMPO signals should be shorted and routed,  
max length = 500 mils, trace width=4mils  
PEG\_ICOMPO signals should be routed with - max  
length = 500 mils, trace width=12mils  
spacing = 15mils




Typ- suggest 220nF. The change in AC capacitor  
value from 100nF to 220nF is to enable  
compatibility with future platforms having PCIe  
Gen3 (8GT/s)

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	<b>PROCESSOR(1/7) DMI,FDI,PEG</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number <b>P5WE0 M/B LA-6901P Schematic</b>
				Date	Friday, August 27, 2010
				Sheet	4 of 59




Place near JXDP1




SNB\_IVB# had changed the name to PROC\_SELECT#, function for future platform, connect to the DF\_TVS strap on the PCH


#### Processor Pullups




#### Buffered reset to CPU



RESET#: 都ok後請CPU做reset



#### JCPU1B



Sandy Bridge\_PGA\_Rev0p61 CONN@

#### MISC

#### THERMAL

#### PWR MANAGEMENT

#### CLOCKS


#### DDR3

#### JTAG & BPM

#### MISC


#### DDR3

#### JTAG & BPM



If use External Graphic or use integrated without eDP  
DPLL\_REF\_SSCLK PD 1K\_5% to GND  
DPLL\_REF\_SSCLK# PH 1K\_5% to +1.05VS\_VTT



#### PU/PD for JTAG signals



ESD request...2010/07/27

Security Classification	Compal Secret Data	
Issued Date	2010/08/11	Deciphered Date
		2011/08/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		


Compal Electronics, Inc.	
PROCESSOR(2/7) PM,XDP,CLK	
Size	Document Number
Custom	P5WE0 M/B LA-6901P Schematic
Date	Friday, August 27, 2010
Sheet	5 of 59
Rev	0.1




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2010/08/11	Deciphered Date	2011/08/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PROCESSOR(3/7) DDRIII		
					Size	Document Number	Rev
					Date	Friday, August 27, 2010	Sheet
					P5WE0 M/B LA-6901P Schematic		




## CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>* 0: Lane Reversed</p>




Display Port Presence Strap	
CFG4	<p>* 1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>



PCIe Port Bifurcation Straps	
CFG[6:5]	<p>*11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</p>




PEG DEFER TRAINING	
CFG7	<p>1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>



Security Classification			Compal Secret Data		Title	
Issued Date	2010/08/11	Deciphered Date	2011/08/11		Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	PROCESSOR(47) RSVD,CFG	
					P5WE0 M/B LA-6901P Schematic	
				Date	Friday, August 27, 2010	Rev 0.1
				Sheet	7	of 59

JCPU1F




WWW.MANUALS.CLAN.SU






JCPU1H



Sandy Bridge\_rPGA\_Rev0p61

CONN@

JCPU1I





Sandy Bridge\_rPGA\_Rev0p61

CONN@



















31 PCH\_LCD\_CLK  
31 PCH\_LCD\_DATA




31 PCH\_TXCLK-  
31 PCH\_TXCLK+  
31 PCH\_TXOUT0-  
31 PCH\_TXOUT1-  
31 PCH\_TXOUT2-  
31 PCH\_TXOUT0+  
31 PCH\_TXOUT1+  
31 PCH\_TXOUT2+



Pull high at LVDS conn side.

32 PCH\_CRT\_B  
32 PCH\_CRT\_G  
32 PCH\_CRT\_R  
32 PCH\_CRT\_CLK  
32 PCH\_CRT\_DATA  
32 PCH\_CRT\_HSYNC  
32 PCH\_CRT\_VSYNC



U33D

L\_BKLTEN  
L\_VDD\_EN  
L\_BKLTCTL  
L\_DDC\_CLK  
L\_DDC\_DATA  
L\_CTRL\_CLK  
L\_CTRL\_DATA

AF37  
AF38  
AE48  
AE47

AK39  
AK40  
AN48  
AK47  
AK48  
AN47  
AN49  
AK49  
AK47

AF40  
AF39  
AH45  
AH47  
AF49  
AF45  
AH43  
AH49  
AF47  
AF43

N48  
P49  
T49

T39  
M40

M47  
M49

T43  
T42

COUGARPOINT\_FCBGA989-D

LVDS

LVDSA\_CLK#  
LVDSA\_CLK  
LVDSA\_DATA#0  
LVDSA\_DATA#1  
LVDSA\_DATA#2  
LVDSA\_DATA#3  
LVDSA\_DATA0  
LVDSA\_DATA1  
LVDSA\_DATA2  
LVDSA\_DATA3

LVDSB\_CLK#  
LVDSB\_CLK  
LVDSB\_DATA#0  
LVDSB\_DATA#1  
LVDSB\_DATA#2  
LVDSB\_DATA#3  
LVDSB\_DATA0  
LVDSB\_DATA1  
LVDSB\_DATA2  
LVDSB\_DATA3

CRT\_BLUE  
CRT\_GREEN  
CRT\_RED

CRT\_DDC\_CLK  
CRT\_DDC\_DATA

CRT\_HSYNC  
CRT\_VSYNC

DAC\_IREF  
CRT\_IRTN

COUGARPOINT\_FCBGA989-D

Digital Display Interface

SDVO\_TVCLKINN  
SDVO\_TVCLKINP  
SDVO\_STALLN  
SDVO\_STALLP  
SDVO\_INTN  
SDVO\_INTP

SDVO\_CTRLCLK  
SDVO\_CTRLDATA

DDPB\_AUXN  
DDPB\_AUXP  
DDPB\_HPD

DDPB\_0N  
DDPB\_0P  
DDPB\_1N  
DDPB\_1P  
DDPB\_2N  
DDPB\_2P  
DDPB\_3N  
DDPB\_3P

DDPC\_CTRLCLK  
DDPC\_CTRLDATA

DDPC\_AUXN  
DDPC\_AUXP  
DDPC\_HPD

DDPC\_0N  
DDPC\_0P  
DDPC\_1N  
DDPC\_1P  
DDPC\_2N  
DDPC\_2P  
DDPC\_3N  
DDPC\_3P

DDPD\_CTRLCLK  
DDPD\_CTRLDATA

DDPD\_AUXN  
DDPD\_AUXP  
DDPD\_HPD

DDPD\_0N  
DDPD\_0P  
DDPD\_1N  
DDPD\_1P  
DDPD\_2N  
DDPD\_2P  
DDPD\_3N  
DDPD\_3P

BB43  
BB45  
BE44  
BE44  
BE44  
BE42  
BE42  
BE42  
BE42

COUGARPOINT\_FCBGA989-D

SDVO\_CTRLDATA strap pull high at level shift page

P38 SDVO\_SCLK  
M39 SDVO\_SDATA

AT49  
AT47  
AT48

AV42 PCH\_DPB\_N0  
AV40 PCH\_DPB\_P0  
AV45 PCH\_DPB\_N1  
AV48 PCH\_DPB\_P1  
AV48 PCH\_DPB\_N2  
AV47 PCH\_DPB\_P2  
AV47 PCH\_DPB\_N3  
AV48 PCH\_DPB\_P3

P46  
P42

AP47  
AP49  
AT38

AY47  
AY49  
AY43  
AY45  
BA47  
BA48  
BB47  
BB49

M43  
M38

AT45  
AT43  
BH44

BB43  
BB45  
BE44  
BE44  
BE44  
BE42  
BE42  
BE42  
BE42

COUGARPOINT\_FCBGA989-D

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK

Compal Electronics, Inc.






PCH (4/9) LVDS,CRT,DP,HDMI

P5WE0 M/B LA-6901P Schematic


Friday, August 27, 2010

Sheet 16 of 39


Security Classification	Compal Secret Data			Title	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Date	Friday, August 27, 2010
				Sheet	16 of 39




MG 1.2 CRB1.0 PH 2.2K series 1K



GPIO28 HDA\_SYNC PH (PLL =+1.5VS)  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up  
★ H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable




Deep S4,S5 wake event signal  
RTC alarm,Power BTN,GPIO27  
PCH\_GPIO27 (Have internal Pull-High)  
Deep S4,S5 wake event signal  
No use PD to GND Check list1.0 P.70







3VS

	GPIO38 OPTIMUS_EN#
★ OPTIMUS	0
Non-OPTIMUS	1




GPIO24 Unmultiplexed  
NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.  
CRB1.0 PH10K to +3VALW



Project ID	GPIO69	GPIO70	GPIO71
★ P5WE0	0	0	0
P7YE0	0	0	0
x	0	1	0
x	0	1	1
x	1	0	0
x	0	0	1
x	0	1	0
x	0	1	1
x	1	0	0
x	1	0	1
x	1	1	0
x	1	1	1







VCC3\_3 = 266mA detal waiting for newest spec  
VCCDMI = 42mA detal waiting for newest spec

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	P5WE0 M/B LA-6901P Schematic
				Date	Friday, August 27, 2010
				Sheet	20 of 50






Security Classification		Compal Secret Data	
Issued Date	2010/08/11	Deciphered Date	2011/08/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Title		Compal Electronics, Inc.	
Size		PCH (9/9) VSS	
Document Number		PSWE0 M/B LA-6901P Schematic	
Date		Friday, August 27, 2010	
Sheet		21 of 58	
Rev		0.1	



# VRAM Interface




For GB2-128 & GB2b-128 colayout....



N12P-GS	strap0	strap1	strap2	ROM_SI	ROM_SO	ROM_SCLK
64MX16 Samsung SA000035700	H 45K	L 35K	L 25K	L 20K	L 10K	H 15K
64MX16 Hynix SA000032400	H 45K	L 35K	L 25K	L 15K	L 10K	H 15K
128MX16 Samsung	H 45K	L 35K	L 25K	L 45K	L 10K	H 15K
128MX16 Hynix SA00003VS10	H 45K	L 35K	L 25K	L 35K	L 10K	H 15K


GV@ R459  
45K 0402 1%

Strap 2 for GV1,  
Pull low 45K Ohm




Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	N12P POWER & GND 4/9	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PSWE0 M/B LA-6901P Schematic
				Rev	0.1
				Date	Friday, August 27, 2010
				ISheet	25 of 59








**64Mx16 DDR3 \*8==>1GB**



	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	N12P DDR3 6/9
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WE0 M/B LA-6901P Schematic
				Date	2010 August 31, 2010
				Sheet	97 of 98

**64Mx16 DDR3 \*8==>1GB**





LOW HIGH

**64Mx16 DDR3 \*8==>1GB**




# VRAM DDR3 chips (1GB)

64Mx16 DDR3 \*8==>1GB



23.29 DQMC[7..0] <-- DQMC[7..0]  
23.29 CMD[30..0] <-- CMD[30..0]  
23.29 DQSC[7..0] <-- DQSC[7..0]  
23.29 DQSC[7..0] <-- DQSC[7..0]  
23.29 MDC[63..0] <-- MDC[63..0]




## LCD POWER CIRCUIT






## LCD/LED PANEL Conn.



## UMA Only / Optimus




## Discrete ONLY




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.1
Customer: P5WE0 M/B LA-6901P Schematic				Sheet 31 of 59
Date: Friday, August 27, 2010				










## UMA




## DIS



NVDA Recommend 05/10




SM70001310 400ma 90ohm@100mhz DCR 0.3




INTEL use 619 Ohm for termination

NV use 499 Ohm for termination

Pull high at VGA side





## HDMI connector






## SATA HDD1 Conn.

CL 4.0 mm




## SATA ODD Conn.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	HDD & ODD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WE0 M/B LA-6901P Schematic
				Date	Friday, August 27, 2010
				Sheet	34 of 50





## LAN Connector





BOTH HAND: S X'FORM\_GST5009-D LF LAN, SP050006B00  
TIMAG:S X'FORM\_IH-160 LAN, SP050006F00

## Card Reader Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Size	Document Number	Custom	P5WE0 M/B LA-6901P Schematic	Rev	0.1
Date	Friday, August 27, 2010	Sheet	36	of	59


# For Wireless LAN




## Reserve




## For 3G / GPS To 3G Module Connect




**USB3.0 Conn.**



## USB/B Conn.




**BT Conn.**






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	USB / BT / USBB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Cust	P5WE0 M/B LA-6901P Schematic
				Date	Friday, August 27, 2010
				Sheet	38 of 50






**Board ID**  
Analog Board ID definition,  
Please see page 3.













**Latest design guide suggest change QE1 to 74LVC1G06.**





For EMI request

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> <b>EC ENE-KB930</b>	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED, BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
				<b>P5WE0 M/B LA-6901P Schematic</b>	
Date:	Friday, August 27, 2010	Sheet	39	of	50












## HD Audio Codec









SM010030010 200ma 120ohm@100mhz DCR 0.2




## Int. Speaker Conn.




Singatron 2SJ2326 DC021007151








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Customer		HD Audio Codec ALC271X	
Size		Document Number		P5WE0 M/B LA-6901P Schematic	
Date		Friday, August 27, 2010		Sheet 41 of 59	








### FAN Stand-Off





### JUSB3 Stand-Off






Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/08/11		Deciphered Date		2011/08/11			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				FAN & Screw Hole					
				Size		Document Number		Rev 0.1	
				Custom		P5WE0 M/B LA-6901P Schematic			
				Date		Friday, August 27, 2010		Sheet 42 of 59	

















14,17 DGPU\_PWR\_EN R140 0\_0402\_5% DIS@ VGA\_ON










Iada=0~4.74A (90W/19V=4.736A)

ADP\_I = 19.9\*Iadapter\*Rsense

CP = 85%\*Iada ; CP = 4.07A

PC181 reserve for EMI Isen solution




Ki  
 $V_{chlim} = I_{ref} \cdot (PR374 / (PR372 + PR374))$   
 $= I_{ref} \cdot (100K / (80.6K + 100K))$   
 $= I_{ref} \cdot 0.5537$   
 $I_{charge} = (165mV / PR369) \cdot (V_{chlim} / 3.3V)$   
 $= (165mV / 20m) \cdot (1/3.3V) \cdot I_{ref} \cdot 0.5537$   
 $= 1.3842 \cdot I_{ref}$   
 $I_{ref} = 0.7224 \cdot I_{charge} \Rightarrow Ki = 0.7224$

Kv  
 $R_{internal} = 514K$   $R_{ec} = 3K$   $R_1 = PR379 = 15.4K$   $R_2 = PR381 = 31.6K$   
 $R = 514K / (31.6K / ((15.4K + 3K) \cdot 11.372K))$   
 $r = 514K / (514K / (31.6K + 28.14K))$   
 $V_{cell} = 0.175 \cdot V_{adj} + 3.99V$   
 $4.2V = 0.175 \cdot V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$   
 $V_{adj} = V_{ref} \cdot (R / (R + 514K)) + CALIBRATE \cdot (r / (r + 514K))$   
 $1.1483 = CALIBRATE \cdot 0.6046 \Rightarrow CALIBRATE = 1.899$   
 $1.899 = (4.2 - (V_{cell} + A \cdot 0.175)) \cdot Kv = (4.2 - (4.2 + A \cdot 0.175)) \cdot Kv$   
 $A = V_{ref} \cdot (R / (R + 514K)) = 0.052$   
 $Kv = 9.451$

WWW.MANUALS.CLAN.SU

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	<b>PWR-CHARGER</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>PSWE0 M/B LA-6901P Schematic</b>	0.1
				Date	Friday, August 27, 2010	Sheet 47 of 60



PIN25 is floating , not GND  
(so it's fail for this circuit)  
-DVT-


+3.3VALWP  
Ipeak=5.78A ; 1.2Ipeak=6.94A; Imax=4.05A  
f=375KHz, L=4.7UH  
Rdson=15~18m ohm  
1/2Delta I = 1/2 \* (19-3) \* (3/19) / (375KHz\*4.7UH) = 0.716A  
Vlimit=10\*10^-6\*110Kohm/10=0.11V  
Ilimit=0.11/(18m\*1.2)~0.11/(15m)=6.34~9.13A  
Iocp=7.06A~9.85AA (7.06A>6.94A -> ok) -DVT-

TONSEL=VREF (1) SMPS1=300KHZ (+5VALWP)  
(2) SMPS2=375KHZ (+3VALWP)

+5VALWP  
Ipeak=7A ; 1.2Ipeak=8.4A; Imax=4.9A  
f=300KHz, L=4.7UH, Rentrip=154k ohm  
Rdson=15~18m ohm  
1/2Delta I = 1/2 \* (19-5) \* (5/19) / (300KHz\*4.7UH) = 1.306A  
Vlimit=10\*10^-6\*154Kohm/10=0.15V  
Ilimit=0.15/(18m\*1.2)~0.15/(15m)=7.13~10.26A  
Iocp=8.44~11.57A (8.44>8.4 -> OK)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	P5WE0 M/B LA-6901P Schematic 0.1
				Date	Friday, August 27, 2010
				Sheet	48 of 59





PJP2  
SUYIN\_200275GR008G13GZR



PH1 under CPU botten side :

CPU thermal protection at 92 degree C

Recovery at 72 degree C



38,39,43,45 SYSON

+5VALW

+1.5VP  
Ipeak=19.53A; 1.2Ipeak=23.44A ; Imax=13.67A  
Rton=267K, Fsw=298KHz , Rdson=5.3~7mohm  
Rtrip=12K  
Iocp=18.17~28.98A



SYSON

+5VALW

+1.5VSDGPUP  
Ipeak=10.4A; 1.2Ipeak=12.48A ; Imax=7.28A  
Rton=267K, Fsw=298KHz , Rdson=4.5~5.6mohm  
Rtrip=10K  
Iocp=14.68~26.29A

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/13	Deciphered Date	2011/07/13	Title	<b>PWR-+1.5VP/+1.5VSDGPU</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	<b>PSWE0 M/B LA-6901P Schematic</b>
				Date	Rev
				Friday, August 27, 2010	0.1
				Sheet	50 of 59






VID[0]	VID[1]	VCCSA Vout	Require on 2011/ 2012 Required
0	0	0.9 V	Yes/Yes
0	1	0.8 V	Yes/Yes
1	1	0.75V	No/Yes
1	1	0.65V	No/Yes

Note: Use VCCSA\_SEL to switch High & Low Level for VID[1] (ie. VCCSA\_SEL) due to the VID[0] is don't care for this setting.

+VCCSA  
Ipeak=6A, Imax=4.2A, 1.2Ipeak=7.2A  
DCR= 9 m(typ)-10 m(max)  
Rlimit=12K, Rdson=15-18mohm  
Ilimit=10uA  
Iocp=Rlimit/Rdson\*10\*(-5)= 7.59-10.654A

the resistor change from @ to pop component  
Add two jumpers on the HW's output cap of the +VCCSA's PIN(+) and PIN(-) to sense the feedback voltage for VCCSA\_SENSE & VSSA\_SENSE.





PC126



\*OCP setting value=71.5A

```
IAN.SU *OCP setting value=37A
```

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D

Item	Fixed Issue	Reason for change	Rev	PG#	Modify List	Date	Phase
1	Shut down for PWM3 pin floating	IF the PWM3 no used, please pull high it for +5VS and not floating	0.1	P.55	(1)Add PR638(0_0603_5%) between PWM3 and +5VS (2)connect the ISNG to +5VS	2010-03-29	DVT
2	OVP problem with PWR and HW side	If the HW side is 0V, through the jumper will cause the sense pin to over the votage setting and it may happen OVP problem.	0.1	P.55	Change the +VGFX_CORE to +VGFX_COREP	2010-03-29	DVT
3							

COMPAL ELECTRONICS


Title<Title>PIR POWER1

SizeA

Document NumberPAW00 (LA-6361P)

Rev0.1

Date:Friday, August 27, 2010Sheet55 of 59







WWW.MANUALS.CLAN.SU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/11	Deciphered Date	2011/08/11	Title	EE P.I.R (1)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.1
P5WE0 M/B LA-6901P Schematic				Date:	Friday, August 27, 2010
				Sheet	58 of 50

[illegible]