


Latitude3000 Schematic


Haswell-ULT

2013-3-15
REV : X00

DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed

UM		
		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Cover Page		
Size A3	Document Number Latitude300 Haswell	Rev X00
Date: Friday, March 15, 2013	Sheet 1	of 104


Latitude3000 Block Diagram



CHARGER		44
BQ24717		
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC		45
TPS51225		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5	
CPU Core Power		46,47
ISL95813		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DDR3L SUS		49
TPS51216		
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3 0D65V_S0	
CPU 1.05V		48
RT8237		
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	
CPU 1D5V_S0		51
TLV70215		
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
Switches		36 83
INPUTS	OUTPUTS	
1D35V_S3 5V_S5 3D3V_S5 VCCP_CPU 3D3V_S0	1D35V_S0 5V_S0 0D675V_S0 3D3V_S0 1D05V_VGA_S0 3D3V_VGA_S0 1D35V_VGA_S0	
PCB LAYER		
L1:Top L2:GND L3:Signal L4:Signal	L5:VCC L6:Signal L7:GND L8:Bottom	

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3


Document Number
Latitude300 Haswell

Rev
X00


Date: Friday, March 15, 2013

Sheet 3 of 104

SSID = CPU




SSID = CPU



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12~15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

UM



Title			CPU (RESERVED)	
Size	Document Number	Rev		
A3		Latitude300 Haswell		X00
Date:	Friday, March 15, 2013	Sheet	6	of 104

SSID = CPU




1127 130R change to 110R
1203 110R change to 130R


1127 Change net name of R703.2
from VR_SVID_ALERT# to
H CPU SVIDALRT#

Layout Note:



1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngth match<25mil



```
1127_modify
(follow EA40
```




1205 Add




SSID = CPU

CRT



SSID = CPU



- **Layout Note:**

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngth match<25mil

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size
A4


Document Number

Latitude300 HaswellRev
X00

Date: Friday, March 15, 2013

Sheet	9	of	104
-------	---	----	-----

SSID = CPU




UM



Title
Reserved

Size A3	Document Number Latitude300 Haswell	Rev X00
------------	---	-------------------

Date: Friday, March 15, 2013 Sheet 10 of 104




UM




Title			Reserved
Size	Document Number	Rev	
A3	Latitude300 Haswell	X00	
Date:	Friday, March 15, 2013	Sheet	11 of 104


SSID = MEMORY




Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34



Layout Note:
Place Close SO-DIMMA.





UM

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

M3

Size

A3

Document Number

Latitude300 Haswell


Date: Friday, March 15, 2013

Sheet 14 of 104

Rev

X00

SSID = CPU




SSID = PCH

PCIE Table

Port	Device	Share BUS
1	TBD	USB3.0_3
2	TBD	USB3.0_4
3	WLAN	
4	LAN	
5(4lane)	GPU	
6(4lane)	TBD	SATA0~3

USB 2.0 Table

Pair	Device
0	USB3.0 port1
1	USB3.0 Port2
2	USB2.0 Port3
3	TBD
4	CAMERA
5	WLAN
6	Touch Panel
7	Card Reader



- **Layout Note:**

1. USB_COMP using 50 ohm single-ended impedance
2. Isolation Spacing :15mil
3. Total trace length<500mil



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCIE/USB)

Size
A

Document Number


Latitude300 Haswell

Rev	X00
-----	-----

Date: Friday, March 15, 2013









Sheet 16 of 104

SSID = PCH




PCH strap pin:

On Die DSW VR Enable	
DSWODVREN	Low = Disable * High = Enable (default)




SSID = PCH


X01 3/7 Change value from test report




SSID = CPU





SSID = CPU





Sheet 21 of 104

SSID = PCH



UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A4



Document Number
Latitude300 Haswell

Rev
X00

Date: Friday, March 15, 2013


Sheet 22 of 104

SSID = PCH





```
SSID = Flash.ROM
```

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	O	O
72.25Q64.F01	O	O
72.25Q64.D01	O	O

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT



UM

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number


Latitude300 Haswell

Rev	
-----	--

Date: Friday, March 15, 2013


Sheet 25 of 104

SSID = Thermal





TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125





Fan controller1



SSID = AUDIO




Azalia I/F EMI




(Blanking)



UM

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013	Sheet 1	28 of	104

SSID = AUDIO




CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L_






LAN CHIP



10/100 Need Only need C3021, C3022, C3023, C3024 in Pin3, 8, 22, 30







40 mils



251mA





X00 3/7 Change value from test report





UM

SSID = LOM



100/GIGA LAN TransFormer




RJ45 CONN



1121 remove Switch(No support D3 cold)



Pin name	Net name
SD_DAT1	SD_MMC_DAT1
SP1	SD_WP/MS_DATA1
SP2	SD_MMC_DATA0/MS_DATA5
SP3	MMC_DATA7/MS_DATA4
SP4	MMC_DATA6/MS_DATA0
SP5	SD_MMC_CLK/MS_DATA2
SP6	MMC_DATA5/MS_DATA6
SP7	SD_MMC Command/MS_DATA3
SP8	MMC_DATA4/MS_DATA7
SP9	SD_MMC_DATA3/MS_CLK
SP10	SD_MMC_DATA2/MS_BS



UM

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5176

Size A4

Document Number


Latitude300 Haswell

Rev X00


Date: Friday, March 15, 2013

Sheet 32 of 104


SSID = SDIO



SD/MS/MMC Card Connector





For EMI Reserved







Layout Note:
please close U3201

1203 modify 10P change to 4.7P



SSID = USB



USB3.0 Port1





USB3.0 Port2




UM



Title			USB 3.0		
Size	Document Number	Rev			
A3	Latitude300 Haswell	X00			
Date:	Friday, March 15, 2013	Sheet	34	of	104




USB3.0 Port1



USB3.0 Port2

Right USB Power x1





UM

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB Power SW			
Size	Document Number Latitude300 Haswell		Rev X00
Date:	Friday, March 15, 2013	Sheet	35 of 104

```
SSID = Reset.Suspend
```


Power Good

ROSA Run Power




Layout Note:

Place Close SO-DIMM




UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title S3 Reduction Circuit			
Size A4	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013	Sheet 37		of 104

SSID = CPU

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (POWER1)

Size

Custom

Document Number

Latitude300 Haswell

Rev

X00

Date: Friday, March 15, 2013


Sheet 39 of 104

UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A3	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 40 of	104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell


Date: Friday, March 15, 2013

Rev
X00



Sheet 41 of 104

Reserved


```
SSID = PWR.Support
```



SSID = PWR.Support



Placement: Close to Batt Connector



75.03101.07D

2nd = 83.00099.K11
3rd = 83.00099.M11


75.03101.07D

2nd = 83.00099.K11
3rd = 83.00099.M11


75.03101.07D

2nd = 83.00099.K11
3rd = 83.00099.M11

UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title BATT CONN			
Size A4	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 43 of	104


```
SSID = PWR.Plane.Regulator_5v3p3v
```




I/P cap: CHIP CAP C 101 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP IND 3.3UH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap:CHIP CAP POL 220U 6.3V M.6.3*4.5 /Matsuki/ 17mohm / 77.52271.09L
H/S:SI5412 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S:SI5780 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

TPS51225 & TPS51285 Co-lay

	TPS51225	TPS51285
PR4510	45.3KK	9.09K
PR4511	110K	22.1K

I/P cap: CHIP CAP C 0U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOK 2.2U PCMC063T/2R2Mn 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap:CHIP CAP POLE 220U 6.3V M 6.3*4.5 /Matsuki/ 17mOhm / 77.52271.09L
H/S: SIS412 / 24mOhm/30mOhm4.5Vgs / 84.00412.037
L/S: SIS780 / 14.5mOhm/17.5mOhm4.5Vgs / 84.00780.037

```
SSID = CPU.Regulator
```




UM

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
TPS51622 CPUCORE(1/2)			
Size A3	Document Number		Rev
	Latitude300 Haswell		X00
Date:	Friday, March 15, 2013	Sheet 46 of	104

SSID = PWR.Plane.Regulator_1p05v



I/P cap: CHIP CAP C 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHOKE 2.2U PCMC063T-2R2MN 18~20mohm Isat =14Arms 68.2R210.20B
O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
H/S: SIS412DN-T1-GE3 / 24mOhm/30mOhm@4.5Vgs / 84.00412.037
L/S: SIS780DN-T1-GE3 / 14.5mOhm/17.5mOhm@4.5Vgs / 84.00780.037

$$V_{out} = 0.704V * (R1 + R2) / R2$$




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP IND 0.1UH M PCMC063T-R10MN 1.5-1.7mohm Isat =60Arms 68.R1010.10T
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
 H/S MOS: FET MOS SIS412DN-T1-GE3 NC 8P / 84.00412.037 / Rds(on)=24-30mohm @Vgs=4.5V
 L/S MOS: FET MOS SIS780DN-T1-GE3 NC POWERPAK 121 / 84.00780.037 / Rds(on)=14.5-17.5mohm @Vgs=4.5V


UM




UM			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Latitude300 Haswell</i>		Rev <i>X00</i>
Date:	Friday, March 15, 2013	Sheet 50 of	104

```
SSID = PWR.Plane.Regulator_1p5v
```

TLV70215 for 1D5V_S0



SY8208D for 1D35V_VGA_S0(1D5V)



Design Current=3.4A
OCP=8A



UM


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
RT9198 1D5V/SY8208D 1D5V(VGA)			
Size	Document Number		Rev
A3		Latitude300 Haswell	X00
Date:	Friday, March 15, 2013	Sheet 51 of	104








PIN	MB Connector	是否接線	PIN	Camera Module Conn
1	DGND	Y	8	DGND
2	USB_CAMERA_C (USB+)	Y	2	USB_CAMERA_C (USB+)
3	USB_CAMERA#_C (USB-)	Y	3	USB_CAMERA#_C (USB-)
4	DMIC_GND	Y	6	DMIC_GND
5	DMIC_CLK_C	Y	5	DMIC_CLK_C
6	DMIC_DATA_C	Y	7	DMIC_DATA_C
7	NC	N	1	NC
8	3D3V_CAMERA_S0	Y	4	3D3V_CAMERA_S0







UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDMI Level Shifter/Connector			
Size A3	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 54 of	104

[illegible]

The schematic diagram illustrates the DP to CRT interface circuit. It features three input lines: DP CRT R, DP CRT G, and DP CRT B. Each line passes through a 5R503 resistor and a 75R2F-2-GP2 connector. The signals then pass through 5R504 and 5R505 resistors. The R and G lines have additional 5R506 and 5R507 resistors. The signals are then connected to the CRT R, CRT G, and CRT B lines. The circuit includes several capacitors (C5503, C5504, C5505, C5506, C5507, C5508, C5509, C5510, C5511) and inductors (L5501, L5502, L5503). The output lines are labeled DP CRT HS and DP CRT VS.





LVDS Switch

Size A3	Document Number Latitude300 Haswell	Rev X00
------------	---	-------------------




Date: Friday, March 15, 2013	Sheet	55	of	104
------------------------------	-------	----	----	-----

SSID = SATA

SATA HDD Connector




ODD Connector



SSID = ESATA

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number
Latitude300 Haswell


Date: Friday, March 15, 2013

Rev
X00

Sheet 57 of 104

SSID = Wireless

Mini Card Connector(802.11a/b/g)



UM



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD(WLAN)/ITP CONN

Size
A4

Document Number

Latitude300 Haswell


Rev
X00

Date: Friday, March 15, 2013

Sheet 58 of 104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Rev
X00

Date: Friday, March 15, 2013


Sheet 59 of 104

Reserved




SSID = PCH

UM


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 60 of	104

SSID = User.Interface


FRONT POWER LED
Low actived from KBC GPIO




Wireless LED
Low actived from KBC GPIO




SATA HDD LED(White)
Low actived from PCH GPIO



Power button




Battery LED1 (AMBER_LED)
Low actived from KBC GPIO




Battery LED2 (WHITE_LED)
Low actived from KBC GPIO

SSID = KBC

Internal Keyboard Connector




CAP LED Control LOW acted from KBC GPIO



SSID = Touch.Pad

Touch Pad Connector



Refer "PN 510-002792-01 Rev 2 "
module spec

Pin number	Pin name
1	VDD
2	PS2_CLK
3	PS2_DATA
4	GND
5	SMBUS_CLK
6	SMBUS_DATA

UM

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size A3

Document Number




Latitude300 Haswell

Date: Friday, March 15, 2013


Sheet 62 of 104

Rev X00


SSID = User.Interface




SSID = User.Interface




UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Hall Sensor			
Size A4	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 64 of	104

SSID = DEBUG PORT




UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Dubug connector			
Size A4	Document Number Latitude300 Haswell		Rev X00
Date: Friday, March 15, 2013		Sheet 65 of	104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Rev
X00

Date: Friday, March 15, 2013

Sheet 66 of 104

1

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Date: Friday, March 15, 2013


Reserved


Rev
X00

Sheet 67 of 104


(Blanking)

UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Latitude300 Haswell		X00
Date: Friday, March 15, 2013	Sheet	68	of 104




UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.0 PORT			
Size	Document Number		Rev
A3	Latitude300 Haswell		X00
Date:	Friday, March 15, 2013		Sheet 69 of 104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Date: Friday, March 15, 2013

Rev
X00

Sheet 70 of 104

Reserved

(Blanking)

UM

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Latitude300 Haswell

Date: Friday, March 15, 2013


Sheet 71 of 104

Rev

X00

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell



Date: Friday, March 15, 2013

Rev
X00



Sheet 72 of 104

Reserved

LVDS Interface




HDMI Interface





GPU Package Type	PLL Rail	Capacitor Type	Footprint	Population	Location	
GB2-64 and GB4-128	PLL_VDD	100 nF	X7R	0402	Under GPU	
		22 μ F	X7R	0805	1	Near GPU
	Bead Type		30 Ω (ESR=0.010 for NI4E-GE; 0.05 for all others)	0402	1	Near GPU



GPU Package Type	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64, GB4-128 and GB3-256	SP_PLLVDD and -VDD_PLLVDD combined	100 nF X7R 4.7 μ F X5R 22 μ F X5R	0402 0402 0805	2 1 1	Under GPU Near GPU Near GPU
Bead Type					
180 Ω (ESR=0.2)			0603	1	Near GPU



Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed CK (MHz)	Memory Data Code Minimum	Status
128Mx16 DDR3	Micron	0x1	1.5 V/ 1.5 V	MT41J128M16JT-093G-K	1000	1234	Production ready
				MT41J128M16JT-107G-K	900	1150	Production ready
	Samsung	0x5	1.5 V/ 1.5 V	K4W2G1646E-BC1A	1000	1204	Production ready
				K4W2G1646E-BC11	900	1204	Production ready
	Hynix	0x6	1.5V/ 1.5V	H5TQ2G63DFR-110C	1000	11/A	Production ready
				H5TQ2G63DFR-111C	900	11/A	Production ready
		0xC	1.5V/ 1.5V	H5TQ2G63FFR-11C	1000	11/A	Post-production candidate

Configuration	Vendor	Strap	FBVDD/ FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Altimode	Status
256Mx16 DDR3	Samsung	0x3	1.5 V/ 1.5 V	K4W4G1646-HC11	900	N/A	Production ready
	Micron	0x1	1.5 V/ 1.5 V	MT41K256M16HA- 107C-E	900	N/A	Production ready
	Hynix	0x2	1.5V/ 1.5V	H5TC4G63AFR-11C	900	N/A	Production ready

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111




Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SUB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VEHOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists, Pull-down to GND (no display)
ROM_S0	VGA_DEVICE	10k Ω	Pull-down to GND
STRAP0	RAM_CFG[0]	10k Ω	See flora balzor
STRAP1	RAM_CFG[1]	10k Ω	See flora balzor
STRAP2	RAM_CFG[2]	10k Ω	See flora balzor
STRAP3	RAM_CFG[3]	10k Ω	See flora balzor
STRAP4	PCIE_MAX_SPEED	10k Ω	Pull-down to GND






	N14M-LP	N14M-GS	N14P-GV	N14P-GV2
Chip Part #	GK208-640 (Small package)	GK208-630 (Small package)	GK208-650 (Small package)	GK208-632 (Small package)
	GK208-740 (Big package)	GK208-730 (Big package)	GK208-750 (Big package)	GK208-732 (Big package)
Device ID	0x1291	0x1290	0x1294	0x1292

Circuit Pin Name	Logical stringing name: IOP00	Logical stringing name: IOP01	Logical stringing name: IOP02	Logical stringing name: IOP03	Logical stringing name: IOP04
ROM_002	1	0	0	0	0
ROM_01	RAMP0000	RAMP0001	RAMP0002	RAMP0003	RAMP0004
ROM_001	0	0	0	0	1
ROM_000	FREQ0	FREQ0	DATA_ALT_ADDR0	VGA_P0000	
	0	0	0	0	0
STRAP0	USER000	USER000	USER000	USER000	USER000
STRAP1	0	0	0	0	0
	SDIO_P00000000	SDIO_P00000001	SDIO_P00000002	SDIO_P00000003	SDIO_P00000004
STRAP2	0	0	0	0	0
	POL_P00000000	POL_P00000001	POL_P00000002	POL_P00000003	POL_P00000004
STRAP3	0	0	0	0	0
	SDIO_EXP0000	SDIO_EXP0001	SDIO_EXP0002	SDIO_EXP0003	SDIO_EXP0004
STRAP4	0	0	0	0	0
	RESERVED0	POL_P0001_CHANGE_SENS	POL_P0001_SPEED	DP_P01_000000	

	N14N-GE/-GL	Other N14x GPUs
Multi_Strap_Ref2_GND (Only on G82-64 package)	No Connect	N/A
Multi_Strap_Ref1_GND (Only on G82-64 package)	No Connect	N/A
Multi_Strap_Ref0_GND	No Connect	40-2k 1% to GND
Straze Mode Selected	Binary	Multi-Level







1D35V_VGA_S0

R7805
Do Not Stuff

OPS

R7804
Do Not Stuff

R7807
Do Not Stuff

C7805
OPS

C7806
OPS

FBA_VREF_0


FBA_VREF_FET_L

Q7801
Do Not Stuff
Do Not Stuff
2ND = 84.2N702.031

DY

GPI010_FBVREF >>>

Description



R7810
Do Not Stuff
OPS

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

GPU-VRAM1,2 (1/4)

Latitude300 Haswell

Rev	X00
-----	-----


Date: Friday, March 15, 2013 Sheet 78 of 104




FBA_CLK1P


R7914
Do Not Stuff
OPS

FBA_CLK1N





UM

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM5,6 (3/4)					
Size	Document Number				Rev
A3	Latitude300 Haswell				X00
Date:	Friday, March 15, 2013			Sheet	80 of 104





UM


			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
GPU-VRAM7,8 (4/4)					
Size	Document Number				Rev
A3	Latitude300 Haswell				X00
Date:	Friday, March 15, 2013			Sheet	81 of 104




NTC close Phase1 MOSFET



Phase1



I/P cap: 100 25V K8005 XSR/ 78.10622.511
MOS: Q1: Id=10A, Rds(on)=9.8-13.2 mohm / Q2: Id=17A, Rds(on)=3.6-5.2mohm 84.03669.037
Inductor: CHIP CHOKER 0.22mH PCMB063T-R22M0 2.5-3mohm Isat =34Arms 68.82210.20C
O/P cap: CHIP CAP POL 3300 2.5V M 6.3*4.5 2.3Arms Matsui/77.53371.18L



I/P cap: 100 25V K8005 XSR/ 78.10622.511
MOS: Q1: Id=10A, Rds(on)=9.8-13.2 mohm / Q2: Id=17A, Rds(on)=3.6-5.2mohm 84.03669.037
Inductor: CHIP CHOKER 0.22mH PCMB063T-R22M0 2.5-3mohm Isat =34Arms 68.82210.20C
O/P cap: CHIP CAP POL 3300 2.5V M 6.3*4.5 2.3Arms Matsui/77.53371.18L

EDC=45A
EDP=72A


TYPE	config	TDC	SDP	OCF	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14M-GE	C	35A	41A		39kohm	30kohm	3kohm	24kohm	3kohm	1.8nF
N14P-GV2	B	32A	55A		20kohm	20kohm	2kohm	18kohm	0ohm	2.7nF
N14P-GT	B	45A	75A		20kohm	20kohm	2kohm	18kohm	0ohm	2.7nF

Table 1. PWM-VID Spec and Component Values


PWM-VID Spec		Config A	Config B	Config C
Vmin	V	0.6	0.6	0.65
Vmax	V	1.2	1.2	1.15
Vboot	V	0.875	0.9	0.9
Voltage Step Vstep	mV	6.25	6.25	3.5
Number of Voltage Levels N	level	96	96	20
PWM Frequency F _{SW}	MHz	1.125	1.125	0.676
PWM Minimum Pulse Width T _{ONMIN}	ns	9.26	9.26	74
VID Transient Time T	us	<100	<100	<100
Component Value				
R1 (1%)	KΩ	39	20	39
R2 (1%)	KΩ	39	20	30
R3 (1%)	KΩ	1.5	2	3
R4 (1%)	KΩ	30	18	24
R5 (1%)	KΩ	1.5	0	3
C	nF	1.5	2.7	1.8

3D3V_VGA_S0
1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D35V_VGA_S0 should ramp-up before 1D05V_VGA_S0



1D35V_VGA_S0



CtX (pF)	Rise Time (µs) 10% - 90%, COUT = 0.1µF @ VIN; VOUT=0 ohm load							
	Typical values @ 25°C, 25V X7R 10% ceramic cap							
	5V	3.3V	1.8V	1.5V	1.2V	1.05V	1V	0.8V
0	107	72	46	41	36	34	33	29
220	425	276	146	122	103	91	88	74
270	489	316	172	139	121	107	104	84
470	774	487	272	224	181	159	154	123
680	1108	708	375	317	242	221	213	168
1000	1561	1007	546	441	364	314	299	234
2200	3600	2289	1240	1019	817	681	665	539
4700	7757	5092	2674	2203	1808	1592	1516	1177
10000	15700	10310	5601	4659	3674	3401	3197	2562

Table 1. Rise time vs. CtX value


UM

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **DISCRETE VGA POWER**

Size	Document Number	Rev
Custom	Latitude300 Haswell	X00

Date: Tuesday, March 19, 2013 Sheet 83 of 104




UM

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Latitude300 Haswell</i>		<i>X00</i>
Date:	Friday, March 15, 2013		Sheet 84 of 104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell


Date: Friday, March 15, 2013

Rev
X00


Sheet 85 of 104

Reserved

SSID = Mechanical



SSID = EMI




UM



Title		
UNUSED PARTS/EMI Capacitors		
Size	Document Number	Rev
A3	Latitude300 Haswell	X00
Date:	Friday, March 15, 2013	Sheet 86 of 104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Date: Friday, March 15, 2013


Rev
X00

Sheet 87 of 104

Reserved

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell


Rev
X00

Date: Friday, March 15, 2013

Sheet 88 of 104

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell

Date: Friday, March 15, 2013

Rev
X00

Sheet 89 of 104

Reserved

(Blanking)



(Blanking)

UM

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Latitude300 Haswell

Date: Friday, March 15, 2013


Sheet 91 of 104

Rev

X00

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Latitude300 Haswell

Date: Friday, March 15, 2013

Rev
X00

Sheet 92 of 104

Reserved




UM

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Express Card					
Size A3	Document Number				Rev X00
Date: Friday, March 15, 2013	Sheet	93	of	104	

(Blanking)

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Latitude300 Haswell


Rev
X00

Date: Friday, March 15, 2013

Sheet 94 of 104

(Blanking)

UM



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
Latitude300 Haswell



Rev
X00

Date: Friday, March 15, 2013


Sheet 95 of 104

SSID = XDP

CPU XDP



UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL


SizeA4

Document NumberLatitude300 Haswell


RevX00

Date: Friday, March 15, 2013Sheet96of104

Shark Bay Platform Power Sequence




N14P-GT Power-Up/Down Sequence






(DC mode)

Red Words: Controlled by EC GPIO




Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM







PCH SMBus Block Diagram




KBC SMBus Block Diagram



OAK Haswell CLK Block Diagram



Audio Block Diagram



Change notes -

[illegible]

UM	
----	--



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History	
Number	Rev

Size A3	Document Number Latitude300 Haswell	Rev X00
------------	---	-------------------

Document Number	Rev
-----------------	-----


Latitude300 Haswell	X00
---------------------	-----

Date:	Friday, March 15, 2013	Sheet	103	of	104
-------	------------------------	-------	-----	----	-----

Sheet	103	of	104
-------	-----	----	-----

VERSION	DATA	PAGE	Change Item
---------	------	------	-------------

UM



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number
Latitude300 Haswell

Rev
X00

Date: Friday, March 15, 2013Sheet 104 of 104