

# Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2009-10-12

REV : X00

*DY :None Installed*  
*UMA:UMA platform installed*  
*DIS:DIS platform installed*  
*Madisan:gDDR3 1GB platform installed*  
*Colay :Manual modify BOM*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Berry**

Rev

**X00**

Date: Wednesday, October 14, 2009

Sheet 1 of 92

1. Madison-LP; 1GB  
(64Mx16b\*8)
2. Park-XT; 512MB  
(64Mx16b\*4)  
(1 and 2 co-lay)

**Clock Generator**  
**SLG8SP585**

VRAM  
1GB/512MB

85, 86, 87, 88

***AMD Graphic***  
***Madison-LP / Park-XT***  
***(Discrete only)***

DDRIII 800/1066 Channel A

**DDR III**  
**800/1066**

**Slot 0**

DDRIII 800/1066 Channel B

**DDRIII**  
**800/1066**

*Slot 1*

PCIE x
USB x 1

1

PCIE x

**Mini-Card**  
**802.11a/b/g**

Realtek  
RTL8103T

RJ45  
CONN

CPU DC/DC	
ISL62883	4

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC  
TPS51218 4

INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

SYSTEM DC/DC  
BT8205B 4

INPUTS	OUTPUTS
	+5V AIW2

+PWR_SRC	+3.3V_RTC_LDO +5V_ALW +3.3V_ALW
----------	---------------------------------------

SYSTEM DC/DC  
TBS51116 5

INPUTS	OUTPUTS
	+1.5% CUS

+PWR_SRC	+1.5V_S0S +0.75V_DDR_VT +V_DDR_REF
----------	--

SYSTEM DC/DC  
TPS51611 5

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFX_CORE

VGA	8
-----	---

RT8208B	
INPUTS	OUTPUTS
DIN[7:0]	OUT[7:0]

**TI CHARGER**

BQ24745		45
INPUTS	OUTPUTS	

+DC_IN +PBATT	+PWR_SRC
------------------	----------

SYSTEM DC/DC  
APL5930 5

INPUTS	OUTPUTS
+3.3V ALW	+1.8V RUN

	+1.8V_RUN_VGA
<b>SYSTEM DC/DC</b>	

APL5930	
INPUTS	OUTPUTS

+1.5V_SUS	+1.0V_RUN_VGA
-----------	---------------

Switches	
INPUTS	OUTPUTS

+1.5V_SUS	+1.5V_RUN
+5V_ALW	+5V_RUN
+3.3V_ALW	+3.3V_RUN

PCB LAYER

```
L1:Top
L2:VCC
L3:Signal
```

L4:Signal  
L5:GND

L6:Bottom


**<Core Design>**

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title	<b>Block Diagram</b>
-------	----------------------

Size A3	Document Number <b>Berry</b>	Rev <b>X00</b>
------------	---------------------------------	-------------------


Date: Wednesday, October 14, 2009 Sheet 2 of 92



# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




<Core Design>

# Thermal Block Diagram



# Audio Block Diagram



## PCH Strapping

Calpella Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	<b>Reboot option at power-up</b> Default Mode: Internal weak Pull-down. <b>No Reboot Mode with TCO Disabled:</b> Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/GPIO55	<b>Default Mode:</b> Internal pull-up. <b>Low (0) = Top Block Swap Mode</b> (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	<b>High (1) = Integrated VRM is enabled</b> <b>Low (0) = Integrated VRM is disabled</b>
GNT0#, GNT1#/GPIO51	<b>Default (SPI):</b> Left both GNT0# and GNT1# floating. No pull up required. <b>Boot from PCI:</b> Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. <b>Boot from LPC:</b> Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	<b>Default - Internal pull-up.</b> <b>Low (0)</b> = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	<b>Default:</b> Do not pull low. <b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	<b>Enable iTPM:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable iTPM:</b> Left floating, no pull-down required.
NV_ALE	<b>Enable Danbury:</b> Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. <b>Disable Danbury:</b> Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN#/GPIO[33]	<b>Low (0):</b> Flash Descriptor Security will be overridden. <b>High (1) :</b> Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	<b>Default = Do not connect (floating)</b> <b>High(1)</b> = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. <b>Low (0)</b> = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

## PCIE Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	W-WAN
LANE5	RESERVED
LANE6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

## USB Table

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	RESERVED
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA

## SATA Table


SATA	
Pair	Device
0	HDD
1	ODD
2	HM55 no support
3	HM55 no support
4	ESATA
5	RESERVED

## Processor Strapping


Calpella Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	<b>Embedded DisplayPort Presence</b>	<b>1:</b> Disabled - No Physical Display Port attached to Embedded DisplayPort. <b>0:</b> Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	<b>PCI-Express Static Lane Reversal</b>	<b>1:</b> Normal Operation. <b>0:</b> Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	<b>PCI-Express Configuration Select</b>	<b>1:</b> Single PCI-Express Graphics <b>0:</b> Bifurcation enabled	1
CFG[7]	<b>Reserved - Temporarily used for early Clarksfield samples.</b>	<b>Clarksfield (only for early samples pre-ES1)</b> - Connect to GND with 3.01K Ohm/5% resistor <b>Note:</b> Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Table of Content</i></b>			
Size A3	Document Number <b>Berry</b>	Rev <b>X00</b>	
Date: Wednesday, October 14, 2009	Sheet 6	of	92


SSID = CLOCK



SSID = CPU







SSID = CPU

M\_A\_DQ[63..0] <<>> M\_A\_DQ[63..0]

M\_A\_BS0 <<>> AC3 SA\_BS0  
M\_A\_BS1 <<>> AB2 SA\_BS1  
M\_A\_BS2 <<>> U7 SA\_BS2

M\_A\_CAS# <<>> AE1C SA\_CAS#  
M\_A\_RAS# <<>> AB3C SA\_RAS#  
M\_A\_WE# <<>> AE3C SA\_WE#


CPU1C

3 OF 9

CLARKSFIELD

DDR SYSTEM MEMORY A

CLARKU1NF



M\_B\_DQ[63..0] <<>> M\_B\_DQ[63..0]

M\_A\_DM[7..0] <<>>  
M\_A\_DQS#[7..0] <<>>  
M\_A\_DQS[7..0] <<>>  
M\_A\_A[15..0] <<>>

M\_B\_BS0 <<>> AB1 SB\_BS0  
M\_B\_BS1 <<>> W5 SB\_BS1  
M\_B\_BS2 <<>> R7 SB\_BS2

M\_B\_CAS# <<>> AC5 SB\_CAS#  
M\_B\_RAS# <<>> Y7 SB\_RAS#  
M\_B\_WE# <<>> AC6 SB\_WE#

CPU1D

4 OF 9

CLARKSFIELD

DDR SYSTEM MEMORY - B

CLARKU1NF

<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DDR)**


Size: Document Number **Berry** Rev: **X00**

Date: Thursday, October 22, 2009 Sheet 10 of 92


**SSID = CPU**




PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation
	0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port




CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	<p>Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.</p> <p>Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.</p>




VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

SSID = CPU



SSID = CPU





<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		CPU (VCC_GFXCORE)		Rev
Size	Document Number	Berry		X00
Date:	Thursday, October 22, 2009	Sheet	13	of 92

SSID = CPU



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Date: Wednesday, October 14, 2009


Rev  
**X00**

Sheet 15 of 92

**Reserved**

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry**

Date:

Wednesday, October 14, 2009

Rev

**X00**

Sheet

16


of

92



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry**

Date:

Wednesday, October 14, 2009

Rev

X00

Sheet


17

of

92

**Reserved**


## SSID = MEMORY




**62.10017.P31**

SEC. 62.10017.P11

## SSID = MEMORY




**Note:**  
If SA0\_DIM0 = 0, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30  
  
If SA0\_DIM0 = 1, SA1\_DIM0 = 0  
SO-DIMMA SPD Address is 0xA2  
SO-DIMMA TS Address is 0x32



**Layout Note:**  
Place these Caps near  
SO-DIMMB.

**Note:**  
SO-DIMMB SPD Address is 0xA4  
SO-DIMMB TS Address is 0x34

**SO-DIMMB is placed farther from the Processor than SO-DIMMA**




SSID = PCH

DMI Termination Voltage	
NV_CLE	Set to Vss when low. Set to Vcc when high.


Danbury Technology:  
Disabled when Low.  
Enable when High.

USB	
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	X
4	CARD READER
5	BLUETOOTH
6	X
7	X
8	USB1 (I/O Board)
9	ESATA (I/O Board COMBO)
10	X
11	W-WAN (I/O Board)
12	X
13	CAMERA




5

**SSID = PCH**






**SSID = PCH**




SSID = PCH

INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs





**SSID = PCH**



### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

### **PCH (GPIO/CPU)**

Size

Document Number
-----------------


**Berry**

Rev	<b>X00</b>
-----	------------

Date: Thursday, October 22, 2009

Sheet 25 of 92

**SSID = PCH**



&lt;Core Design&gt;



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH (POWER1)**

Size	Document Number
------	-----------------


**Berry**

Date: Thursday, October 22, 2009

Sheet 26

Rev	<b>X00</b>
-----	------------

**SSID = PCH**



### <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**PCH (POWER2)**

Size	Document Number
------	-----------------

**Berry**

Rev

**YOC**

Date: Thursday, October 22, 2009

Sheet 2

92

SSID = PCH



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (VSS)**

Size	Document Number	Rev
	<b>Berry</b>	<b>X00</b>

Date: Wednesday, October 14, 2009 Sheet 28 of 92

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**


Date: Wednesday, October 14, 2009

Rev  
**X00**

Sheet 29 of 92


**Reserved**

SSID = AUDIO



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Rev  
**X00**

Date: Wednesday, October 14, 2009


Sheet 31 of 92

**Reserved**

(Blanking)

<Core Design>


<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size Custom	Document Number <b>Berry</b>		Rev <b>X00</b>
Date:	Wednesday, October 14, 2009		Sheet 32 of 92

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size	Document Number	Rev	
Custom	<b><i>Berry</i></b>	<b><i>X00</i></b>	
Date:	Wednesday, October 14, 2009	Sheet 32 of 32	



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Date: Wednesday, October 14, 2009


Rev  
**X00**

Sheet 33 of 92

Reserved

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry**

Date:

Wednesday, October 14, 2009

Rev

**X00**

Sheet

34


of

92

**Reserved**

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Date: Wednesday, October 14, 2009


Rev  
**X00**

Sheet 35 of 92

Reserved

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3


Document Number  
**Berry**

Date: Wednesday, October 14, 2009

Rev  
**X00**


Sheet 36 of 92

**Reserved**



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Reserved</i></b>			
Size A4	Document Number		Rev <b><i>X00</i></b>
Date: Wednesday, October 14, 2009		Sheet 38	of 92

## SSID = Thermal

1. Place near CPU PWM CORE and PCH.

Layout notice :  
Both DN1 and DP1 routing 10 mil  
trace width and 10 mil spacing.





GND = Internal Oscillator Selected  
+3.3V = External 32.768kHz Clock Selected

Main G7922R61U for GMT P/N:74.07922.0B3  
SEC. EMC2102 for SMSC P/N:74.02102.A73

```
GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale
```

TRIP\_SET Pin Voltage  
V\_DEGREE= ((Degree-75) /21)

T8 shutdown is set 88 deg-C.



### <Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b><i>Thermal/Fan Controllor EMC2102</i></b>			
Size Custom	Document Number <b><i>Berry</i></b>	Rev <b><i>X00</i></b>	
Date: Thursday, October 22, 2009	Sheet 39	of 92	

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Berry


Rev  
X00

Date: Wednesday, October 14, 2009Sheet 40 of 92



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry**

Date:

Wednesday, October 14, 2009

Rev

**X00**

Sheet


41

of


92

**Reserved**

**SSID = Reset.Suspend**



## Run Power



<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title				
<b>Power Plane Enable</b>				
Size A3	Document Number <b>Berry</b>			Rev <b>X00</b>
Date: Thursday, October 22, 2009		Sheet 42 of	92	

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**


Date: Wednesday, October 14, 2009

Rev  
**X00**

Sheet 43 of 92


**Reserved**

# Batt Connector



For actual location, need to be swap all pin

## Close to Batt Connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size  
A4

Document Number

**Berry**


Rev

**X00**

Date: Thursday, October 22, 2009

Sheet 44 of 92

**SSID = Charger**



## <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

**CHARGER BQ24745**

Size	
------	--

Size	
------	--

Custom

Date: Thursday, October 22, 2009

Sheet 45 of 92

9v

Design Current = 9.07A  
14.25A < OCP < 16.84A

Design Current = 8.48A  
13.32A < OCP < 15.75A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 10.8mohm/11.8mohm Isat =16Arms 68.3R310.20C  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037  
L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLB20J107M(45) 8R 45mOhm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS8880 9.6mohm/12mOhm@4.5Vgs/ 84.08880.037  
L/S: FDS6676AS 5.9mohm/7.25mohm@4.5Vgs/ 84.06676.A37

TPS51125:		CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
TONSEL		CH1	CH2	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
GND		200kHz	265kHz				
VREF		245kHz	305kHz				
VREG3		300kHz	375kHz				
VREG5		365kHz	460kHz				


EN0	Operating Mode	820k to GND	GND
	enable both IDOs, VCLK on and ready to turn on switcher channels	enable both IDOs, VCLK off and ready to turn on switcher channels	disable all circuit

RT8205B:		
TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz



(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry**

Date:

Wednesday, October 14, 2009

Rev

**X00**

Sheet

48


of

92

**Reserved**




# TPS51218 for +1.05V\_VTT



Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCMC104T-R56MN Cynotec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.100  
O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
H/S: SIS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm 84.5Vgs/ 84.00406.037  
L/S: SIS402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

## Modified net name




VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCMC104T-R56mN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D  
O/P cap: 220U 2V EEFCK0D221ER 15mohm 2.7Arms PANASONIC/ 79.22719.20L  
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037  
Switching freq-->400KHz

[illegible]

Design Current = 14.45A  
22.71A < OCP < 26.84A



Close to VFB Pin (pin5)

<Core Design>




**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **TPS51116 +1.5V SUS**

Size Custom	Document Number <b>Berry</b>	Rev <b>X00</b>
Date: Thursday, October 22, 2009	Sheet 50 of 92	

SSID = PWR.Plane.Regulator\_1p8v

## APL5930 for +1.8V\_RUN



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**APL5930 +1.8V RUN**

Size  
A3

Document Number  
**Berry**


Rev  
**X00**

Date: Thursday, October 22, 2009

Sheet 51 of 92

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Berry

Date: Wednesday, October 14, 2009

Rev  
X00


Sheet 52 of 92

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
 10.56uH PCMC1042-R56WN Cyntec DCr:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D  
 O/P cap: 330U 2.5V EEF5X0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01  
 H/S: S17686DP/ POWERPAK-8/11mohm/41mOhm@4.5Vgs/ 84.07686.037  
 L/S: S1R46DDP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037






**SSID = Inverter**

## INVERTER POWER




**SSID = VIDEO**


## Camera Power




LVDS Channel A



Panel BL brightness/Power En/BL En




LVDS Channel B



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size  
A3



Document Number  
Berry

Rev  
X00



Date: Wednesday, October 14, 2009Sheet 56 of 92



# HDMI Level Shifter & CONNECTOR




## HDMI CONN



SSID = User.Interface


ITP Connector

H\_CPURST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.




SSID = Thermal

Fan Connector




SSID = SATA

# SATA HDD Connector




# ODD Connector




SSID = AUDIO


## Speaker Connector




## LINE1 OUT




## MIC IN



## Internal Microphone



### Close Jack




<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio Jack	
Size	Document Number	Rev		
A3	Berry	X00		
Date:	Thursday, October 22, 2009	Sheet	60	of 92

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Date: Wednesday, October 14, 2009


Rev  
**X00**

Sheet 61 of 92


**Reserved**

**SSID = Flash.ROM**


**SPI FLASH ROM (4M byte) for PCH**



**SPI FLASH ROM (256K byte) for KBC**



**SSID = RBATT**



## <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### Flash/RTC

Size  
A3

Document Number	Bo...
-----------------	-------

Date: Thursday, October 22, 2009

Sheet 62 of 92


Rev  
**X00**

SSID = USB

## IO Board USB Power


Main RT9715BGF P/N:74.09715.B79  
SEC G547F2P81U P/N: 74.00547.A79

Close to I/O connector



## CRT Board USB Power


Close to CRT Board connector



<Core Design>

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>Berry</b>		Rev <b>X00</b>
Date: Wednesday, October 14, 2009		Sheet 64 of	92



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**



Date: Wednesday, October 14, 2009

Rev  
**X00**


Sheet 65 of 92

**Reserved**


Power LED (White)





SATA HDD LED (White)




Battery LED1 (White)



Battery LED2 (Amber)




Power button LED (White)



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Berry


Date: Wednesday, October 14, 2009

Rev  
X00

Sheet 67 of 92


SSID = KBC

### Internal KeyBoard Connector



SSID = Touch.Pad

### TouchPad Connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Key Board/Touch Pad**

Size  
A3

Document Number

**Berry**


Rev

**X00**


Date: Thursday, October 22, 2009


Sheet 68 of 92

AFTP6901 1 +3.3V\_ALW  
AFTP6902 1 LID\_CLOSE# 1



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Hall Sensor</b>			
Size A4	Document Number <b>Berry</b>		Rev <b>X00</b>
Date: Thursday, October 22, 2009		Sheet 69 of	92



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Dubug connector***

Size  
A4

Document Number

***Berry***

Rev


***X00***

Date: Thursday, October 22, 2009

Sheet 70 of 92


(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>RESERVED</b>			
Size A4	Document Number <b>Berry</b>		Rev <b>X00</b>
Date: Wednesday, October 14, 2009		Sheet 71 of	92

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**RESERVED**


Size A3	Document Number <b>Berry</b>	Rev <b>X00</b>
------------	---------------------------------	-------------------

Date: Wednesday, October 14, 2009	Sheet 72 of 92
-----------------------------------	----------------



```
SSID = User.Interface
```

## Bluetooth Module conn.



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

## Bluetooth

Size  
A3


Document Number
-----------------

**A3** **Berry**

Rev  
**X00**

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry**

Date: Wednesday, October 14, 2009


Rev  
**X00**

Sheet 74 of 92


**Reserved**

(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A4	<b>Berry</b>		<b>X00</b>
Date: Wednesday, October 14, 2009		Sheet	75 of 92

IO Board CONN 80 pin




# CRT Board Connector




20.F0772.020  
SEC. 20.F1035.020


## CRT RGB



## CRT Hsync & Vsync level shift




## CRT DDCDATA & DDCCLK level shift



<Core Design>

SSID = SDIO

# Card Reader connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CARD Reader CONN**

Size  
A4

Document Number


**Berry**

Rev


**X00**

Date: Thursday, October 22, 2009


Sheet 78 of 92




CPU Thermal module hole







GPU Thermal module hole




stand off



EMI Reserve



EMI Reserve



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**UNUSED PARTS/EMI Capacitors**

Size  
A4

Document Number



**Berry**

Rev

**X00**

Date: Thursday, October 22, 2009

Sheet 79 of 92

PEG\_TXP[0..15] >>   
PEG\_TXN[0..15] >> 

VGA1A

1 OF 8



PEG\_RXP[0..15] >>   
PEG\_RXN[0..15] >> 

PEG\_TXP0 AA38 PCIE\_RX0P  
PEG\_TXN0 Y37 PCIE\_RX0N  
  
PEG\_TXP1 Y35 PCIE\_RX1P  
PEG\_TXN1 W36 PCIE\_RX1N  
  
PEG\_TXP2 W38 PCIE\_RX2P  
PEG\_TXN2 V37 PCIE\_RX2N  
  
PEG\_TXP3 V35 PCIE\_RX3P  
PEG\_TXN3 U36 PCIE\_RX3N  
  
PEG\_TXP4 U38 PCIE\_RX4P  
PEG\_TXN4 T37 PCIE\_RX4N  
  
PEG\_TXP5 T35 PCIE\_RX5P  
PEG\_TXN5 B36 PCIE\_RX5N  
  
PEG\_TXP6 B38 PCIE\_RX6P  
PEG\_TXN6 P37 PCIE\_RX6N  
  
PEG\_TXP7 P35 PCIE\_RX7P  
PEG\_TXN7 N36 PCIE\_RX7N  
  
PEG\_TXP8 N38 PCIE\_RX8P  
PEG\_TXN8 M37 PCIE\_RX8N  
  
PEG\_TXP9 M35 PCIE\_RX9P  
PEG\_TXN9 L36 PCIE\_RX9N  
  
PEG\_TXP10 L38 PCIE\_RX10P  
PEG\_TXN10 K37 PCIE\_RX10N  
  
PEG\_TXP11 K35 PCIE\_RX11P  
PEG\_TXN11 J36 PCIE\_RX11N  
  
PEG\_TXP12 J38 PCIE\_RX12P  
PEG\_TXN12 H37 PCIE\_RX12N  
  
PEG\_TXP13 H35 PCIE\_RX13P  
PEG\_TXN13 G36 PCIE\_RX13N  
  
PEG\_TXP14 G38 PCIE\_RX14P  
PEG\_TXN14 F37 PCIE\_RX14N  
  
PEG\_TXP15 F35 PCIE\_RX15P  
PEG\_TXN15 E37 PCIE\_RX15N

PCI EXPRESS INTERFACE

Y33 PEG C\_RXP0 C8001 DIS SCD1U16V2KX-3GP PEG\_RXP0  
Y32 PEG C\_RXN0 C8002 DIS SCD1U16V2KX-3GP PEG\_RXN0  
  
W33 PEG C\_RXP1 C8003 DIS SCD1U16V2KX-3GP PEG\_RXP1  
W32 PEG C\_RXN1 C8004 DIS SCD1U16V2KX-3GP PEG\_RXN1  
  
U33 PEG C\_RXP2 C8005 DIS SCD1U16V2KX-3GP PEG\_RXP2  
U32 PEG C\_RXN2 C8006 DIS SCD1U16V2KX-3GP PEG\_RXN2  
  
U30 PEG C\_RXP3 C8008 DIS SCD1U16V2KX-3GP PEG\_RXP3  
U29 PEG C\_RXN3 C8007 DIS SCD1U16V2KX-3GP PEG\_RXN3  
  
T33 PEG C\_RXP4 C8009 DIS SCD1U16V2KX-3GP PEG\_RXP4  
T32 PEG C\_RXN4 C8010 DIS SCD1U16V2KX-3GP PEG\_RXN4  
  
T30 PEG C\_RXP5 C8011 DIS SCD1U16V2KX-3GP PEG\_RXP5  
T29 PEG C\_RXN5 C8012 DIS SCD1U16V2KX-3GP PEG\_RXN5  
  
P33 PEG C\_RXP6 C8013 DIS SCD1U16V2KX-3GP PEG\_RXP6  
P32 PEG C\_RXN6 C8014 DIS SCD1U16V2KX-3GP PEG\_RXN6  
  
P30 PEG C\_RXP7 C8016 DIS SCD1U16V2KX-3GP PEG\_RXP7  
P29 PEG C\_RXN7 C8015 DIS SCD1U16V2KX-3GP PEG\_RXN7  
  
N33 PEG C\_RXP8 C8018 DIS SCD1U16V2KX-3GP PEG\_RXP8  
N32 PEG C\_RXN8 C8017 DIS SCD1U16V2KX-3GP PEG\_RXN8  
  
N30 PEG C\_RXP9 C8020 DIS SCD1U16V2KX-3GP PEG\_RXP9  
N29 PEG C\_RXN9 C8019 DIS SCD1U16V2KX-3GP PEG\_RXN9  
  
L33 PEG C\_RXP10 C8021 DIS SCD1U16V2KX-3GP PEG\_RXP10  
L32 PEG C\_RXN10 C8022 DIS SCD1U16V2KX-3GP PEG\_RXN10  
  
L30 PEG C\_RXP11 C8023 DIS SCD1U16V2KX-3GP PEG\_RXP11  
L29 PEG C\_RXN11 C8024 DIS SCD1U16V2KX-3GP PEG\_RXN11  
  
K33 PEG C\_RXP12 C8025 DIS SCD1U16V2KX-3GP PEG\_RXP12  
K32 PEG C\_RXN12 C8026 DIS SCD1U16V2KX-3GP PEG\_RXN12  
  
J33 PEG C\_RXP13 C8028 DIS SCD1U16V2KX-3GP PEG\_RXP13  
J32 PEG C\_RXN13 C8027 DIS SCD1U16V2KX-3GP PEG\_RXN13  
  
K30 PEG C\_RXP14 C8030 DIS SCD1U16V2KX-3GP PEG\_RXP14  
K29 PEG C\_RXN14 C8029 DIS SCD1U16V2KX-3GP PEG\_RXN14  
  
H33 PEG C\_RXP15 C8032 DIS SCD1U16V2KX-3GP PEG\_RXP15  
H32 PEG C\_RXN15 C8031 DIS SCD1U16V2KX-3GP PEG\_RXN15

CLK\_PCIE\_VGA >> AB35  
CLK\_PCIE\_VGA# >> AA36

PLT\_RST# >>   
PLTRST\_DELAY# >> 

DIS

CLOCK  
PCIE\_REFCLKP  
PCIE\_REFCLKN  
  
CALIBRATION  
PCIE\_CALRP  
PCIE\_CALRN  
  
Y30 PCIE\_CALRP 1 R8017 DIS 1K27R2F-2-GP +1.0V\_RUN\_VGA  
Y29 PCIE\_CALRN 1 R8019 DIS 2KR2F-3-GP

## CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS  
0= DO NOT INSTALL RESISTOR  
1 = INSTALL 3K RESISTOR  
X = DESIGN DEPENDANT  
NA = NOT APPLICABLE

STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	X	1
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCIe device as 2.5GT/s capable at power on. 1:Advertises the PCIe device as 5.0GT/s capable at power on.	0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0
RESERVED	GPIO8	RESERVED	0	0
VGA_DIS	GPIO9	0:VGA Controller capacity enabled 1:The device won't be recognized as the system's VGA controller	0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	X X X	0 0 1 (256MB)
RESERVED	GPIO21	RESERVED	0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0:Disable external BIOS ROM device 1:Enable external BIOS ROM device	X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	X	0
RSVD	H2SYNC	RESERVED	0	0
RSVD	GENERICC	RESERVED	0	0
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	X	1
AUD[0]	VSYSN		X	1

## PIN STRAPS

+3.3V\_RUN\_VGA

TX\_PWRS\_ENB << R8001 1 DY 3KR2J-2-GP  
TX\_DEEMPH\_EN << R8002 1 DY 3KR2J-2-GP  
BIF\_GEN2\_EN\_A << R8003 1 DY 10KR2J-3-GP  
GPIO8\_ROMSO << R8004 1 DY 10KR2J-3-GP  
VGA\_DIS << R8005 1 DY 10KR2J-3-GP  
CONFIG0 << R8006 1 DIS 10KR2J-3-GP  
CONFIG1 << R8007 1 DY 10KR2J-3-GP  
CONFIG2 << R8008 1 DY 10KR2J-3-GP  
VGA\_CRT\_VSYNC << R8009 1 DIS 10KR2J-3-GP  
VGA\_CRT\_HSYNC << R8010 1 DIS 10KR2J-3-GP  
  
VSYSN\_DAC2 >> R8012 1 DY 10KR2J-3-GP  
HSYSN\_DAC2 >> R8013 1 DY 10KR2J-3-GP  
BIOS\_ROM\_EN << R8014 1 DY 10KR2J-3-GP  
GPIO5\_AC\_BATT << R8015 1 DY 10KR2J-3-GP  
GPIO21\_BB\_EN << R8016 1 DY 10KR2J-3-GP


<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		GPU PCIe/STRAPPING(1/5)	
Size	Document Number	Rev	
A3	Berry	X00	
Date:	Thursday, October 22, 2009	Sheet	80 of 92






82













Madison


20090902

20090902









Madison

20090902



<Core Design>










SSID = Video.PWR.Regulator

# RT8208BGQW for +VGA\_CORE



$$V_{out} = 0.75V * (R1 + R2) / R2$$

Design Current = 21.94A  
24.14A < OCP < 28.53A

RT8208B: 74.08208.A73

PWRCTRL_0	PWRCTRL_1	+VGA_CORE
H	H	0.9V
L	H	0.95V
H	L	1.05V
L	L	1.1V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D  
O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC\_TOKIN/ 77.C3371.10L  
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037  
L/S: SI7460DP/ POWERPAK-8/ 4.9mOhm/6.1mOhm@4.5Vgs/ 84.00460.037


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>RT8208B +VGA CORE</b>	
Size A3	Document Number <b>Arsenal DJ1 Discrete</b>	Rev <b>X00</b>	
Date: Thursday, October 22, 2009		Sheet 89	of 92

[illegible]


(AC mode)

red word: KBC GPIO



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
A3	Berry	X00

Date: Wednesday, October 14, 2009

Sheet 92 of 92