


Compal Confidential

Model Name : Q1VZC

File Name :LA-8941P

BOM P/N:43



Compal Confidential

Q1VZC M/B Schematics Document

Intel Sandy Bridge ULV Processor + Panther Point PCH

2012-04-19


REV:1.0

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Q1VZC M/B LA-8941P Schematic
				Rev 1.0
				Date: Friday, April 20, 2012
				Sheet 1 of 45

Compal Confidential

Model Name : Q1VZC

File Name :LA-8941P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Document Number	
				Q1VZC M/B LA-8941P Schematic	
				Date:	Friday, April 20, 2012
				Sheet	2 of 45

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for CPU	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+VCCSUS3_3	+3VALW to +VCCSUS3_3 power rail for PCH (Short Jump)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VREF_SUS	+5VALW to +5VREF_SUS power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

PCH SM Bus address

Device	Address
ChannelA	DIMM0 A0 1010 000X JDIMM1(STD)
ChannelB	DIMM0 B0 1010 010X JDIMM2(REV)

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

USB Port Table


USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	
		1	USB 2.0(Options for USB3.0)
	UHCI1	2	USB port(Left 2.0)
		3	USB Port(Left 2.0)
	UHCI2	4	
		5	
EHCI2	UHCI3	6	
		7	
	UHCI4	8	Mini Card(WLAN)
		9	
	UHCI5	10	Camera
		11	
	UHCI6	12	
		13	

BTO Option Table



BTO Item	BOM Structure
Celeron 867	C867@
Pentium 977	P977@
Unpop	@
eDP Panel	EDP@
LVDS Panel	LVDS@
Connector	CONN@
USB3 Only	USB3@
Deep S3	DS3@
Normal S3	S3@
Intel i5/i7 CPU only	I57@
Celeron/Pentium/i3 CPU only	CP3@

USB 3.0	Port	
XHCI	1	
	2	USB Port(Right 3.0)
	3	
	4	

PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms




C867@	Celeron 867	HR	1.3G	SA00005BH40(S IC AV8062701148901 SR0FK J1 1.3G ABO!)
P977@	Pentium 977	HR	1.4G	SA00005BJ50(S IC AV8062701147701 SR0FB J1 1.4G ABO!)
I2467@	i5-2467M	HR	1.6G	SA00004X010(S IC AV8062701047504 SR0D6 J1 1.6G ABO!)
I2367@	i3-2367M	HR	1.4G	SA000051H60(S IC AV8062701047904 SR0CV J1 1.4G ABO!)
C877@	Celeron 877	HR	1.4G	SA00005QI00(S IC AV8062701148001 QB35 J1 1.4G BGA)
P987@	Pentium 987	HR	1.5G	SA00005QH00(S IC AV8062701147601 QB31 J1 1.5G BGA)
P967@	Pentium 967	HR	1.3G	SA000051J40(S IC AV8062701147801 SR0FC J1 1.3G ABO!)
I2377@	i3-2377M	HR	1.5G	SA00005MX10(S IC AV8062701048004 QAXQ J1 1.5G BGA)
I3317@	i5-3317U	CR	1.7G	SA00005K650(S IC AV8063801058002 QC9E L1 1.7G BGA)
I3667@	i7-3667U	CR	2G	SA00005LA50(S IC AV8063801057405 QC9B L1 2G BGA 1023)
I3217@	i3-3217U	CR	1.8G	SA00005L530(S IC AV8063801058400 QC56 L0 1.8G ABO!)
I3427@	i5-3427U	CR	1.8G	SA00005L9A0(S IC AV8063801057801 SR0N7 L1 1.8G BGA)
I3517@	i7-3517U	CR	1.9G	SA00005K540(S IC AV8063801057605 QC9C L1 1.9G BGA)



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/11/22		Deciphered Date		2012/11/22		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PROCESSOR(I/7) DMI,FDI,PEG			
Size		Document Number				Rev			
Custom		Q1VZC M/B LA-8941P Schematic				1.0			
Date:		Friday, April 20, 2012				Sheet 4 of 45			


PCH->CPU
UNCOREPWROK:非CORE外的電OK
SM_DRAMPWROK:DRAM power ok
RESET#:都ok後請CPU做reset

Follow DG 1.5 & Tacoma_Fall2 1.0



Follow DG 1.5 & Tacoma_Fall2 1.0
Buffered reset to CPU


Use open drain logic gate:
+1.05VS_VTT PU pop 75ohm
series resistor pop 43ohm



RESET#:都ok後請CPU做reset

Follow DG 1.5 & Tacoma_Fall2 1.0

Use open drain logic gate:
+1.5V_CPU_VDDQ PU pop 200ohm
series resistor pop 130ohm



PROC_SELECT#
PH VCPLL and connect to PCH DF_TV5

偵測CPU有無安裝

XBOX 三紅功能

follow Checklist 1.5




UNCOREPWROK:非CORE外的電OK

SM_DRAMPWROK:DRAM power ok

BUF_CPU_RST#

12/22 Add(ESD request)



0921 LVDS@->->
CLK_CPU_DPLL# R4 2 LVDS@ 1 1K 0402 5%
CLK_CPU_DPLL R5 2 LVDS@ 1 1K 0402 5%
Checklist 1.5 P.67 Graphis Disable Guide
eDP disable:
DPLL_REF_SSCLK PD 1K 5% to GND
DPLL_REF_SSCLK# PU 1K 5% to +1.05VS_VTT

CLK_CPU_DM1 <14>
CLK_CPU_DM1# <14>

SM_RCOMP0,SM_RCOMP1
W=20mil L=500mil S=13mil

SM_RCOMP2
W=15mil L=500mil S=13mil

SM_DRAMRST# <6>



DDR3 Compensation Signals
BF44 SM_RCOMP0 R9 2 1 140 0402 1%
BE43 SM_RCOMP1 R10 2 1 25.5 0402 1%
BG43 SM_RCOMP2 R11 2 1 200 0402 1%

XDP TCK PAD T2
XDP TMS PAD T3
XDP TRST# PAD T4
XDP TDI PAD T5
XDP TDO PAD T6

XDP_DBRESET# <15>

Tacoma_Fall2 1.0 PU 1K +3VS
Check list 1.5 PU 1K +3VS
Debug port DG1.1-1.3 50~5K ohm



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(3/7) DDRIII
Size Custom	Document Number	Q1V3C M/B LA-8941P Schematic		Rev 1.0
Date: Friday, April 20, 2012	Sheet 5	of 45		




Security Classification		Compal Secret Data		Compal Electronics, Inc. PROCESSOR(3/7) DDRIII	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Q1VZC M/B LA-8941P Schematic	1.0
Date:		Friday, April 20, 2012		Sheet	6 of 45



CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed
------	--



CFG[6:5]	11: (Default) 1x16 PCI Express *10: 2x8 PCI Express 01: Reserved 00: 1x8,2x4 PCI Express
----------	---



CFG7	<p>1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>
------	--

Security Classification		Compal Secret Data		Compal Electronics, Inc. PROCESSOR(4/7) RSVD,CFG	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Q1VZC M/B LA-8941P Schematic
				Date: Friday, April 20, 2012	Rev 1.0
				Sheet 7 of 45	

INTEL Recommend VCC
4*470UF,12*22uF(0805) and 35*2.2uF(0402)
PD0.8
CAP at P.51

ULV type
DC 33A

UCPU1F

POWER

8.5A

+CPU_CORE

+1.05VS_VTT

For DDR

INTEL Recommend VCCIO
2*330UF,10*10uF(0603) and 26*1uF(0402)
PD0.8
CAP at P.51

For PEG

CORE SUPPLY



PEG IO AND DDR IO

QUIET RAILS


SVID

SENSE LINES


IVY-BRIDGE_BGA1023
C867@





Place the PU resistors close to VR







Should change to connect form power circuit & layout differential with VCCIO_SENSE.



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2011/11/22		Deciphered Date		2012/11/22	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		PROCESSOR(7/7) VSS	
				Document Number		Rev	
				Q1VZC M/B LA-8941P Schematic		1.0	
				Date: Friday, April 20, 2012		Sheet 10 of 45	




Layout Note:
Place near JDIMM1



Layout Note:
Place near JDIMM1.203,204

All VREF traces should have 10 mil trace width






















































































<Address: SA1:SA0=00>
1/3 Modify
DIMM_1 Standard H:4.0mm

Channel A


Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2011/11/22		2012/11/22		Q1VZC M/B LA-8941P Schematic	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:		Rev	
Friday, April 20, 2012		Sheet		11 of 45	

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i> DDRIII DIMMB		
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Q1VZC M/B LA-8941P Schematic	1.0
				Date:	Friday, April 20, 2012	Sheet 12 of 45





Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (2/9) PCIE, SMBUS, CLK	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				Q1VZC M/B LA-8941P Schematic	
Date:				Friday, April 20, 2012	Sheet 14 of 45






UMA Panel Backlight ON/OFF


<29> ENBKL ← ENBKL R169 2 1 0.0402 5% IGPU BKLT_EN

PD 100K
at EC side





Check list1.5 P.60 disable Graphics
ALL Can NC
but DAC_IREF still need PD


LVDS disable:
DATA/Clock/Control an NC
VCC_TX_LVDS,VCCA_LVDS PD to GND



UM77 not support
LVDS/CRT



Digital Display Interface



SDVO_CTRLDATA strap pull high
at level shift page

HDMI D2

HDMI D1

HDMI D0

HDMI CLK

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Q1VZC M/B LA-8941P Schematic	1.0
				Date:	Friday, April 20, 2012	Sheet
				16 of 45		


12/6 Add R469-R480

8.2K 0402 5% 2 1 R469 PCI_PIRQC#
 8.2K 0402 5% 2 1 R470 PCI_PIRQB#
 8.2K 0402 5% 2 1 R471 PCI_PIRQA#
 8.2K 0402 5% 2 1 R472 PCI_PIRQD#


8.2K 0402 5% 2 1 R473 PCH_GPIO55
 8.2K 0402 5% 2 1 R474 PCH_GPIO53
 8.2K 0402 5% 2 1 R475 PCH_GPIO52
 8.2K 0402 5% 2 1 R476 PCH_GPIO5

8.2K 0402 5% 2 1 R477 PCH_GPIO51
 8.2K 0402 5% 2 1 R478 PCH_GPIO2
 8.2K 0402 5% 2 1 R480 PCH_GPIO4

8.2K 0402 5% 2 1 R523 PCH_GPIO3
 10K 0402 5% 2 1 R180 PCH_GPIO54




USB3.0





PCI Interrupt Requests

PCI_PIRQA#	K40	PIRQA#	K40
PCI_PIRQB#	K38	PIRQB#	K38
PCI_PIRQC#	K36	PIRQC#	K36
PCI_PIRQD#	K34	PIRQD#	K34
PCH_GPIO50	C46	REQ1# / GPIO50	C46
PCH_GPIO52	C48	REQ2# / GPIO52	C48
PCH_GPIO54	E40	REQ3# / GPIO54	E40
PCH_GPIO51	D47	GNT1# / GPIO51	D47
PCH_GPIO53	E42	GNT2# / GPIO53	E42
PCH_GPIO55	F46	GNT3# / GPIO55	F46
PCH_GPIO2	G42	PIRQE# / GPIO2	G42
PCH_GPIO3	G40	PIRQF# / GPIO3	G40
PCH_GPIO4	C42	PIRQG# / GPIO4	C42
PCH_GPIO5	D44	PIRQH# / GPIO5	D44



11/30 Add (EMI request)



U16E

BG26 TP1
 BJ26 TP2
 BH25 TP3
 BJ16 TP4
 BG16 TP5
 AH38 TP6
 AK37 TP7
 AK43 TP8
 AK45 TP9
 C18 TP10
 H3 TP11
 AH12 TP12
 AM4 TP13
 AM5 TP14
 Y13 TP15
 K24 TP16
 L24 TP17
 TP18
 AB46 TP19
 AB45 TP20

RSVD

NVRAM

NV_CE#0 AY7
 NV_CE#1 AV7
 NV_CE#2 AU3
 NV_CE#3 BG4
 NV_DQS0 AT10
 NV_DQS1 BC8
 NV_DQ0 / NV_IO0 AU2
 NV_DQ1 / NV_IO1 AT4
 NV_DQ2 / NV_IO2 AT3
 NV_DQ3 / NV_IO3 AT1
 NV_DQ4 / NV_IO4 AT5
 NV_DQ5 / NV_IO5 AV3
 NV_DQ6 / NV_IO6 AV1
 NV_DQ7 / NV_IO7 BB1
 NV_DQ8 / NV_IO8 BA3
 NV_DQ9 / NV_IO9 BB5
 NV_DQ10 / NV_IO10 BB3
 NV_DQ11 / NV_IO11 BB7
 NV_DQ12 / NV_IO12 BB7
 NV_DQ13 / NV_IO13 BD4
 NV_DQ14 / NV_IO14 BF6
 NV_DQ15 / NV_IO15 BF6

NV_ALE AV5
 NV_CLE AY1
 NV_RCOMP AV10
 NV_RB# AT8
 NV_RE#_WRB0 AV5
 NV_RE#_WRB1 BA2
 NV_WE#_CK0 AT12
 NV_WE#_CK1 BF3


USB

USBP0N C24
 USBP0P A24
 USBP1N C25
 USBP1P B25
 USBP2N C26
 USBP2P B26
 USBP3N C27
 USBP3P B27
 USBP4N C28
 USBP4P B28
 USBP5N C29
 USBP5P B29
 USBP6N C30
 USBP6P B30
 USBP7N C31
 USBP7P B31
 USBP8N C32
 USBP8P B32
 USBP9N C33
 USBP9P B33
 USBP10N C34
 USBP10P B34
 USBP11N C35
 USBP11P B35
 USBP12N C36
 USBP12P B36
 USBP13N C37
 USBP13P B37

HM70 not support USB2.0 for port 4-7 & 12 & 13

Mini Card (WLAN)

CMOS Camera (LVDS)



OC0# / GPIO59 A14
 OC1# / GPIO40 K20
 OC2# / GPIO41 B17
 OC3# / GPIO42 C16
 OC4# / GPIO43 C16
 OC5# / GPIO9 D14
 OC6# / GPIO10 C14
 OC7# / GPIO14 C14

DMI,FDI Termination Voltage


DF_TVS	Set to Vcc when HIGH
	Set to Vss when LOW

*Note:457511 Rev 1.3-p.20


HR CPU NC

HR&CR co-layer CPU PU

CR Check list P.89 PU 2.2K series 1K



+VCCSUS3_3




HDA_SYNC PH(PLL =+1.5VS)

GPIO28


On-Die PLL Voltage Regulator

This signal has a weak internal pull up
 * H : On-Die PLL voltage regulator enable
 L : On-Die PLL Voltage Regulator disable




Deep S4,S5 wake event signal

RTC alarm,Power BTN,GPIO27
 PCH_GPIO27 (Have internal Pull-High)
 Deep S4,S5 wake event signal



SATA2GP/GPIO36 & SATA3GP/GPIO37
 Sampled at Rising edge of PWROK.
 Weak internal pull-down.
 (weak internal pull-down is disabled
 after PLTRST# de-asserts)
 NOTE: This signal should NOT be
 pulled high when strap is sampled



12/13 Add

GPIO24 Unmultiplexed
 NOTE: GPIO24 configuration
 register bits are not cleared by
 CF9h reset event.
 CRB1.0 PU 10K to +3VALW

Fan Tachometer Inputs
 TACH1~7 only on server
 can insted to GPIO


No use PU 10K +3VS	PCH_GPIO00	T7
No use PU 10K +3VS	PCH_GPIO01	A42
No use PU 10K +3VS	PCH_GPIO06	H36
No use PU 10K +3VS	<29> EC_SC#	E38
No use PU 10K +3VALW	<29> EC_SMI#	C10
No use PU +3VALW	PCH_GPIO12	C4
No use PU +3VALW	<29> EC_LID_OUT#	G2
No use PU +3VS	PCH_GPIO16	U2
No use PU +3VS	PCH_GPIO17	D40
No use PU 10K +3VS RAM flag	PCH_GPIO22	T5
No use PU +3VALW DDR3/DDR3L	PCH_GPIO24	E8
No use PD 10K to GND	PCH_GPIO27	E16
No use PU 10K +3VALW	PCH_GPIO28	P8
No use PU 10K +3VS BT ON/OFF	PCH_GPIO34	K1
No use can NC	PCH_GPIO35	K4
Can't PU	PCH_GPIO36	V8
Can't PU	PCH_GPIO37	M5
No use PU 10K +3VS	PCH_GPIO38	N2
No use PU 10K +3VS RAM flag	PCH_GPIO39	M3
No use PU 10K +3VS	PCH_GPIO48	V13
SATA5GP&TEMP_ALERT# CRB PU 10K +3VS	PCH_GPIO49	V3
No use PU +3VALW	PCH_GPIO57	D6

9/15 Layout
 request remove
 Test point
 They will route
 by itself

GPIO36/GPIO37 is Strap functionality
 that requires internal pull down to be sampled at rising PWROK.
 When uses as SATA2GP/SATA3GP for mechanical presence detect
 -use a external pull up 150K-200K ohm to Vcc3_3
 When used as GP input
 -ensure GPI is not driven high during strap sampling window
 When Unused as GPIO or SATA*GP
 -use 8.2K-10K pull-down
 check list page 47

11/21 EDP->POP

LVDS/eDP	GPIO71
LVDS	1
eDP	0



GPIO

NCIF

BMBUSY# / GPIO0	TACH4 / GPIO68	C40	PCH_GPIO68
TACH1 / GPIO1	TACH5 / GPIO69	B41	PCH_GPIO69
TACH2 / GPIO6	TACH6 / GPIO70	C41	PCH_GPIO70
TACH3 / GPIO7	TACH7 / GPIO71	A40	PCH_GPIO71
GPIO8			
LAN_PHY_PWR_CTRL / GPIO12			
GPIO15			
SATA4GP / GPIO16			
TACH0 / GPIO17			
SCLOCK / GPIO22			
GPIO24 / MEM_LED			
GPIO27			
GPIO28			
STP_PC# / GPIO34			
GPIO35			
SATA2GP / GPIO36			
SATA3GP / GPIO37			
SLOAD / GPIO38			
SDATAOUT0 / GPIO39			
SDATAOUT1 / GPIO48			
SATA5GP / GPIO49			
GPIO57			



A20GATE	P4	AU16	PCH_PECI_R	0.0402 5%	R207	H_PECI	<5.29>
PECI	P5	RCIN#	EC_KBRST#	<29>		EC_KBRST#	<29>
PROCPWRGD	AY11					H_CPUPWRGD	<5>
THRMTTRIP#	AY10	PCH_THRMTTRIP#	R	1	2	H_THRMTTRIP#	<5>
INIT3_3V	T14						
NC_1	AH8						
NC_2	AK11						
NC_3	AH10						
NC_4	AK10						
NC_5	P37						


INIT3_3V Checklist1.5 P.69
 This signal has weak internal
 PU, can't pull low,leave NC

TS_VSS1~4
 PD to GND


9/15 Layout
 request remove
 Test point
 They will route
 by itself


PECI CPU-EC
 CTRL+ALT+DEL
 non CPU power ok
 130c shut down





PCH Power Rail Table			
Voltage Rail	Voltage	S0 Iccmax Current(A)	
V_PROC_IO	1.05	0.002	Processor I/F
V5REF	5	0.001	PCH Core Well Reference Voltage
V5REF_Sus	5	0.001	Suspend Well Reference Voltag
Vcc3_3	3.3	0.178	I/O Buffer Voltage
VccADAC	3.3	0.063	Display DAC Analog Power. This power is supplied by the core well.
VccADPLLA	1.05	0.075	Display PLL A power
VccADPLLB	1.05	0.075	Display PLL B power
VccCore	1.05	1.73	Internal Logic Voltage
VccDMI	1.05	0.047	DMI Buffer Voltage
VccIO	1.05	3.799	Core Well I/O buffers
VccASW	1.05	0.803	1.05 V Supply for Intel R Management Engine and Integrated LAN
VccSPI	3.3	0.01	3.3 V Supply for SPI Controller Logic
VccDSW	3.3	0.003	3.3v supply for Deep S4/S5 well
VccpNAND	1.8	0.19	1.8V power supply for DF_TV5
VccRTC	3.3	6 uA	Battery Voltage
VccSus3_3	3.3	0.065	Suspend Well I/O Buffer Voltage
VccSusHDA	3.3 / 1.5	0.01	High Definition Audio Controller Suspend Voltage
VccVRM	1.8 / 1.5	0.16	1.8 V Internal PLL and VRMs (1.8 V for Desktop)
VccCLKDMI	1.05	0.02	DMI Clock Buffer Voltage
VccSSC	1.05	0.095	Spread Modulators Power Supply
VccDIFFCLKN	1.05	0.055	Differential Clock Buffers Power Supply
VccALVDS	3.3	0.001	Analog power supply for LVDS (Mobile Only)
VccTX_LVDS	1.8	0.06	Analog power supply for LVDS (Mobile Only)










COUGARPOINT_FCBGA989
HM77@


COUGARPOINT_FCBGA989
HM77@

Security Classification		Compal Secret Data		Title	
Issued Date		2011/11/22	Deciphered Date	2012/11/22	2012/11/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Revision	
Q1VZC M/B LA-8941P Schematic				1.0	
Date:		Friday, April 20, 2012		Sheet 21 of 45	


LCD POWER CIRCUIT




LCD/LED PANEL Conn.



eDP




Camera




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/11/22		Deciphered Date		2012/11/22		Title	
										LVDS&eDP	
										Q1VZC M/B LA-8941P Schematic	
										Rev 1.0	
										Date: Friday, April 20, 2012	
										Sheet 22 of 45	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.








<16>	PCH_DPB_N0	C251	2	1	0.1U_0402_16V7K	HDMI TX2-
<16>	PCH_DPB_P0	C252	2	1	0.1U_0402_16V7K	HDMI TX2+
<16>	PCH_DPB_N1	C253	2	1	0.1U_0402_16V7K	HDMI TX1-
<16>	PCH_DPB_P1	C254	2	1	0.1U_0402_16V7K	HDMI TX1+
<16>	PCH_DPB_N2	C255	2	1	0.1U_0402_16V7K	HDMI TX0-
<16>	PCH_DPB_P2	C256	2	1	0.1U_0402_16V7K	HDMI TX0+
<16>	PCH_DPB_N3	C257	2	1	0.1U_0402_16V7K	HDMI CLK-
<16>	PCH_DPB_P3	C258	2	1	0.1U_0402_16V7K	HDMI CLK+




SM070001310 400ma 90ohm@100mhz DCR 0.3




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDMI Conn	
Size		Document Number		Rev	
Custom		Q1VZC M/B LA-8941P Schematic		1.0	
Date:		Friday, April 20, 2012		Sheet 23 of 45	




HDD Board Conn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	CRT&HDD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Q1VZC M/B LA-8941P Schematic
Date	Friday, April 20, 2012	Sheet	24	of	45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Boardcom 57785	
Size	Document Number	Q1VZC M/B LA-8941P Schematic		Rev	1.0
Custom	Date:	Friday, April 20, 2012	Sheet	25	of 45



SDPWR_MMC PWRO
<25> CR_CLK

<25> CR_CMD
CR_CMD
R559 2 1 0 0402 5%

<25> CR_DATA0
CR_DATA0
CR_DATA1
CR_DATA1
CR_DATA2
CR_DATA2
CR_DATA3
CR_DATA3

<25> CR_WP#
CR_DETECT
CR_WP#
CR_DETECT


JREA01
3 CMD
4 VSS
5 VDD
6 CLK
7 VSS

JREA02
8 DAT0
9 DAT1
10 DAT2
11 CD/DAT3

JREA03
12 WP SW
13 CD SW
14 GND SW
15 GND SW


T-SOL_156-1000302601_11P
CONN@

SP07000TF00
12/23 Modify (2in1 CARD READER)
(板上2.85mm)






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	Card Reader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FEDERAL DEPARTMENT OF DEFENSE EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	Document Number	Rev
				Customer	Q1VZC M/B LA-8941P Schematic	1.0
				Date:	Friday, April 20, 2012	Sheet 26 of 45

MINI CARD(Wireless LAN)



WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_CTRL	H	L
BT_ON#	L	H





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				MINI CARD (WLAN)
Size	Custom	Document Number	Q1VZC M/B LA-8941P Schematic	Rev 1.0
Date	Friday, April 20, 2012	Sheet	27	of 45


IO Board



3/29 Add (EMI request)




3/1 Add (ESD request)




USB3.0

3/29 Add (ESD request)





For ESD request




SM070000S80 WCM2012F2SF-670T04 67ohm




SM070000S80 WCM2012F2SF-670T04 67ohm




For USB2.0 ESD request












USB3.0 Conn.








Security Classification		Compal Secret Data		Title	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	IO Board & USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Q1VZC M/B LA-8941P Schematic
Date:	Friday, April 20, 2012	Sheet	28 of 45	Rev	1.0









FAN1 Conn



CPU support plate




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Q1VZC M/B LA-8941P Schematic	1.0
				Date:	Friday, April 20, 2012	Sheet 32 of 45




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Q1VZC M/B LA-8941P Schematic
				Date	Friday, April 20, 2012
				Sheet	34 of 45
				Rev	1.0

footprint :SUYIN_200275MR008G15Q2R_8P-T
PN:DC040007N10 SOCKET BATT C200275MR008G15Q2R 8P W/FORK



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	PWR-BATTERY CONN/OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	Q1VZC M/B LA-8941P Schematic
				Date	Friday, April 20, 2012
				Sheet	35 of 45

for reverse input protection




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	PWR DCIN / Pre-charge
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Q1VZC M/B LA-8941P Schematic
				Date	Friday, April 20, 2012
				Sheet	36 of 45
				Rev	1.0




Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title	3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
				Q1VZC M/B LA-8941P Schematic	
				Date:	Friday, April 20, 2012
				Sheet	37 of 45

STATE	S3	S5	1.5VSP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)

Note: S3 - sleep ; S5 - power off







THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

CR PDDG Rev 0.95


Mid-Frequency Decoupling 12x22μF




Low-Frequency Decoupling 3x330 μF 9m




High-Frequency Decoupling 16x2.2μF




High-Frequency Decoupling 27x1μF




Mid-Frequency Decoupling 6x22μF




Mid-Frequency Decoupling 6x10μF 0603




Low-Frequency Decoupling 2x330 μF 9m




High-Frequency Decoupling 11x1μF



Mid-Frequency Decoupling 10x10μF



Low-Frequency Decoupling 1x330 μF 9m



Security Classification				Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2011/11/22		Deciphered Date		Title		
						PWR - PROCESSOR DECOUPLING		
						Size	Document Number	Rev
							Q1VZC M/B LA-8941P Schematic	1.0
						Date	Friday, April 20, 2012	Sheet 42 of 45

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1			0.1			2010/12/29	
2			0.1	---		2010/12/29	
3						2011/02/08	
4						2011/02/08	
5						2011/02/08	
6				---		2011/02/08	
7				---		2011/02/16	
8				---		2011/05/13	PVT2
9				---		2011/05/13	PVT2
10				---		2011/05/13	PVT2
11				---		2011/05/13	PVT2
12						2011/05/13	PVT2
13							
14							
15							

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/11/22	Deciphered Date	2012/11/22	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
Q1VZC M/B LA-8941P Schematic				Rev 1.0
Date: Friday, April 20, 2012				Sheet 43 of 45

