



R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM

01



Ivy Bridge Processor (DMI,PEG,FDI)


Ivy Bridge Processor (CLK,MISC,JTAG)



PROJECT : R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	SNB 1/4 (PCIE&DMI&FDI)	1A
Date: Wednesday, August 31, 2011	Sheet 2 of 43	

Ivy Bridge Processor (DDR3)




04


POWER



Ivy Bridge Processor (GND)



Ivy Bridge Processor (RESERVED, CFG)




Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training



CFG[6:5] (PCIe Port Bifurcation Straps)

```
11: (Default) x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```



PROJECT : R33
Quanta Computer Inc.


Size Custom	Document Number SNB 4/4 (GND)	Rev 1.
Date: Wednesday, August 31, 2011		Sheet 5 of 43



Cougar Point/Panther Point (HDA,JTAG,SATA)

RTC Clock 32.768KHz

07




HDD0 (SATA3 6.0Gb/s)

ODD (SATA1 1.5Gb/s)

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

EMI


RTC Circuitry(RTC)




HDA Bus(CLG)



PCH JTAG Debug(CLG)



PCH SPI ROM(CLG)



Vender	Size	P/N
EON	4MB	AKE39ZN0Q02 (EN25Q32B-104HIP)
Max	4MB	AKE39FP0Z02 (MX25L3206EM2I-12G)
Socket		DFHS08FS023

PCH Strap Table



Pin Name	Strap description	Sampled	Configuration	Circuit
SPKR	Different from Calpella No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	ACZ_SPKR R500 *1K 4 +3V
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R584 *1K 4 R595 *10K 4 +3V PCI_GNT3# <8>
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	PCH_INVRMEN R563 330K 4 +3V_RTC
HDA_DOCK_EN#/GPIO33	Flash Descriptor Security Only for Interposer	PWROK	0 = Override 1 = Default (weak pull-up 20K)	GPIO33 R572 0 2 BIOS_WP#
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	[Need external pull-down for LPC BIOS] Default weak pull-up on GNT0/1#	R534 *1K 4 R595 *1K 4 BBS_BIT0 BBS_BIT1 <8>
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)	USE GPIO PIN
NV_ALE	Intel Anti-Theft HDD protection Only for Interposer	PWROK	0 = Disable (Internal pull-down 20kohm)	+1.8V R547 *1K 4 NV_ALE <8>
NV_CLE	DMI Termination voltage	PWROK	weak pull-down 20kohm	+1.8V R526 2.2K 4 R546 *1K 4 NV_CLE <9> H_SNB_IVB# <2> gandy/ivy bridge
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3VSS R334 *1K 4 ACZ_SYNC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Overriden	<30> GPIO33_E ACZ_SDOUT R573 *1K 4 +V3.3A_1.5A_HDA_IO
GPIO8	Integrated Clock Chip Enable	RSMRST#	Should be pull-down (weak pull-up 20K)	
GPIO28	Different from Calpella On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	R492 *1K 4 PLL_OVDR_EN <9>
SPI_MOSI	ITPM function Disable	APWROK	0 = Default (weak pull-down 20K) 1 = Enable	PCH_SPI_SI R292 *1K 4 +3V




PROJECT : R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 2/6 (SATA/HDA/SPI)	1A
Date: Wednesday, August 31, 2011	Sheet 7 of 43	


PCI/USB0C# Pull-up(CLG)




PLTRST#(CLG) +3VS5




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLOCK)




Cougar Point/Panther Point(PCI-E,SMBUS,CLK)



PCIE Clock











SMBus/Pull-up(CLG)





Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)

Clock Gen Power OK (CLG)



BOARD ID SETTING


Model	BOARD_ID5	BOARD_ID4	BOARD_ID3	BOARD_ID2	BOARD_ID1	BOARD_ID0
R33 UMA	0	0	0	0	0	0
R33 DIS	0	0	0	0	0	1
	0	0	0	0	1	1
	0	0	0	1	1	1
	0	0	0	0	0	0




PROJECT : R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	PCH 4/6 (GPIO/MISC)	1A
Date: Wednesday, August 31, 2011		Sheet 9 of 43

U32J POWER



1.3 A (60mils)



Cougar Point/Panther Point (GND)


U321		
AY4	VSS[159]	VSS[259] H46
AY42	VSS[160]	VSS[260] K18
AY46	VSS[161]	VSS[261] K26
AY8	VSS[162]	VSS[262] K39
B11	VSS[163]	VSS[263] K46
B15	VSS[164]	VSS[264] K7
B19	VSS[165]	VSS[265] L18
B23	VSS[166]	VSS[266] L2
B27	VSS[167]	VSS[267] L20
B31	VSS[168]	VSS[268] L26
B35	VSS[169]	VSS[269] L28
B39	VSS[170]	VSS[270] L36
B7	VSS[171]	VSS[271] L48
F45	VSS[172]	VSS[272] M12
BB12	VSS[173]	VSS[273] P16
BB16	VSS[174]	VSS[274] M18
BB20	VSS[175]	VSS[275] M22
BB22	VSS[176]	VSS[276] M24
BB24	VSS[177]	VSS[277] M30
BB28	VSS[178]	VSS[278] M32
BB30	VSS[179]	VSS[279] M34
BB38	VSS[180]	VSS[280] M38
BB4	VSS[181]	VSS[281] M4
BB46	VSS[182]	VSS[282] M42
BC14	VSS[183]	VSS[283] M46
BC18	VSS[184]	VSS[284] M8
BC2	VSS[185]	VSS[285] N18
BC22	VSS[186]	VSS[286] P30
BC26	VSS[187]	VSS[287] N47
BC32	VSS[188]	VSS[288] P11
BC34	VSS[189]	VSS[289] P18
BC36	VSS[190]	VSS[290] T33
BC40	VSS[191]	VSS[291] P40
BC42	VSS[192]	VSS[292] P43
BC48	VSS[193]	VSS[293] P47
BD46	VSS[194]	VSS[294] P7
BD5	VSS[195]	VSS[295] R2
BE22	VSS[196]	VSS[296] R48
BE26	VSS[197]	VSS[297] T12
BE40	VSS[198]	VSS[298] T31
BE10	VSS[199]	VSS[299] T37
BE12	VSS[200]	VSS[300] T4
BE16	VSS[201]	VSS[301] W34
BF20	VSS[202]	VSS[302] T46
BF22	VSS[203]	VSS[303] T47
BF24	VSS[204]	VSS[304] T8
BF26	VSS[205]	VSS[305] V11
BF28	VSS[206]	VSS[306] V17
BD3	VSS[207]	VSS[307] V26
BF40	VSS[208]	VSS[308] V27
BF38	VSS[209]	VSS[309] V29
BF40	VSS[210]	VSS[310] V31
BF8	VSS[211]	VSS[311] V36
BG17	VSS[212]	VSS[312] V39
BG21	VSS[213]	VSS[313] V43
BG33	VSS[214]	VSS[314] V7
BG44	VSS[215]	VSS[315] W17
BG8	VSS[216]	VSS[316] W19
BH11	VSS[217]	VSS[317] W2
BH15	VSS[218]	VSS[318] W27
BH17	VSS[219]	VSS[319] W48
BH19	VSS[220]	VSS[320] Y12
H10	VSS[221]	VSS[321] Y38
BH27	VSS[222]	VSS[322] Y4
BH31	VSS[223]	VSS[323] Y42
BH33	VSS[224]	VSS[324] Y46
BH35	VSS[225]	VSS[325] Y8
BH39	VSS[226]	VSS[326] BG29
BH43	VSS[227]	VSS[327] N24
BH7	VSS[228]	VSS[328] AJ3
D3	VSS[229]	VSS[329] AD47
D12	VSS[230]	VSS[330] AH11
D16	VSS[231]	VSS[331] AH39
D18	VSS[232]	VSS[332] BE10
D22	VSS[233]	VSS[333] AH40
D24	VSS[234]	VSS[334] AH42
D26	VSS[235]	VSS[335] AH46
D30	VSS[236]	VSS[336] AH7
D32	VSS[237]	VSS[337] AJ19
D34	VSS[238]	VSS[338] AJ21
D38	VSS[239]	VSS[339] AJ24
D42	VSS[240]	VSS[340] AJ33
D8	VSS[241]	VSS[341] AJ34
E18	VSS[242]	VSS[342] AK12
E26	VSS[243]	VSS[343] AK3
G18	VSS[244]	VSS[344] BE16
G20	VSS[245]	VSS[345] BC16
G26	VSS[246]	VSS[346] BG28
G28	VSS[247]	VSS[347] BJ28
G36	VSS[248]	
G48	VSS[249]	
H12	VSS[250]	
H18	VSS[251]	
H22	VSS[252]	
H24	VSS[253]	
H26	VSS[254]	
H30	VSS[255]	
H32	VSS[256]	
H34	VSS[257]	
F3	VSS[258]	

CPT_PPT_Rev_0p5

Cougar Point/Panther Point (GND)

U32H		
H5	VSS[0]	
AA17	VSS[1]	VSS[80] AK38
AA2	VSS[2]	VSS[81] AK4
AA3	VSS[3]	VSS[82] AK42
AA33	VSS[4]	VSS[83] AK46
AA34	VSS[5]	VSS[84] AK8
AB11	VSS[6]	VSS[85] AL16
AB14	VSS[7]	VSS[86] AL17
AB39	VSS[8]	VSS[87] AL19
AB4	VSS[9]	VSS[88] AL2
AB43	VSS[10]	VSS[89] AL21
AB5	VSS[11]	VSS[90] AL23
AD10	VSS[12]	VSS[91] AL26
AC19	VSS[13]	VSS[92] AL27
AC2	VSS[14]	VSS[93] AL31
AC21	VSS[15]	VSS[94] AL33
AC24	VSS[16]	VSS[95] AL34
AC33	VSS[17]	VSS[96] AL48
AC34	VSS[18]	VSS[97] AM11
AC48	VSS[19]	VSS[98] AM14
AD10	VSS[20]	VSS[99] AM36
AD11	VSS[21]	VSS[100] AM39
AD12	VSS[22]	VSS[101] AM43
AD13	VSS[23]	VSS[102] AM45
AD19	VSS[24]	VSS[103] AM46
AD24	VSS[25]	VSS[104] AM7
AD26	VSS[26]	VSS[105] AN2
AD27	VSS[27]	VSS[106] AN29
AD33	VSS[28]	VSS[107] AN3
AD34	VSS[29]	VSS[108] AN31
AD36	VSS[30]	VSS[109] AP12
AD37	VSS[31]	VSS[110] AP19
AD38	VSS[32]	VSS[111] AP28
AD39	VSS[33]	VSS[112] AP30
AD4	VSS[34]	VSS[113] AP32
AD40	VSS[35]	VSS[114] AP38
AD42	VSS[36]	VSS[115] AP4
AD43	VSS[37]	VSS[116] AP42
AD45	VSS[38]	VSS[117] AP46
AD46	VSS[39]	VSS[118] AP8
AD8	VSS[40]	VSS[119] AR2
AE2	VSS[41]	VSS[120] AR48
AE3	VSS[42]	VSS[121] AT11
AF10	VSS[43]	VSS[122] AT13
AF12	VSS[44]	VSS[123] AT18
AD14	VSS[45]	VSS[124] AT22
AD16	VSS[46]	VSS[125] AT26
AF18	VSS[47]	VSS[126] AT28
AF19	VSS[48]	VSS[127] AT30
AF24	VSS[49]	VSS[128] AT32
AF26	VSS[50]	VSS[129] AT34
AF27	VSS[51]	VSS[130] AT39
AF28	VSS[52]	VSS[131] AT42
AF31	VSS[53]	VSS[132] AT46
AF38	VSS[54]	VSS[133] AT7
AF4	VSS[55]	VSS[134] AU24
AF42	VSS[56]	VSS[135] AU30
AF46	VSS[57]	VSS[136] AV16
AF5	VSS[58]	VSS[137] AV20
AF7	VSS[59]	VSS[138] AV24
AF8	VSS[60]	VSS[139] AV30
AG19	VSS[61]	VSS[140] AV38
AG2	VSS[62]	VSS[141] AV4
AG31	VSS[63]	VSS[142] AV43
AG48	VSS[64]	VSS[143] AV8
AH11	VSS[65]	VSS[144] AW14
AH39	VSS[66]	VSS[145] AW18
BE10	VSS[67]	VSS[146] AW2
AH40	VSS[68]	VSS[147] AW22
AH42	VSS[69]	VSS[148] AW26
AH46	VSS[70]	VSS[149] AW28
AH7	VSS[71]	VSS[150] AW32
AJ19	VSS[72]	VSS[151] AW34
AJ21	VSS[73]	VSS[152] AW36
AJ24	VSS[74]	VSS[153] AW40
AJ33	VSS[75]	VSS[154] AW48
AJ34	VSS[76]	VSS[155] AV11
AK12	VSS[77]	VSS[156] AV12
AK3	VSS[78]	VSS[157] AY22
	VSS[79]	VSS[158] AY28






CPT_PPT_Rev_0p5




layout modify

Number	Re
R3 DIMM0-RVS (5.2H)	1





del M2 solution



PROJECT : R33
Quanta Computer Inc.


Size Custom	Document Number THAMES_PCIE_Interface	Rev 1A
Date: Wednesday, August 31, 2011	Sheet 14 of 43	

MEM_ID[3:0]	Vendor	Type	Vendor P/N
0000	Hynix- D (V8GA)	84Mx16 *8, 900Mhz	H5TQ1G63DPR-11C
0001	Micron- G die	84Mx16 *8, 900Mhz	MT41J64M16JT-107G:D
0010	Samsung- G die	84Mx16 *8, 900Mhz	K4W1G1646G-BC11
0011	Hynix- B (V8GA)	128Mx16 *8, 900Mhz	H5TQ2G63BPR-11C
0100	Micron- D die	128Mx16 *8, 900Mhz	MT41J128M16HA-107G:D
0101	Samsung- C die	128Mx16 *8, 900Mhz	K4W2G1646C-BC11
0110	Hynix- B (V8GA)	128Mx16 *4, 900Mhz	H5TQ2G63BPR-11C
0111	Micron- D die	128Mx16 *4, 900Mhz	MT41J128M16HA-107G:D
1000	Samsung- C die	128Mx16 *4, 900Mhz	K4W2G1646C-BC11
1001			
1010			
1100			
1101			
1110			
1111			


GPIO16 GPIO20 GPIO15


Thames XT	PWR_CNTL2	PWR_CNTL1	PWR_CNTL0	V-CORE
L	0	0	0	1.0V
M	0	0	1	0.9V
H	0	1	0	0.875V
	0	1	1	0.85V
	1	0	0	0.8V
	1	0	1	0.75V

Access to SMBus and SDA/SCL is mandatory on all designs
Add test points on SMBus and SDA/SCL for debug



27-MHz (± 30 ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.
27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.)






CONFIGURATION STRAPS -- SEE EACH DATABASE FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET				Default Setting
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	X
TX_PWRS_ENB	PS_1[4]	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	X
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIe Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	X
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA_DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[3..1]	GPIO[13:11]	Serial ROM type or Memory Aperture Size Select If GPIO22 = 0, defines memory aperture size If GPIO22 = 1, defines ROM type 100 - 512Kbit M25P05A (ST) 101 - 1Mbit M25P05A (ST) 101 - 2Mbit M25P05A (ST) 101 - 2Mbit M25P40 (ST) 101 - 8Mbit M25P80 (ST) 101 - 512Kbit Pm25LV12 (Chingis) 101 - 1Mbit Pm25LV010 (Chingis)	XXX
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	X
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00 - No audio function 01 - Audio for DP only 10 - Audio for DP and HDMI if dongle is detected 11 - Audio for both DP and HDMI HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.	XX
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	X
RESERVED RESERVED RESERVED RESERVED	PS_1[3] PS_1[2] NA NA	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTALL RESISTOR IF THESE GPIOs ARE USED, THEY MUST KEEP LOW AND NOT CONFLICT DURING RESET Reserved Reserved Reserved Reserved (for Thames/Whistler/Seymour only)	0 0 0 0
AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[5] PS_3[4] PS_0[5]	NA NA NA	STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endpoints 110 = 1 usable endpoints 101 = 2 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 001 = 6 usable endpoints 000 = all endpoints are usable	XXX

Power Up/Down Sequence

GPIO9 BIOSROM		GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS_ROM_EN is set to 0.




PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number THAMES_LVDS / STRAP	Rev
Date: Wednesday, August 31, 2011	Sheet 17 of 43	

For Thames a dedicated BEAD is required
for each DPAB_VDD18, DPCD_VDD18, DPEF_VDD18

For Thames a dedicated BEAD is required
for each DPAB_VDD10, DPCD_VDD10, DPEF_VDD10



PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number THAMES_DP Powers	Rev 1A
Date: Wednesday, August 31, 2011	Sheet 19 of 43	

<21> VMA_ODT0# VMA ODT1#
<21> VMA_ODT1#

<21> VMA_RAS0# VMA RAS0#
<21> VMA_RAS1# VMA RAS1#

<21> VMA_CAS0# VMA CAS0#
<21> VMA_CAS1# VMA CAS1#

<21> VMA_WE0# VMA WE0#
<21> VMA_WE1# VMA WE1#

<21> VMA_CS0# VMA CS0#

<21> VMA_CS1# VMA CS1#

<21> VMA_CKE0# VMA CKE0#
<21> VMA_CKE1# VMA CKE1#

<21> VMA_CLK0# VMA CLK0#
<21> VMA_CLK0# VMA CLK0#

<21> VMA_CLK1# VMA CLK1#
<21> VMA_CLK1# VMA CLK1#

<21> VMA_WDQS[7..0] VMA WDQS[7..0]


<21> VMA_RDQS[7..0] VMA RDQS[7..0]

<21> VMA_DM[7..0] VMA DM[7..0]

<21> VMA_DQ[63..0] VMA DQ[63..0]

<21> VMA_MA[13..0] VMA MA[13..0]


<21> VMA_BA0 VMA BA0
<21> VMA_BA1 VMA BA1
<21> VMA_BA2 VMA BA2



For Chelsea,
Uninstall Ra, Rb, Rc and Rd

For Thames
Install Ra, Rb, Rc and Rd
install 240 Ohm for Re AND Rf

<18,21,22,43> +1.5V_VGA +1.5V_VGA



<22> VMB_ODT0# VMB ODT0#
<22> VMB_ODT1# VMB ODT1#

<22> VMB_RAS0# VMB RAS0#
<22> VMB_RAS1# VMB RAS1#

<22> VMB_CAS0# VMB CAS0#
<22> VMB_CAS1# VMB CAS1#

<22> VMB_WE0# VMB WE0#
<22> VMB_WE1# VMB WE1#

<22> VMB_CS0# VMB CS0#

<22> VMB_CS1# VMB CS1#

<22> VMB_CKE0# VMB CKE0#
<22> VMB_CKE1# VMB CKE1#

<22> VMB_CLK0# VMB CLK0#
<22> VMB_CLK0# VMB CLK0#

<22> VMB_CLK1# VMB CLK1#
<22> VMB_CLK1# VMB CLK1#

<22> VMB_WDQS[7..0] VMB WDQS[7..0]




<22> VMB_RDQS[7..0] VMB RDQS[7..0]


<22> VMB_DM[7..0] VMB DM[7..0]

<22> VMB_DQ[63..0] VMB DQ[63..0]


<22> VMB_MA[13..0] VMB MA[13..0]

<22> VMB_BA0 VMB BA0
<22> VMB_BA1 VMB BA1
<22> VMB_BA2 VMB BA2






CHANNEL B: 256MB/512MB DDR3







LID Switch

23





100mA



Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L6 location


USBP4- R8 *0.4 USBP4- R
USBP4+ R9 *0.4 USBP4+ R



PROJECT : R33
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LCD CONN/LID/CAM	1A
Date: Wednesday, August 31, 2011	Sheet 23 of 43	

CRT PORT





<6> CRT_R
<6> CRT_G
<6> CRT_B
<6> HSYNC_COM
<6> VSYNC_COM
<6> DDCCLK
<6> DDCDATA


CRT R 1
CRT G 1
CRT B 1
HSYNC_COM 1
VSYNC_COM 1
DDCCLK 1
DDCDATA 1



HOLE





EMI request





Add for EMI




EMI request




close to HDMI conn

DISCRETE HDMI I2C SELECT
Close to HDMI Connector


reserve for Intel DG



EMI request



reserved for EMI


PROJECT : R33
Quanta Computer Inc.Size
CustomDocument Number
HDMI CONNRev
1A

Date: Wednesday, August 24, 2011 Sheet 25 of 43

<2,8,14,29,30,33> PLTRST# PLTRST#

<8> CLK_PCIE_REQ2# R365 0.4/S CLK_PCIE_REQ2# R


<8> PCIE_TXP3_CARD
<8> PCIE_TXN3_CARD
<8> CLK_PCIE_CARDP
<8> CLK_PCIE_CARDN
<8> PCIE_RXP3_CARD
<8> PCIE_RXN3_CARD




Close to chip pin

Close to chip pin

Reserve for EMI




SD / MMC CARD READER



CARDREADER CONN

CLOSE CONN



PROJECT : R33
Quanta Computer Inc.


Size
Custom



Document Number
RTS5229 & CR SOCKET

Rev
1A

Date: Thursday, August 25, 2011

Sheet 26 of 43





adapter Type check

Change to 1SS355 as Current loss

AD TYPE

R433 10K_4

R431 100F_4

R432 12.1K/F_4

C680 0.1U/10V_4


C679 100P/50V_4

D16 1SS355

+3VPCU


AD_ID

adapter select for EC


+3VPCU 
H1 ==> DIS/SG
Low ==>UMA

Socket: DFHS08FS023
AMIC AKE3GZP0801
EON AKE3GZN0Q0

1M byte SPI EC ROM



TP SM bus





For +VIN noise

Change to RB500 as Current lo

~~SCI1#1~~ D17 1 2 ~~RB501V-40~~ SIO_EXT_SCI# <7>
~~DNBSWON#1~~ D11 1 2 ~~RB500V-40~~ DNBSWON# <6>
~~KBSMI#1~~ D18 1 2 ~~RB500V-40~~ SIO_EXT_SMI# <5>

Add Pin 117,103 for DSM,116 for Bluetooth

Delete T10 and tie pin 117 from Lan for DSM




<2,4,10,38,40> +1.05V_VTT
 <2,6,7,8,9,10,12,13,14,18,23,24,25,26,27,28,29,31,32,33,39,40,42,43> +3V
 <7,23,31,34,35> +3VPCU
 <34,35> +5VPCU




PROJECT : R33
Quanta Computer Inc.

Size Custom	Document Number EC (KB3940 A1)/ROM	Rev 1
Date: Wednesday, August 31, 2011		Sheet 30 of 43


KEYBOARD Con.




KEYBOARD Con.
Co-layout for 17" only



POWER BUTTON CONNECT




TOUCH PAD Con.



PROJECT : R33
Quanta Computer Inc.


Size Custom	Document Number LEB/KB/SW/TP	Rev 1A
Date: Wednesday, August 24, 2011	Sheet 31 of 43	

CPU FAN




SATA HDD CONNECTOR


32




SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down
Low : ODD power on





PROJECT : R33
Quanta Computer Inc.

Size	Document Number	Rev
Custom	HDD/ODD/FAN	1A
Date: Thursday, August 25, 2011	Sheet 32 of 43	


33









+3.3 Volt +/- 5%
Continue current:4A
Peak current:6A
OCP minimum:7.5A





CPU system agent
 voltage slew rate of 0.5 -10 mV/ μ s


H_FC_C22 VID0	VCCSA_SEL VID1	Vout
0	0	0.9V
0	1	0.80V (SV-RT8241DZGQW) 0.85V (LV-RT8241EZGQW)
1	0	0.725V
1	1	0.675V








+1.5V +/- 5%
Continue current:10A
Peak current:12A
OCP minimum 15A





 NB5	PROJECT : R33 Quanta Computer Inc.		
	Size Custom	Document Number 1.0V(RT8228BZ)1.8V(G5173)	Rev 1A
	Date: Wednesday, August 31, 2011 Sheet 38 of 43		







SV 35W CPU
 VID1=0.9V
 IccMax=53A
 Icc_Dyn=43A
 Icc_TDC=36A
 R_LL=1.9m ohm
 OCP=60A



SV 35W GT2
 VID1=1.23V
 IccMax=33A
 Icc_Dyn=20.2A
 Icc_TDC=21.5A
 R_LL=3.9m ohm
 OCP=36A

