

Enrico Caruso 14

Muxless/UMA Schematics Document

Sandy Bridge

Intel PCH

2011-04-07

REV : A00

DY : None Installed

UMA: UMA ONLY installed

PSL: KBC795 PSL circuit for 10mW solution installed.

10mW: External circuit for 10mW solution installed.

DIS: MUXLESS solution installed.

Surge: For GO Rural config stuff.

GIGA: For GIGA LAN config stuff.

HDMI: For HDMI config stuff.

DIS_CRT: Pure DIS install

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 1 of 105

Block Diagram (Discrete/UMA co-lay)

##OnMainBoard



gDDR3
900MHz

Seymour-XT S3

83,84,85,86,87

Intel CPU

Sandy Bridge

4,5,6,7,8,9,10

FDIx4x2

DMIx4
1GB/s

Intel
PCH
Cougar Point

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIe ports (8)
LPC I/F
ACPI 1.1

Azalia
CODEC
IDT 92HD87

29

CRT

PCIE
100MHz
2.5Gbps

LCD

HDMI

CardReader
Realtek
RTS5138

32

SD/MMC/MS/
MS Pro

74

Audio board

Internal Analog MIC

HP1

MIC IN

2CH SPEAKER

HDD

56

ODD

56

Flash ROM
4MB

60

KBC
NUVOTON
NPCE795BA0DX

27

Touch
PAD

69

Int.
KB

69

Thermal
ENE P2800

28

ENE P2793
Fan

28

DDRIII 1066/1333 Channel A

DDRIII 1066/1333 Channel B

DDRIII Slot 0
1066/1333

15

DDRIII Slot 1
1066/1333

14

10/100/1000 LOM
Realtek RTL8111E (Giga LAN)
Realtek RTL8105E (10M/100M)

31

RJ45
CONN

59

Mini-Card
WLAN+BT3.0

64

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 2

CAMERA

49

M/B
USB x1 (Left)

61

I/O board
USB x2 (Right)

82

Switches

1D5V_S3 1V_VGA_S0
3D3V_S0 1D8V_VGA_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

1D5V_S3 1D5V_S0
5V_S5 5V_S0
3D3V_S5 3D3V_S0

SYSTEM DC/DC		48
APL5916		
INPUTS	OUTPUTS	
DCBATOUT	0D85V_S0	

CPU DC/DC		42~44
VT1316+1314		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	

Project code: 91.4IU01.001
PCB P/N : 48.4IU16.0SC
Revision : 10315-SC

SYSTEM DC/DC		45
TPS51218		
INPUTS	OUTPUTS	
DCBATOUT	1D05V_VTT	

SYSTEM DC/DC		41
TPS51125		
INPUTS	OUTPUTS	
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5	

SYSTEM DC/DC		46
TPS51216R		
INPUTS	OUTPUTS	
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3	

GFX DC/DC		44
VT1316+1317		
INPUTS	OUTPUTS	
DCBATOUT	VCC_GFXCORE	

VGA		92
RT8208B		
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE	

TI CHARGER		40
BQ24707		
INPUTS	OUTPUTS	
+DC_IN_S5 +PBATT	DCBATOUT	

SYSTEM DC/DC		47
APW7153B		
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S0	

SYSTEM DC/DC		93
G9731		
INPUTS	OUTPUTS	
1D5V_S3 3D3V_S0	1V_VGA_S0 1D8V_VGA_S0	

Switches		
INPUTS	OUTPUTS	
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0	

PCB LAYER		
L1:Top L2:GND L3:Signal	L4:Signal L5:VCC L6:Bottom	

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Title	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 2 of 105	

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.


Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing
length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing
length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics
function for power saving.

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-k pull-Up
resistor on the motherboard.


Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.






SANDY BRIDGE SKT-BGA989C470395-1H180
62.10055.421
2nd = 62.10040.771

DN15ATI Whistler


SSID = CPU
















Disabling Guidelines:
If motherboard only supports external graphics:
Connect DPLL_REF_SSCLK on Processor to GND through
1K +/- 5% resistor.
Connect DPLL_REF_SSCLK# on Processor to VCCP
through 1K +/- 5% resistor power (~15 mW) may be
wasted.




SSID = CPU




SSID = CPU




PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed



Display	Port Presence Strap
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (RESERVED)		
Size A3	Document Number	Rev			
	Enrico Caruso 14				A0
Date:	Wednesday, April 13, 2011	Sheet	7	of	105


SSID = CPU

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR CORE POWER

53A

11/15 change Caps to 78.22610.51L



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

11/4 add Caps to 28 location as vendor recommend.
X01-0127 Stuff C812, C822, C831, C834
for VCC core noise issue.

X01-0217 Stuff C801=22uF
change C817 to 22uF

VCC_CORE

CPU1F

POWER

6 OF 9

SANDY

CORE SUPPLY

SVID

SENSE LINES

CPU1

SANDY

62.10055.421
2nd = 62.10040.771

VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top

12/28 Yellow mark for OPI change


PROCESSOR VCCIO: 8.5A

12/23 stuff the capacities

No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.

11/16 follow DN13 to meet schematic check list

These resistors need to close to power IC
11/17 change part reference R807 to R805



VIDALERT#
VIDSCLK
VIDSOUT



VCC_SENSE
VSS_SENSE

VCCIO_SENSE
VSSIO_SENSE

VCC_CORE

R801
100R2F-1-L-GP-U

R802
100R2F-1-L-GP-U

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (VCC_CORE)			
Size	Document Number		Rev
Custom	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 8 of	105


SSID = CPU

VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
2 x 22 uF at Top Socket Cavity
4 x 22 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge


VCC_GFXCORE

Voltage Rail	Voltage	Iccmax
VCC_CORE(QC)	0.8~1.35	94A
VCC_CORE(DC)	0.8~1.35	53A
VCCIO	1.05	8.5A
VDDQ	1.5	10A
VCCSA	0.75~0.9	6A
VCCPLL	1.8	1.2A
VAXG	0~1.52	33A

PROCESSOR VAXG: 33A




12/28 Yellow mark for OPI



Disabling Guidelines for External Graphics Designs:
Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed.
Can be left floating (Gfx VR keeps VAXG rail from floating) if the VR is stuffed

1D8V_S0

PROCESSOR VCCPLL: 1.2A



VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

POWER

CPU1G

7 OF 9

SANDY

SENSE LINES

VREF

GRAPHICS

DDR3 -1.5V RAILS

SA RAIL

1.8V RAIL

CPU1

SANDY

62.10055.421
2nd = 62.10040.771

VAXG_SENSE
VSSAXG_SENSE

AK35
AK34

VCC_AXG_SENSE 42
VSS_AXG_SENSE 42


Refer to the latest Huron River Mainstream PDG (Doc# 436735) for more details on S3 power reduction implementation.

+V_SM_VREF_CNT should have 10 mil trace width

+V_SM_VREF_CNT 37

Routing Guideline:
Power from DDR_VREF_S3 and +V_SM_VREF_CNT should have 10 mils trace width.

PROCESSOR VDDQ: 10A




12/28 Yellow mark for OPI

79.38719.201
2nd = 77.C3371.131

VDDQ Output Decoupling Recommendation:
1 x 330 uF
6 x 10 uF

PROCESSOR VCCSA: 6A



VCCSA Output Decoupling Recommendation:
1 x 330 uF
2 x 10 uF at Bottom Socket Cavity
1 x 10 uF at Bottom Socket Edge

11/16 Follow Annie team's schematic by power solution

VCCSA_SENSE

H23

R910

10R2J-2-GP

0D85V_S0

R910 close to pin H23.

VCCSA_SENSE

FC_C22
VCCSA_VID1

C22
C24

H FC C22
VCCSA_SEL



VCCSA_SEL 48



11/ 17 dummy RN901


<Core Design>

SSID = CPU



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: **Wednesday, April 13, 2011**

Sheet **11** of **105**

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 12 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14



Date: **Wednesday, April 13, 2011**

Reserved


Rev
A00

Sheet 13 of 105

SSID = MEMORY



X02-0303 change 0R to short pad










M_B_DIM0_ODT0 >>> 6

M_B_DIM0_ODT1 >>> 6

M_VREF_CA_DIMM1 >>> 6

M_VREF_DQ_DIMM1 >>> 6

15.37 DDR3_DRAMRST# >>> 30



SNAP SA0_DIM1 and SA1_DIM1 each other for DM2 can't boot up issue (only DN15/DQ15)

11/ 17 Change SMBus address note

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4
SO-DIMMA TS Address is 0x34

Thermal EVENT

SODIMM A DECOUPLING

Layout Note:
Place these Caps near SO-DIMMA.

12/28 Yellow mark for OPI change

12/3 Change DM2 to 62.10024.E21
12/9 Change DM2 to 62.10017.K01
12/21 Change DM2 to 62.10017.P61
12/22 Change DM2 to 62.10024.E21

DN15ATI Whistler



Title			DDR3-SODIMM2		
Size	Document Number	Rev	A00		
Custom	Enrico Caruso 14				
Date:	Wednesday, April 13, 2011	Sheet	14	of	105

SSID = MEMORY

11/ 17 Change SDBus address note



Note:
SO-DIMMB SPD Address is 0xA0
SO-DIMMB TS Address is 0x30

SO-DIMMB is placed farther from the Processor than SO-DIMMA


M_A_A[15:0] 6

M_A_DQS#[7:0] 6
M_A_DQS#[7:0] 6

M_A_BS2 >>>
M_A_BS0 >>>
M_A_BS1 >>>
M_A_DQ[63:0] >>>



X02-0303 change 0R to short pad



M_A_DIMM0_ODT0 >>>
M_A_DIMM0_ODT1 >>>

M_VREF_CA_DIMM0 >>>
M_VREF_DQ_DIMM0 >>>

14,37 DDR3_DRAMRS# >>>

DDR3_204P-128-GP

H = 9.2mm

62.10024.D51


M A A0	98	A0
M A A1	97	A1
M A A2	96	A2
M A A3	95	A3
M A A4	94	A4
M A A5	93	A5
M A A6	92	A6
M A A7	91	A7
M A A8	90	A8
M A A9	89	A9
M A A10	88	A10
M A A11	87	A11
M A A12	86	A12
M A A13	85	A13
M A A14	84	A14
M A A15	83	A15
M A A16	82	A16
M A A17	81	A17
M A A18	80	A18
M A A19	79	A19
M A A20	78	A20
M A A21	77	A21
M A A22	76	A22
M A A23	75	A23
M A A24	74	A24
M A A25	73	A25
M A A26	72	A26
M A A27	71	A27
M A A28	70	A28
M A A29	69	A29
M A A30	68	A30
M A A31	67	A31
M A A32	66	A32
M A A33	65	A33
M A A34	64	A34
M A A35	63	A35
M A A36	62	A36
M A A37	61	A37
M A A38	60	A38
M A A39	59	A39
M A A40	58	A40
M A A41	57	A41
M A A42	56	A42
M A A43	55	A43
M A A44	54	A44
M A A45	53	A45
M A A46	52	A46
M A A47	51	A47
M A A48	50	A48
M A A49	49	A49
M A A50	48	A50
M A A51	47	A51
M A A52	46	A52
M A A53	45	A53
M A A54	44	A54
M A A55	43	A55
M A A56	42	A56
M A A57	41	A57
M A A58	40	A58
M A A59	39	A59
M A A60	38	A60
M A A61	37	A61
M A A62	36	A62
M A A63	35	A63
M A A64	34	A64
M A A65	33	A65
M A A66	32	A66
M A A67	31	A67
M A A68	30	A68
M A A69	29	A69
M A A70	28	A70
M A A71	27	A71
M A A72	26	A72
M A A73	25	A73
M A A74	24	A74
M A A75	23	A75
M A A76	22	A76
M A A77	21	A77
M A A78	20	A78
M A A79	19	A79
M A A80	18	A80
M A A81	17	A81
M A A82	16	A82
M A A83	15	A83
M A A84	14	A84
M A A85	13	A85
M A A86	12	A86
M A A87	11	A87
M A A88	10	A88
M A A89	9	A89
M A A90	8	A90
M A A91	7	A91
M A A92	6	A92
M A A93	5	A93
M A A94	4	A94
M A A95	3	A95
M A A96	2	A96
M A A97	1	A97
M A A98	0	A98

NP1	NP1
NP2	NP2
RAS#	110
WE#	113
CAS#	115
CS0#	114
CS1#	121
CKE0	73
CKE1	74
CK0	101
CK0#	103
CK1	102
CK1#	104
DM0	11
DM1	28
DM2	46
DM3	63
DM4	136
DM5	153
DM6	170
DM7	187
SDA	200
SCL	202
EVENT#	198
VDDSPD	199
SA0	197
SA1	201
NC#1	77
NC#2	122
NC#TEST	125
VDD1	75
VDD2	76
VDD3	81
VDD4	82
VDD5	88
VDD6	89
VDD7	93
VDD8	94
VDD9	99
VDD10	100
VDD11	105
VDD12	106
VDD13	111
VDD14	112
VDD15	117
VDD16	118
VDD17	123
VDD18	124
VSS	2
VSS	3
VSS	8
VSS	13
VSS	14
VSS	19
VSS	20
VSS	26
VSS	31
VSS	32
VSS	37
VSS	38
VSS	43
VSS	44
VSS	48
VSS	49
VSS	54
VSS	55
VSS	60
VSS	61
VSS	66
VSS	71
VSS	72
VSS	127
VSS	128
VSS	133
VSS	134
VSS	138
VSS	139
VSS	144
VSS	145
VSS	150
VSS	151
VSS	155
VSS	156
VSS	161
VSS	162
VSS	167
VSS	168
VSS	172
VSS	173
VSS	178
VSS	179
VSS	184
VSS	185
VSS	189
VSS	190
VSS	195
VSS	196
VSS	205
VSS	206
ODT0	116
ODT1	120
VREF_CA	126
VREF_DQ	1
RESET#	30
VTT1	203
VTT2	204

Note:
The symbol DM1 is change value and PN only.

- 12/7 Change DM1 to 62.10024.D51
- 12/9 Change DM1 to 62.10017.K11
- 12/17 Change DM1 to 62.10017.N11
- 12/21 Change DM1 to 62.10017.Q41
- 12/22 Change DM1 to 62.10024.D91
- 12/22 Change DM1 to 62.10024.D51

SODIMM B DECOUPLING



Layout Note:
Place these Caps near SO-DIMMB.

DN15ATI Whistler

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR3-SODIMM1**

Size: Custom Document Number: **Enrico Caruso 14** Rev: **A00**

Date: Wednesday, April 13, 2011 Sheet 15 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Rev
A00

Sheet 16 of 105

Reserved





<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH


12/2 Net swap for layout





Alt6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT3#	Low = Alt6 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)





X02-0303 change 0R to short pad




12/1 Swap net for layout

11/11 change to RN1802 to meet schematic check result.



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



Danbury Technology:
Disabled when Low.
Enable when High.

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	X
1	USB Ext. port 2 (MB)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 3
9	USB Ext. port 1
10	X
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	X

USB 2.0 Overcurrent Pin Default Usage












Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PCH (PCI/USB/NVRAM)	
Size	Document Number	Rev	A00
A3	Enrico Caruso 14		
Date:	Wednesday, April 13, 2011	Sheet	18 of 105

SSID = PCH



11/29 change X2001 to 82.30020.D41
X01-0217 change C2008 , C2007 to 15pF



<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **PCH (PCI-E/SMBUS/CLOCK/CL)**

Size A3	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 20 of 105	

SSID = PCH




11/2 Merge R2122 into Q2101





11/ 17 change R2111 from 33ohm to 0ohm and change to ER2111

HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.




12/6 Separate RN2103 to
R2125 and R2126

11/11Remove RN2104 and FP DET#




HDD1



ODD


SSID = PCH

Note:
For PCH debug with XDP, need to DUMMY R2218




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regurator,
should not place external pull down.


11/11 Remove R2220 for GPIO48 set to GPO



```
11/11Remove DBC EN
X01-0211 swap DGPU_HPD_INTR#, EC_SMI# for layout.
```



11/ 17 Dummy R2201 because GPIO15 internal PH



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20kΩ
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

PCH (GPIO/CPU)

Size
A3

Document Number

Enrico Caruso 14

Date: Wednesday, April 13, 2011




Sheet 22 of 105

SSID = PCH 6A

11/ 17 Add R2301 but dummy it
and change L2301 source to 3D3V_DAC_S0


Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLb	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTerm	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

Refer to NPCE795 shared SPI flash architecture





VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop

SSID = PCH



Voltage Rail	Voltage	Iccmax
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_SUF	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLL	1.05	0.08
VccADPLL_B	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.1	0.042
VccIO3	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW3_3	3.3	0.002
VccDFTERM	1.8	0.19
VccRTC	3.3	6u
VccSus3_3	3.3	0.097
VccSusHDA	3.3	0.01
VccVRM	1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS3	1.8	0.06

SSID = PCH



DN15ATI Whistler


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: A3	Document Number: Enrico Caruso 14	Rev: A00
Date: Wednesday, April 13, 2011	Sheet 25 of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 26 of 105


SSID = Thermal

Thermal sensor P2800

Option 1: OTZ=95°C → ADJ=3.3V


Option 2: OTZ=85°C → ADJ=Floating

Option 3: OTZ=90°C → ADJ=GND




12/14 dummy R2803, R2804 and C2805

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.



2.System Sensor, Put on palm rest




Very Close to CPU1

SYS_THRM 27
CPU_THRM 27

	Pin-1	Definition
P2793A	/FON	Low(<0.4V): VOUT =Vin and the fan is fully-on High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm
P2793B	EN	Low(<0.4): IC is shutdown. High(>1.6V): VOUT=1.6*VSET This pin is internal Pull-High with ~500K ohm

Fan controller P2793




For linear FAN

2nd = 74.02793.A31


Very close to CPU1

12/15 Remove 3rd source



X02-0309 change AFTP to followDV14 AMD



12/13 change P2800 to ver B



83.R5003.C8F
2ND = 83.R5003.H8H
3rd = 83.5R003.08F


VGA Thermal sensor P2800

85 P2800_VGA_DXP >>> P2800 VGA_DXP
Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.
85 P2800_VGA_DNX >>> P2800 VGA_DNX




X02-0311 Add R2816& R2817 to
option VGA_THRM
and DY the circuit


11/18 remove R2817, R2818, C2816
and NC U2804 OTZ pin



EMI/ESD




SSID = AUDIO



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3





Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011


Rev
A00

Sheet 30 of 105


LAN CHIP




SSID = SDIO



11/1 Add R3210, C3210 for EMI



Close U3201



X02-0311 stuff TR3201 and change symbol to 68.00201.141

A00-0324 change TR6102 to TR3201

A00-0406 remove R3206, R3207 PAD

<Core Design>

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Date: Wednesday, April 13, 2011

Reserved

Rev
A00

Sheet 33 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 34 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00



Date: Wednesday, April 13, 2011

Sheet 35 of 105


Reserved

SSID = Reset.Suspend

20101206 X02:
Add Q3603 for RTC power sequence.



ROSA Run Power






<Core Design>




Title			Power Plane Enable	
Size	Document Number	Rev		
A3		Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet	36	of 105

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 f 200mV and the edge must be monotonic

Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK




DCin CONN




SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			BATT CONN		
Size	Document Number				Rev
A3	Enrico Caruso 14				A00
Date:	Wednesday, April 13, 2011	Sheet	39	of	105


```
SSID = PWR.Plane.Regulator 3p3v5v
```



I/P cap: 10U 25V KU805 X5R/ 78.10622.51L
Inductor: 2.2U PFCM063T-3R22M Cyntec 18mohm/20mohm Isat =10Arms 68.2R210.20B
O/P cap: 330U6.3V M6.35V 15mOhm 3.16Arms Matsuki/77.53371.04L
H/S: SI8412DN / 24mohm/30mOhm4.5Vgs/ 84.00412.037
L/S: SI7176ADN / 13.5mohm/16.5mOhm4.5Vgs/ 84.07716.037


SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820k to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit


TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 1.50UH PCMC104T-1R5 Cynet 3.8mohm/4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 220U 6.3V PSLV0J227M 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
H/S, L/S: FDM33604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037



SSID = CPU.Regulator



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VT1316+1314 CPU CORE(1/3)

Size

Document Number

A

Enrico Caruso 14


	V
--	---

Date: Wednesday, April 13, 2011

Sheet 42 of

5	
---	--

X01-0217 change PR4202, PR4213, PR4230
PR4247 to 7.5K(F)



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

VT1316+1314 CPU CORE(2/3)

Size

Document Number	
-----------------	--

A3

Enrico Caruso 14

Date: Wednesday, April 13, 2011

Sheet 43 of 105


[illegible]

A00

[illegible]

Sheet	44	of	105
-------	----	----	-----

SSID = PWR.Plane.Regulator_lp5v0p75v




I/P cap:10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.68UH PCMC104T-R68MN Cyntec 2.4mohm/2.7mohm Isat =39Arms 68.R6810.20G
O/P cap: 220U2V EEFCX0D221R 15mOhm 2.7Arm/Panasonic/79.22719.20L
H/S,L/S: FDMS3604S / 7.5mohm/9.8mOhm@4.5Vgs, 2.6mohm/3.2mOhm@4.5Vgs/ 84.03604.037

<Core Design>

SSID = PWR.Plane.Regulator_1p8v

APW7153B for 1D8V_S0 DIS


+1.8V_RUN
Design current = 1.015A



$$V_o = 0.8 * (1 + (R1/R2))$$

12/9 EE change to

APL5930 for 1D8V_S0 UMA



$$V_{out} = 0.8V * (R1 + R2) / R2$$


I/P cap: 4.7U 25V K0805 X5R/ 78.47522.51L
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cynotec 14mohm/15mohm Isat =18Arms 68.1R510.10K

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			APW7153B +1.8V_RUN	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date:	Wednesday, April 13, 2011	Sheet	47	of 105

APL5916 for VCCSA




$$V_{out} = 0.8 * (1 + R1/R2)$$

Iomax=6A
OCP>9A
VCCSA=0.9V

SSID = VIDEO




Close to LVDS connector




SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER







12/9 BOM merge

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LCD Connector			
Size A3	Document Number		Rev A000
Enrico Caruso 14			
Date: Wednesday, April 13, 2011	Sheet	49 of	105

SSID = VIDEO


11/3 Add RN5010 for CRT SMBus
X02-0303 change 0R to short pad



11/29 change CRT1 to 20.20927.015





5V Tolerance




Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.






11/18 change Fuse for CRT and HDMI share



11/15 remove F5501 base on brazos result.
11/ 17 Remove R5001



Hsync & Vsync level shift





SSID = VIDEO

HDMI Level Shifter & CONNECTOR


HDMI CONN



A00-0407 remove TR5101, TR5102, TR5103, TR5104 PAD and remove 0R PAD.



11/19 change net Q5103_G to 5V_S0





11/16 Del RN5112~5115 for no need to reserve for VGA

11/18 change RN5117 BOM control property to HDMI

17 PCH_HDMI_CLK >>> RN5117 3
17 PCH_HDMI_DATA >>> 0R4P2R-PAD
X02-0303 change 0R to short pad

Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.



<Core Design>

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 52 of 105

Reserved

(Blanking)

DN15ATI Whistler

DELL

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS_Switch

Size

A3

Document Number

Enrico Caruso 14

Rev


A00

Date: Wednesday, April 13, 2011

Sheet 53 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 54 of 105

Reserved

SSID = User.Interface


(Blanking)

SSID = SATA


SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031


12/22 Change HDD1 CONN to 62.10065.H71




Close to HDD1




ODD Connector




12/21 ODD1 to 22.10300.201





When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



SUPPORT ZERO SATA ODD



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0




<Core Design>

SSID = ESATA

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number
Enrico Caruso 14


Date: **Wednesday, April 13, 2011**

Rev
A00

Sheet **57** of **105**

SSID = AUDIO

Speaker Connector




11/10 remove MIC1



11/26 reserve MIC2

12/7 change MIC2 to 20.F1050.002



12/7 Change to digital GND

X02-0315 Change MIC2 to 20.F1889.002

DN15ATI Whistler

SSID = LOM


LAN TransFormer

Giga Main: 68.IH601.301
Giga 2nd: 68.05009.30A


10/100 Main: 68.HH035.301
10/100 Main: 68.01284.30A

X01-0211 Add EMI solution for Surge

11/30 swap net






2nd = 68.89240.30B




12/6 change resistor package.

0722 : change to gas tube




11/25 modify to CRC circuit and divided resistor as EMI suggest
11/29 Change C5911 to 78.1022S.22L

RJ45



11/29 change RJ45 to 22.10277.D01



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XFOM&RJ45Size
A3

Document Number

Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 59 of 105

SPI FLASH ROM (4M byte) for PCH

11/18 Merge R6003, R6004, R6005 to RN6001




11/18 reserve R6002 for WP# and change
change D0 pin pull down to capacity


Pirity	Wistron P/N	Manufacturer	Vendor P/N
1	72.25Q32.A01	WINBOND	W25Q32BVSSIG
2	72.25320.C01	MXIC	MX25L3206EM2L-12G
3	72.25032.D01	SST	SST25VF032B80-4I-S2AF
4	72.25P32.C01	Numonyx	M25PX32-VMMV6F

Notes:


The total SPI interface signal between EC and PCH can't not exceed 6500mil. The mismatch between SPI signal must be within 500mil




SSID = RBATT



11/29 change RTC1 to 20.F1606.002



11/23 add RTC DET circuit



VccRTC is now connected to VccDSW3_3 through the Schottky diode instead of the 3.3V Sus well.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size

Document Number





Enrico Caruso 14

ev



Date: Wednesday, April 13, 2011

Sheet 60 of 105

SSID = USB



11/1 Stuff TR6101 for EMI



DN15ATI Whistler



Title			USB Power SW	
Size	Document Number	Rev		
		Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011	Sheet	61	of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 62 of 105


Reserved

SSID = User.Interface

(Blanking)

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


RESERVED

Size	Document Number	Rev
A3	Enrico Caruso 14	A00

Date: Wednesday, April 13, 2011	Sheet 64 of 105
---------------------------------	-----------------


SSID = Wireless

Mini Card Connector(802.11a/b/g)



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 66 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Enrico Caruso 14



Rev

A00


Date: Wednesday, April 13, 2011

Sheet 67 of 105


FRONT POWER LED




SATA HDD LED (White)




Battery LED2 (WHITE_LED)




Battery LED1 (AMBER_LED)




Wireless LED



Power button




SSID = KBC





11/26 change KB1 to 20.K0597.030
12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector



11/23 change TPAD1 to 20.K0320.004
X01-0208 change TPAD1 to 20.K0464.004
X01-0216 Modify pin define error

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Key Board/Touch Pad		
Size A3	Document Number	Rev
Enrico Caruso 14		A00
Date: Wednesday, April 13, 2011	Sheet 69	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor



Rev

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 70 of 105



DN15ATI Whistler

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Rev
		A00
Title		
Debug connector		
Size	Document Number	Rev
A3	Enrico Caruso 14	A00
Date: Wednesday, April 13, 2011	Sheet 71 of 105	

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 72 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3



Document Number
Enrico Caruso 14

Rev
A00


Date: Wednesday, April 13, 2011

Sheet 73 of 105


SSID = SDIO



0810 Vendor Recommend



11/18 Dummy EC7401, EC7403
11/20 vendor recommend to reserve 5P
X01-0216 stuff EC7401~EC7410 for EMI



SSID = ExpressCard

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title			Express Card		
Size	Document Number				Rev
A3	Enrico Caruso 14				A00
Date: Wednesday, April 13, 2011			Sheet	75 of	105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 76 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 77 of 105

Reserved

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 78 of 105

Reserved

SSID = User.Interface

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Free Fall Sensor	
Size	Document Number	Rev		
A3	Enrico Caruso 14	A00		
Date: Wednesday, April 13, 2011		Sheet	79	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Enrico Caruso 14

Rev

A00

Date: Wednesday, April 13, 2011

Sheet 80 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011

Sheet 81 of 105


Reserved

11/1 Stuff TR8201, TR8202 for EMI




A00-0406 remove R8201, R8202, R8203, R8204 pad
A00-0320 Change TR8201, TR8202 to 120ohm.
A00-0408 Swap net for layout


12/6 swap net for layout



11/1 Add EC2901~EC2904 for EMI request



IOBD1 is for USB board




11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210

IOBD2 is for Audio board



12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.


X02-0309 Del AFTP8201~8210

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
IO Board Connector
Size A3 Document Number
Enrico Caruso 14 Rev
A00
Date: Wednesday, April 13, 2011 Sheet 82 of 105

SSID = VIDEO



CONFIGURATION STRAPS				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1= INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET					
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		RECOMMEND	PLATFORM SETTING
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing		X	1
TX_DEEMPH_EN	GPIO1	PCIe TRANSMITTER DE-EMPHASIS ENABLED 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled		X	1
BIF_GEN2_EN_A	GPIO2	0: Advertises the PCIe device as 2.5GT/s capable at power on. 1: Advertises the PCIe device as 5.0GT/s capable at power on.		0	0
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.		?	0
GPIO8_ROMSO	GPIO8	RESERVED		0	0
VGA_DIS	GPIO9	0: VGA Controller capacity enabled 1: The device won't be recognized as the system's VGA controller		0	0
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size		X X X	0 0 1 (2.56MB)
GPIO21_BB_EN	GPIO21	RESERVED		0	0
BIOS_ROM_EN	GPIO_22_ROMCSB	0: Disable external BIOS ROM device 1: Enable external BIOS ROM device		X	0
VIP_DEVICE_STRAP_EN	V2SYNC	VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.		X	0
RSVD	H2SYNC	RESERVED		0	0
RSVD	GENERICC	RESERVED		0	0
AUD[1]	HSYNC	AUD[1:0]: 11-Audio for both DisplayPort and HDMI		X	1
AUD[0]	VSXNC			X	1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

GPU PCIe/STRAPPING(1/5)

File: **Enrico Caruso 14**


Size A3 Document Number Rev A00

Date: Wednesday, April 13, 2011 Sheet 83 of 105

	PE_GPIO0
dGPU mode	H
IGPU	L
IGPU with BACQ	H


SSID = VIDEO

PLACE MVREF DIVIDERS AND CAPS CLOSE TO ASIC



DDR3/GDDR3 Memory Stuff Option (ROBSON-S3/SEYMOUR-XT-S3)

	DDR5	DDR3
MVDDQ	1.5V	1.5V/1.8V
Ra	40.2R	40.2R
Rb	100R	100R




DPC_CALR (Park/Robson-S3):
Analog calibration.
Connect DPxx_CALR to GND through a 150-
resistor.

**This basic topology should be used for DRAM_RST for
DDR3/GDDR3/GDDR5. These Capacitors and Resistor values
are an example only. The Series R and || Cap values
will depend on the DRAM load and will have to be
calculated for different Memory ,DRAM Load and board
to pass Reset Signal Spec.

Designator	For SEYMOUR	For Robson
R_MEM_1	10R	10R
R_MEM_2	50R	50R
R_MEM_3	5K	5K
C_MEM	120pF	120pF

Place all these components very close to GPU
(Within 25mm) and keep all component close
to each Other (within 5mm) except R_MEM_2

P/N: FUPJP



For normal GPU operation, these signals can be left
floating (do not populate the capacitors and resistors).

VGA1

MEMORY INTERFACE

VGA1C

3 OF 7

88 MDA[0..31] <<>

89 MDA[32..63] <<>

11/16 change part reference
to R8441 and stuff
11/18 move R8441 before R8440

2010/07/06
Schematics check list:
A pull-down resistor is required.

DN15ATI Whistler


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU Memory(2/5)
Size Custom Document Number Enrico Caruso 14 Rev A00
Date: Wednesday, April 13, 2011 Sheet 84 of 105

MEMORY ID Table	
DVDPDATA[3:0]	Description
0000	DDR3 SAMSUNG-K4W1G1646G-BC11 (900MHz) 64M*16
0001	DDR3 Hynix-H5TQ1G63DFR-11C (900MHz) 64M*16
0010	DDR3 SAMSUNG K4W2G1646C-BC11 (900MHz) 128M*16
0011	DDR3 Rynix-H5TQ2G63BFR-11C (900MHz) 128M*16

DVDPDATA[0:3] Default: Pull down






For Seymour,
DPC_PVDD is DPC_VDD18 2010/06/11
DPC_PVSS and all DPC_VSSR are DP_VSSR




X01: dummy VGA thermal circuit based on DN15
11/18 Del C8529 to follow DN13



GPIO_6, GPIO_15 PWRCNTL_0, GPIO_16 SSIN, GPIO_20 PWRCNTL_1
Voltage control signals for the core (VDDC and VDDCI).
At Reset, these signals will be inputs with weak internal pull-down resistors.
VDDC can define all voltage control signals to be either 3.3V or open drain outputs (all signals must be the same type). The output state (high/low) of these signals is programmable for each PowerPlay state.




SSID = VIDEO










MEM_ID Control



2010/07/07 Remove TP8517, TP8518, TP8506, TP8519, TP8512




2010/07/07









M93-S3/M92-S2



2010/06/11



2010/06/11










M93-S3/M92-S2



2010/06/11




2010/06/11









M93-S3/M92-S2



2010/06/11



2010/06/11









M93-S3/M92-S2




2010/06/11




2010/06/11




LVDS Interface




2010/06/11




2010/06/11




2010/06/11




2010/06/11



2010/06/11




2010/06/11



2010/06/11




P/N: FJFJP



12/16 change R8507, R8505 and R8513 to ROB

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan, R.O.C.
Enrico Caruso 14
Date: Wednesdays, April 13, 2011
Sheet: 62 of 188


SSID = VIDEO




	PX_EN	8209A_EN/DEM_VGA	D5V_VGA_PWOK_R	PX_EN#	PX_EN#
Non-BACO	0	1	1	0	1
BACO	1	0	0	1	0

PX_EN# = High, BIF_VDDC = 1V_VGA_S0
PX_EN## = High, BIF_VDDC = VGA_CORE




SSID = VIDEO



SSID = VIDEO



X01-0211 change VRAM symbol for layout (larger package)



DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU-VRAM1,2 (1/4)			
Size	Document Number		Rev
Custom	Enrico Caruso 14		A00
Date:	Wednesday, April 13, 2011	Sheet 88 of	105

SSID = VIDEO

Simulation 10/07



12/28 Yellow mark for OPI change

Simulation 10/07

Simulation 10/07

12/28 Yellow mark for OPI change

X01-0211 change VRAM symbol for layout (larger package)




DN15AT1 Whistler

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title GPU-VRAM3,4 (2/4)		
Size Custom	Document Number Enrico Caruso 14	Rev A00
Date: Wednesday, April 13, 2011	Sheet 89	of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 90 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size
A3

Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011

Sheet 91 of 105

```
X01-0217 change PT9202 -->79.33719.20L
                    PT9203 -->79.33719.L01
```



$$V_{out} = 0.75V * (R1 + R2) / R2$$

RT8208B for Robson-XT

PWRCNTL_1	PWRCNTL_0	VGA_CORE_PWR
L	L	1.12V
H	L	0.95V
H	H	0.9V


For Robson:
PR9218=10K
PR9213=49.9K
PR9211=150K
PR9210=44.2K

Change DUMMY Reference Name to PX_BACO





	DGPU_PWR_EN#
dGPU mode	L
IGPU	H
IGPU with BACO	L


AO4468, SO-8
Id=?A, Qg=9~12nC
Rdson=17.4~22m ohm



change low $R_{ds(on)}$ MOSFET




Park_Madison Does Not Support BACO, So follow Old Sequence
Seymour_Whistler_Robson Support BACO, So Change Sequence



(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A3


Document Number
Enrico Caruso 14

Rev
A00

Date: Wednesday, April 13, 2011Sheet 94 of 105

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size

A3

Document Number

Enrico Caruso 14

Rev

A00


Date: Wednesday, April 13, 2011

Sheet 95 of 105

SSID = SDIO

(Blanking)

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TOUCH PANEL


Size
A3

Document Number
Enrico Caruso 14


Rev
A00

Date: Wednesday, April 13, 2011


Sheet 96 of 105



X01-0208 stuff SPR1 and add SPR2



A00-0406 dummy SPR2



SSID = Mechanical



12/17 add SPR1 for EMI

12/21 change SPR1 to 34.4B312.002


12/22 change SPR1 to 34.39S07.003

X01-0211 change SPR2, SPR3 to 34.4B312.002


X01-0210 add SPR3




For CPU BRACKET



VGA Stand-Off




PCH Stand-Off



A00-0412 dummy H12, H13 for remove PCH Heatsink

A00-0413 change H12 to 34.4HL17.001

12/2 Delete SPR1, SPR2




12/15 Stuff EC9727

12/17 Add EC9741

12/6 Add EMI capacities

12/20 change EMI caps to 0402 package




<Core Design>

(AC mode)

(DC mode)


2000 2000 2000




Timing diagram for PCH GPIO54 output. The diagram shows the relationship between several signals: DGPU_PWR_EN (Discrete only), 3D3V_VGA_S0 (Discrete only), S20A_EN/DEM_VGA (Discrete only), VGA_CORE (Discrete only), 1V_VGA_S0 (Discrete only), S035_PG00D_1V (Discrete only), 1DSV_VGA_S0 (Discrete only), DGPU_FMRCK (Discrete only), and 1DSV_VGA_S0 (Discrete only). The signals are shown as digital waveforms. Key timing parameters are indicated: $T_r > 0ms$ for the 3D3V_VGA_S0 signal, $T_r > 0ms$ for the S035_PG00D_1V signal, $T_r > 0ms$ for the 1DSV_VGA_S0 signal, and $T_r < 20ms$ for the 1DSV_VGA_S0 signal. The signals are labeled as PCH GPIO54 output, 3D3V_VGA_S0 above VT357 VIH, RT9035 PG00D, and VT357 PG00D.

<Core Design>			
DELL		Wistron Corporation 21F, 8B, Sec. 5, Hsin Tai Wu Rd., Hachih, Taipei Hsien 221, Taiwan, R.O.C.	
File _____			
Power Sequence			
Date	Document Number	Rev	
A1	Enrico Caruso 14	A00	
Date: Wednesday, April 13, 2011		Event	00 of 100

WISTRON HURON RIVER POWER UP SEQUENCE DIAGRAM



Power Up Sequence: $-8 \sim 13$



Power Shape

Regulator

LDO

Switch

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Block Diagram

Size
A3

Document Number

Enrico Caruso 14


Rev

A00



Date: Wednesday, April 13, 2011

Sheet 100 of 105


PCH SMBus Block Diagram



KBC SMBus Block Diagram




Audio Block Diagram



DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA-->220uF DIS-->470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Change History

Size A3	Document Number Enrico Caruso 14	Rev A00
------------	--	-------------------

Date: Wednesday, April 13, 2011	Sheet 103 of 105
---------------------------------	------------------

DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 0R to short pad	X02
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	X02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	X02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	X02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	X02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	X02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	X02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

DN15ATI Whistler



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size A3Document Number Enrico Caruso 14Rev A00

Date: Wednesday, April 13, 2011Sheet 104 of 105

