Berry DG15 Discrete/UMA Schematics Document

Arrandale

Intel PCH

2009-10-12


REV: X00


DY : None Installed


UMA:UMA platform installed
DIS:DIS platform installed


Madisan: gDDR3 1GB platform installed

Colay : Manual modify BOM












Thermal Block Diagram



Audio Block Diagram





·

PCH Strapping

Calpella Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k Ω - 10 -k Ω weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k Ω weapull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPI051	Default (SPI): Left both GNTO# and GNTO# floating. No pull up required.
	Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
	Boot from LPC: Connect both GNTO# and GNT1# to ground with $1-k\Omega$ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for server only. Not for mobile/desktops).
GPI033	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with $1-k\Omega$ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with $8.2-k\Omega$ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPI027	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	RESERVED
LANE2	MiniCard WLAN
LANE3	LAN
LANE 4	W-WAN
LANE5	RESERVED
LANE 6	RESERVED
LANE7	H55/HM55 no support
LANE8	H55/HM55 no support

USB Table

	USB
Pair	Device
0	USB2 (CRT Board)
1	USB3 (CRT Board)
2	WLAN (I/O Board)
3	RESERVED
4	CARD READER
5	BLUETOOTH
6	HM55 no support
7	HM55 no support
8	USB1 (I/O Board)
9	USB0 (I/O Board ESATA)
10	RESERVED
11	W-WAN (I/O Board)
12	RESERVED
13	CAMERA

Processor Strapping

Calpella Schematic Checklist Rev. 0

		Calpella Schematic Checklist	Rev.U_/
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

SATA Table

Γ	SATA				
Pair		Device			
	0	HDD			
	1	ODD			
	2	HM55 no support			
	3	HM55 no support			
ľ	4	ESATA			
L	5	RESERVED			


Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tail Wü Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.


Title


Table of Content

Size Berry
Date: Wednesday, October 14, 2009 Sheet 6 of 92














PCI-Express Configuration Select

1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal

1 :Normal Operation
0 :Lane Numbers Reversed
15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence

CFG4


1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port





CFG7(Reserved) - Temporarily used for early Clarksfield samples.


CFG7 Clarksfield (only for early samples pre-ES1) Connect to GND with 3.01K Ohm/5% resistor.


Note: Only temporary for early CFD sample (rFBA/BGA) (For details please refer to the WW33 MoW and sighting report). For a common M/B design (for AUB and CFD), the pull-down resistor shouble be used. Does not impact AUB functionality.

































































SSID = AUDIO





























































Frequency setting
470K -->290KHz
200K -->340KHz
100K -->380KHz
39K -->430KHz


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D O/P cap: 330U 2.5V EEFSXD0331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01 H/S: SIS406IN/ POWERPAK-8/ 11.5mohm/14.5mohm (4.5Vgs/ 84.00406.037 L/S: SIS402DN/ POWERPAK-8/ 6.4mohm/8mohm@4.5Vgs/ 84.00402.037





SSID = PWR.Plane.Regulator_1p8v


APL5930 for +1.8V_RUN











+PWR SRC


+LCDVDD

R5416 150R3J-L-GP


Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

X00


LVDS Channel A





Panel BL brightness/Power En/BL En




LVDS Channel B










SSID = User.Interface


ITP Connector


 $H_CPURST\#$ use pull-up Resistor close ITP connector 500 mil (max), others place near CPU side.



SSID = Thermal


Fan Connector






SSID = SATA

SATA HDD Connector



ODD Connector



Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


File


HDD/ODD


Size
A3

Berry
Bate: Thursday, October 22, 2009

Sheet 59 of 92








SSID = USB

Close to I/O connector


IO Board USB Power


Main RT9715BGF P/N:74.09715.B79 SEC G547F2P81U P/N: 74.00547.A79





CRT Board USB Power


Close to CRT Board connector















SSID = KBC


Internal KeyBoard Connector




Sec. 20.K0259.030


SSID = Touch.Pad


TouchPad Connector






























IO Board CONN 80 pin










SSID = SDIO

Card Reader connector



<Core Design>



Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wü Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CARD Reader CONN


Document Number


Berry

X00


Date: Thursday, October 22, 2009


Sheet








ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,				RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN		RECOMMEND	PLATFORM SETTING	
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	×	1	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED 0:Tx de-emphasis disabled 1:Tx de-emphasis enabled	x	1	
BIF_GEN2_EN_A	GPIO2	0:Advertises the PCle device as 2.5GT/s capable at power on. 1:Advertises the PCle device as 5.0GT/s capable at power on.	0	0	
GPIO5_AC_BATT	GPIO5	optional input allow the system to request a fast power reduction by setting GPIO5 to low.	?	0	
RESERVED	GPIO8	RESERVED	0	0	
VGA_DIS	GPIO9	O:VGA Controller capacity enabled The device won't be recognized as the system's VGA controller	0	0	
ROMIDCFG[2:0]	GPIO[13:11]	BIOS_ROM_EN=1, Config[2:0] defines the ROM type BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size	x x x	0 0 1 (256MB)	
RESERVED	GPIO21	RESERVED	0	0	
BIOS_ROM_EN	GPIO_22_ROMCSB	The habit oxionial bloom to help do not	х	0	
VIP_DEVICE_STRAP_EN		VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface.	х	0	
RSVD	H2SYNC	RESERVED	0	0	
RSVD	GENERICC	RESERVED	0	0	
AUD[1]	HSYNC	AUD[1:0]:11-Audio for both DisplayPort and HDMI	×	1	
AUD[0]	VSYNC		X	1	




















GPU-VRAM1,2 (1/4) Rev **X00** Custom Berry








SSID = Video.PWR.Regulator

RT8208BGQW for +VGA_CORE



PWRCNTL_0	PWRCNTL_1	+VGA_CORE		
Н	Н	0.9V		
L	Н	0.95V		
Н	L	1.05V		
L	L	1.1V		

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L

Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.6mohm/1.8mohm Isat=25Arms 68.R5610.10D

O/P cap: 330U 2.5V PSLV0E337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L

H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037 L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037 Core Design>

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.


Title

RT8208B +VGA CORE


Size Document Number
Arsenal DJ1 Discrete

Number 2, 2009 Sheet 89 of 92

APL5930 for +1.8V_RUN_VGA



+3.3V_RUN_VGA



APL5930KAI for +1.0V_RUN_VGA

