



BM5016



Thermal disaster prevention is implemented by PROCHOT_L and THERMTRIP_L with hardware non-system dependant functions. Fan speed control will only be implemented by SB TSI software based implementation

Power State / Voltage Rail Activity Summary

Global System State	Sleep State	Processor Power State	Description		RTC	ALW	DUAL	sus	RUN
G0	S0	C0	Running		ON	ON	ON	ON	ON
G0	S0	C0	Running	P-state transitions under OS control	ON	ON	ON	ON	ON
G0	S0	C1		Halt	ON	ON	ON	ON	ON
G0	S0	C2		Stop grant, caches snoopable	ON	ON	ON	ON	ON
G0	S0	СЗ		TBD	ON	ON	ON	ON	ON
G0	S0	c4		TBD	ON	ON	ON	ON	ON
G1	S1	OFF		Powered on suspend	ON	ON	ON	ON	ON
G1	S3	OFF	Sleeping	Suspend to RAM	ON	ON	ON	ON	OFF
G2	S4	OFF		Suspend to diskON	ON	ON	ON	OFF	OFF
G2	S5	OFF	Soft-off		ON	ON	ON	OFF	OFF
G2/G3	S5 LOW	OFF	Battery IN		ON	ON	OFF	OFF	OFF
G3 OFI		OFF	Mechanical off		ON	OFF	OFF	OFF	OFF



Group Name Description

INT: Stuff when use internal clock generator EXT: Stuff when use external clock generator DNI/NC: DO NOT INSTALL

KBC: Stuff when use external KBC IMC: Stuff when use internal EC

A11:Resistors marked with "A11" is only for SB800A11 ONLY.


BITLAND
Bitland Information Techonogy Co.,Ltd.
Notebook R&D Division


File

MISCELLANEOUS TABLES


Size
Custom
Document Number
BM5016
Rev
1.0


Sheet 6 of 64








BITLAND Billand Information Technology Co., List.
Files CPU CORE PWR
Size Document Number BM5016 1.0





















DEL HTPA Soft-Touch Duo Connectors


BITLAND
Bitland Information Techonogy Co., Ltd.
Notebook R&D Division

Title S1G4 HT I/F


Size Document Number
Custor
BM5016
Rev
1.0


Date: Thursday, August 05, 2010 Sheet 14 of 54







BITLAND Situad Information Technology Co., Ltd.
Notebook R&D Division
S1G4 CTRL & DEBUG
Document Number BM5016 Rev
1.0









U200A HT NB CPU CAD H0 14
HT NB CPU CAD L0 14
HT NB CPU CAD L1 14
HT NB CPU CAD L1 14
HT NB CPU CAD L1 14
HT NB CPU CAD L2 14
HT NB CPU CAD L2 14
HT NB CPU CAD L3 14
HT NB CPU CAD L4 14
HT NB CPU CAD L5 14
HT NB CPU CAD L6 14 14 HT CPU NB CAD H0
14 HT CPU NB CAD L0
14 HT CPU NB CAD L1
14 HT CPU NB CAD L1
14 HT CPU NB CAD L1
14 HT CPU NB CAD L2
14 HT CPU NB CAD L2
14 HT CPU NB CAD L3
14 HT CPU NB CAD L3
14 HT CPU NB CAD L3
14 HT CPU NB CAD L4
14 HT CPU NB CAD L4
14 HT CPU NB CAD L5
14 HT CPU NB CAD L6
14 HT CPU NB CAD L7
14 HT CPU NB CAD L7 HT_RXCADOP PART 1 OF 6 HT_TXCAD0P HT_TXCAD0N HT_TXCAD1P HT_TXCAD1N HT_RXCAD1P HT RXCAD1N HT_RXCAD2P HT_RXCAD2N HT_TXCAD2P HT_TXCAD2N HT RXCAD3P HT TXCAD3P HT_RXCAD3P HT_RXCAD3N HT_RXCAD4P HT_TXCAD3N HT_TXCAD4F HT_RXCAD4N HT_RXCAD5P HT_RXCAD5N HT_TXCAD4N HT_TXCAD5P HT_TXCAD5N CPU P25 HT_TXCAD6P HT_TXCAD6N HT_TXCAD7P HT_RXCAD6P HT_RXCAD6N N24 N25 14 HT_CPU_NB_CAD_L7 HT_RXCAD7N HT_TXCAD7 14 HT CPU NB CAD HB
14 HT CPU NB CAD LB
15 HT CPU NB CAD LB
16 HT CPU NB CAD LB
16 HT CPU NB CAD LB
17 LB
18 HT CPU NB CAD LB AC24 AC25 HT_TXCAD8P G21 HT_RXCAD8P HT_RXCAD8N ->>HT_NB_CPU_CAD_H8 14 HT_TXCAD8P HT_TXCAD8N HT_TXCAD9P HT_TXCAD9N HT_TXCAD10P AB25 HT_RXCAD9P HT_RXCAD9N 8 AB24 AA24 HT RXCAD10P AA25 Y22 Y23 TRANS HT_RXCAD10N HT_RXCAD11P HT_TXCAD10N HT_TXCAD11P HT_RXCAD11N HT_RXCAD12P HT_RXCAD12N HT TXCAD11N HT_TXCAD12P J19 HT_TXCAD12N M19 HT_TXCAD13P L18 HT_TXCAD13N M21 HT RXCAD13P V20 U20 HT RXCAD13N HT_TXCAD14P HT_TXCAD14P HT_TXCAD14N HT_TXCAD15P HT_TXCAD15N M18 HT_RXCAD14P HT_RXCAD14N U21 HYPE HT RXCAD15P HT_RXCAD15N HT_NB_CPU_CLK_H0 14

HT_NB_CPU_CLK_L0 14

HT_NB_CPU_CLK_H1 14

HT_NB_CPU_CLK_L1 14 HT RXCLK0P HT TXCLK0P HT_TXCLK0P HT_TXCLK0N HT_TXCLK1P 1 20 HT_RXCLK0N HT_RXCLK1P AB23 AA22 HT RXCLK1N HT_TXCLK1N HT_TXCTL0P M25
HT_TXCTL0N P19
HT_TXCTL1P
HT_TXCTL1N R18 14 HT_CPU_NB_CTL_H0
14 HT_CPU_NB_CTL_L0
14 HT_CPU_NB_CTL_H1
14 HT_CPU_NB_CTL_L1 HT_NB_CPU_CTL_H0 14

HT_NB_CPU_CTL_L0 14

HT_NB_CPU_CTL_H1 14

HT_NB_CPU_CTL_L1 14 HT_RXCTL0P HT_RXCTL0P HT_RXCTL1P HT_RXCTL1P R21 R20 HT_TXCALP B24 HT_TXCALN B25 R201___301R R200 301R HT_RXCALP HT_RXCALN HT TXCALN RS880M A11 HF MVD BOM 为300


DEL HTPA PROBE CONNECTOR FOR DEBUG(NB SIDE)


BITLAND
Billand Information Techonogy Co.,Lld.
Notebook R&D Division


Title RS880M-HT LINK I/F

Size Custom Document Number
BM5016 Rev
1.0

Date: Thursday, August 05, 2010 Sheet 21 of 54








1.0


BM5016

Date: Thursday, August 05, 2010



RS880M POWER TABLE

PIN NAME	RS880M	PIN NAME	RS8801
VDDHT	+1.1V	IOPLLVDD	+1.1V
VDDHTRX	+1.1V	AVDD	+3.3V
VDDHTTX	+1.2V	AVDDDI	+1.8V
VDDA18PCIE	+1.8V	AVDDQ	+1.8V
VDDG18	+1.8V	PLLVDD	+1.1V
VDD18_MEM	+1.8V	PLLVDD18	+1.8V
VDDPCIE	+1.1V	VDDA18PCIEPLL	+1.8V
VDDC	+1.1V	VDDA18HTPLL	+1.8V
VDD_MEM	+1.8V/1.5V	VDDLTP18	+1.8V
VDDG33	+3.3V	VDDLT18	+1.8V
IOPLLVDD18	+1.8V	VDDLT33	NC




DEL FAN CIRCUIT


BITLAND Bitland Information Techonogy Co., Ltd. Notebook R&D Division


Title R\$880M-POWER


Size Document Number BM5016 Rev 1.0


Date: Thursday, August 05, 2010 Sheet 25 of 54












DEBUG STRAPS


SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]






	PCI_AD27	PCI_AD27 PCI_AD26		PCI_AD24	PCI_AD23	
PULL	USE PCI	DISABLE ILA	USE FC	USE DEFAULT	DISABLE PCI	
HIGH	PLL	AUTORUN	PLL	PCIE STRAPS	MEM BOOT	
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	
PULL	BYPASS	ENABLE ILA	BYPASS FC	USE EEPROM	ENABLE PCI	
LOW	PCI PLL	AUTORUN	PLL	PCIE STRAPS	MEM BOOT	


DEL JTAG HEADER























ALLOW FOR PULLUP THEY MUS	RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 10K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE		
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX PWRS ENB	GPION	PCIE FULL TX OUTPUT SWING	×
TX DEEMPH EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	×
BIF_GEN2_EN_A	GPIO2	PCIE GEN2 ENABLED	x
RSVD BIF_VGA_DIS RSVD	GPIO8 GPIO9 GPIO21	VGA ENABLED	0 0 0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	x
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	xxx
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS	x
RSVD AUD(1) AUD(0)	GENERICC HSYNC VSYNC	AUD(1) AUD(0) 0 0 No audio function 0 1 Audio for DisplayPort and HDMI if dongle is detected 1 0 Audio for DisplayPort only 1 1 Audio for both DisplayPort and HDMI	0 0 xx

AMD RESERVED CONFIGURATION STRAPS

Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset


H2SYNC GENERICC

Provide pull-up pads for these straps - but do not populate. GPIOs functions on these signals must not conflict with the pin strap at Reset

GPIO21_BB_EN




LVDS Interface





BITLAND
Bitland Information Techonogy Co.,Ltd.
Notebook R&D Division


Title Park-XT(DPEF_LVDS)


Size B Document Number BM5016
Date: Thursday, August 05, 2010 Sheet 37 of 54






















BITLAND Billand Information Techonogy Co.,Ltd. Notebook R&D Division


Title FP/BT/CIR


Size Custom BM5016 Rev 1.0

Date: Thursday, August 05, 2010 Sheet 45 of 54























Power on Sequence required:

SB800:

- 1, +3.3VDUAL ramp before +1.1VDUAL
- 2, +3.3V ramp before +1.8v
- 3, +1.8V ramp before +1.1v
- 4, +3.3v ramp before +1.1v
- 5, +3.3VALW_R ramping down time > 300us
- 6, 50uS <= All power rails except +3.3VALW_R <= 40mS
- 7, 100uS <= +3.3VALW_R <= 40mS

RS880:

- 1, 0 <(+3.3V) (+1.8v) < 2.1
- 2, +1.8V ramp before +1.1v
- 3. +1.1V ramp before VCC_NB

各电源PWM/L/MOS选型

POWER	PWM	L	H_GATE	L_GATE	
+3.3VDUAL (+3.3V 8A)	TI/TPS51125RGER	HB90479MA0LFE 4.7uH±20% 5.5A 40mΩ SMD-6.86x6.47x3.0mm	AO4468 30V 11.68 RDS(ON)<22mD(VGS=4.5V)	AO4468 30v 11.6A RDS(ON)<22mQ(VGS=4.5V	
+5VDUAL (+5v 8a)	VQFN24	HB90479MA0LFE 4.7uH±20% 5.5A 40mΩ SMD-6.86x6.47x3.0mm	AO4468 30v 11.6a RDS(ON)<22=0(VGS=4.5V)	AO4468 30v 11.6a RDS(ON)<22mQ(VGS=4.5v	
VCC_NB (+1.1V 12A)	ISI 6228HRTZ-T	HB90109M00LFE 1.0H ±20% 12A 10mΩ SMD-6.6×7.3×3.0mm	VISHAY/SI4172DY-T1-GE3 15a +/-20V 15mDR4.5V 50-8pin	VISHAY/SI4168DY-T1-GE3 24A +/-20V 7.6m084.5V SO-8pin	
VLDT (+1.2V 4A)	TQFN-28	HB90479MA0LFE 4.7uH±20% 5.5A 40mΩ SMD-6.86x6.47x3.0mm	L/H intergrated (特定)		
VDDIO_SUS (+1.5V 11A)	TPS51218	HB90109M00LFE 1.0H ±20% 12A 10mΩ SMD-6.6×7.3×3.0mm	VISHAY/SI4172DY-T1-GE3 15a +/-20v 15mg84.5v 50-8pin	VISHAY/SI4168DY-T1-GE3 24A +/-20V 7.6mQ84.5V SO-8pin	
		HB90479MA0LFE	PHASE1 VISHAY/SiR462DP-T1-GE3 30A +/-20V 0.01084.5V PowerPAK SO-8p	VISHAY/SiR466DY-T1-E3/GE3(two in 24.5a +/-20v 6.7m084.5v 50-8pin	
CPU_VDD_RUN (+1.3751.5V 36A)	ISL6265 QFN-48	4.7uH±20% 5.5A 40mΩ SMD-6.86x6.47x3.0mm	PHASE2 VISHAY/SiR462DP-T1-GE3 30A +/-20V 0.01084.5V PowerPAK S0-8p	VISHAY/Si466DY-T1-E3/GE3(two) in 24.5a +/-20v 6.7mD84.5v so-8pin	
CPU_VDDNB_RUN		HB90479MA0LFE 4.7uH±20% 5.5A 40mΩ SMD-6.86x6.47x3.0mm	L/H intergrated (特定)		
charger	ISL6251HAZ SSOP24_25_150	HB90100MA0LFE 10uH±20% IDC=4A DCR-Ma 71.2mΩ SMD 6.86x6.47x3.0	AOS/AON7408 When RDS (ON) <34mD (VGS=4.5V DFN=8)	AOS/AON7702 20a RDS(ON)<14mQ(VGS=4.5V) DFN=	

LDO

SWITCH

VTT	RT9199GP	(+1.5V0.75 1.5A)
CPU_VDDA_RUN	APL5508_25DC_TRL SO789_3	(+3.3V2.5V 500M
+1.8V	APL5930	(+3.3V1.8 1.5A)
CPU VDDR	APL5912	(+1.5V1.05V 4A)
+1 1VDIJAI	ΔPI 5030	(+3.3V1.1V 500MA

INPUT(V)	DUTPUT(V)	MUS	
+5VDUAL	+5V	A04468	(8A)
+3.3VDUAL	+3.3V	A04468	(8A)
VLDT	+1.1V	JUMPER	(4A)
CPU_VDDIO	+1.5V	A04468	(5A)

