shop6 1/9 WW.1 70 sterible accounted to the DIS/UMA/Muxless Schematics Document Sandy Bridge Intel PCH

DY:None Installed
DIS:DIS installed
DIS_Muxless:BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX Muxless:BOTH PX or Muxless installed.

UMA Muxless: BOTH UMA or Muxless installed

UMA PX Muxless: UMA or PX or Muxless installed

UMA:UMA installed

ANNIE: ONLY FOR ANNIE solution.

PSL: KBC795 PSL circuit for 10mW solution installed.

10mW: External circuit for 10mW solution installed.

65W: for 65W adaptor installed.


90W: for 90W adaptor installed.

HR UMA

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Title

Cover Page
Size Document Number Rev
A3 JE40-HR -1
Date: Inursday, December 02, 2010 Sheet 1 of 102



GH St	rapping was a second	B Bablish Bar	a c al
	rapping Muron Niver Schenatic Cir	CKIIST Rev.	_7
√a te	Reloc; o stick lift fower in)-X) -(-)-XI-I
	Default Mode: Internal weak Pull-down.		
	NO Reboot Mode with TCO Disabled: Connect to Vo - 10-kΩ weak pull-up resistor.	cc3_3 with 8.2-k	Ω
NIT3_3V#	Weak internal pull-up. Leave as "No Connect".		
SNT3#/GPI055 SNT2#/GPI053 SNT1#/GPI051	Mobile: Used as GPIO only		
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? w		stor.
	Disable Danbury Left floating, no pull-down red	quired.	
NV ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2 weak pull-up resistor [CRB has with 1-kohm no-stuff resistor]		
_	Disable Danbury Leave floating (internal pull-	down)	
NC_CLE	DMI termination voltage. Weak internal pull-up.	Do not pull lo	vi .
HAD_DOCK_EN# /GPIO[33]	when this signals is sampled on the rising edg then it will also disable Intel ME and its fea High (1) - Security measure defined in the Fla Platform design should provide appropriate pul the desired settings. If a jumper option is u required by the functional strap, the signal spull-down in order to avoid asserting HDA_DOCK Note: CRB recommends 1-kohm pull-down for FD Opull-up of 20 kohm for DA_DOCK_EN# which is on strapping functions.	sh Descriptor w l-up or pull-do sed to tie this ould be pulled EN# inadverten verride. There	wn depending on signal to GND as low through a weak tly. is an internal
HDA_SDO	Weak internal pull-down. Do not pull high. Samp	oled at rising e	dge of RSMRST#.
IDA_SYNC	Weak internal pull-down. Do not pull high. Samp	oled at rising e	dge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Secu confidentiality High (1) - Intel ME Crypto Transuite with confidentiality Note: This is an un-muxed signal. This signal has a weak internal pull-down of 20 Complete training edge of POMPOTE.	sport Layer Sec	urity (TLS) cipher
	Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.	3VA rail.	
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a lk +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.		
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have analog rails. No need to use on-board filter Low (0) = Disables the VccVRM. Need to use or circuits for analog rails.	circuit.	for
		USB	Table
		Pair	Device
CIE R	outing	0	Touch Panel / 3G SIM
		1	USB Ext. port 1 (HS)
LANE1 M	Mini Card2(WWAN)	2	Fingerprint

Processor Strapping Huron River Schematic Checklist Rev.0			
in Na ne	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assert 0: PEG Wait for BIOS for training	ion l

POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE	5V 3.3V 1.8V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	so	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, S×	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

PCIE	Routing		
LANE1	Mini Card2(WWAN)	
LANE2	Mini Card1(WLAN)SAT	Α
LANE3	Card Reader		
LANE4	Onboard LAN	Pair	
LANE5	USB3.0	О	HDI
LANE6	Intel GBE LAN	1 2	HDI N/
LANE7	Dock	3	N/
LANE8	New Card	4	OD
пчиео	New Card	5	ES

SATA	Table


SATA Table			
	SATA		
Pair	Device		
0	HDD1		
1	HDD2		
2	N/A		
3	N/A		
4	ODD		
5	ESATA		


Pair	Device	
0	Touch Panel / 3G SIM	
1	USB Ext. port 1 (HS)	
2	Fingerprint	
3	BLUETOOTH	
4	Mini Card2 (WWAN)	
5	CARD READER	
6	х	
7	х	
8	USB Ext. port 4 / E-SATA /U	B CHARGER
9	USB Ext. port 2	
10	EDP CAMERA	
11	Mini Cardl (WLAN)	
12	CAMERA	
13	New Card	


SMBus ADDRESSES			
I2 C / SMBus Addresses Device	Ref Des	HURON RIVER ORB Address Hex Bus	
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMS (SPD) Digital Fot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content Rev -1 102 JE40-HR
Thursday, December 02, 2010
























shop61/97/67.178 stefik according


JE40 delete XDP function
















shop61/97/67.178 sterikacocom




































JE40-HR



















shop619767.17stetilvacecom








HR UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Power Plane Enable -1

JE40-HR


S3 Power Reduction Circuit Processor VREF_DQ Implementation



S3 Power Reduction X01 20091111

JE40 HR modify 驗證R3710上件

SB to -1 reserve R3723




Close to CPU S3 Power Reduction Circuit SM_DRAMPWROK SB 3D3V S5 1D5V S3 3D3V S5 1D5V_S0 R3713 CEKLT V1.0: PCH to 1K,CUP to 200R 200R2F-L-GP Do Not Stuff ۯ. 200R2F-L-GP 5,19 PM_DRAM_PWRGD >>> IN B VCC 27,42,48 ALL_POWER_OK>>> <u>D_R_1_R3719</u> ₩ ⟨ ∨DDPWRGOOD 5 GND OUT Y (GP) 113701 130R2F-1-GP **©** 74VHC1G09DFT2G-GP Do Not Stuff 73.01G09.AAH R3720 DY Do Not Stuff DY OD AND gate required


For U3701 not OD AND gate R3719 to 64.15015.6DL R3720 to 64.75005.6DL R3702 to DY

SM DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

Close to DIMM S3 Power Reduction Circuit SM DRAMPWROK



Close to CPU S3 Power Reduction Circuit SM_DRAMPWROK




HR UMA


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


ADAPTER JE40-HR -1

phylip of the source of the so





JE40 change DCIN1 part number








HR UMA Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **DCIN JACK** Document Number Date: Thursday, December 02, 2010 -1
























RT9025 for 1D8V_S0




shop61/97/67.17 statily accounts




shopp www.rasankacocom


LVDS CONNECTOR




SSID = VIDEO


LCD POWER for ANNIE






INVERTER POWER













HR UMA
















SSID = Viser Interface

ITP Connector

H CPURST# use pull-up Resistor close ITP connector 500 mil (max), others place near CPU side.




HR UMA




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ITP Document Number Rev Date: Thursday, December 02, 2010 -1


Sliop 6 10 vos 12 segue com



ODD Connector





ODD1 SKT-SATA7P-6P-90-GP



SB

SATA Zero Power ODD







SHOP TO SERIE CONNECTOR SERIES AND TO SERIES

LINE1 OUT SPDIF

JE40 Modify LINE OUT

Audio at small board

MIC IN

Internal Microphone


JE40 delete Line in function


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichili,
Taipel Hsien 221, Taiwan, R.O.C.

Title


Audio Jack


Size Document Number Rev
A3 JE40-HR -1
Date: Inursday, December 02, 2010 Sheet 58 of 102







IO Board USB Power Change Main source Support 2A 5V_S5







HR UMA



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,


Taipei Hsien 221, Taiwan, R.O.C.

USB Power SW					
Size A4	Document Number				Rev
A4	JE40-HR				-1
Date:	Thursday, December 02, 2010	Sheet	61	of	102





Bluetooth Module conn.


ANNIE Bluetooth Module





HR UMA Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Title Bluetooth Size A4 JE40-HR Date: Thursday, December 02, 2010 Sheet 63 of 102




















shop61000.rostetikacocom

(Blanking)

shop619767.17statikacocom

(Blanking)

HR UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size Document Number JE40-HR -1
Date: Inursday, December UZ, 2010 Sheet 73 of 102

9767.17 sering was mound Reader SSID = SDIO CARD1 SD-DATA3 19 40 32 SD-DATA3 19 SD-DAT3/MMC-RSV XD-GND 16 39 32 SD CMD 16 SD-CMD/MMC-CMD XD-CD 38 32 SD-CLK 9 SD-VSS/MMC-VSS1 XD-R/-B XD_RE#_37 XD_CE#_36 32 SD_DATA0_4 11 37 3D3V CARD SOO-XD-RE SD-VDD/MMC-VDD SD-CLK 9 32 SD-DAT1 3 9 36 SD-CLK/MMC-CLK XD-CE XD_CLE_35 35 32 SD-DATA1 21 SD-VSS/MMC-VSS2 XD-CLE SD DATA0 4 XD ALE 34 32 SD-WP 2 SD-DAT0/MMC-DAT XD-ALE SD_CD/XD_WE#_1_33_43 XD_WP_32 SD-DAT1_3 SD-DATA1_21 33 31,32 SD_CD/XD_WE# SD-DAT1 XD-WE 21 32 XD-WP SD-DAT2 SD-WP 2 32 MS_BS_7 31 SD-WP XD-GND SD_CD/XD_WE#_1_33_43 XD D0 30 32 MS-DATA1 8 30 SD-CD#1 XD-D0 XD_D1_29 SD CD/XD WE# 1 33 43 43 29 32 MS DATA0 10 SD-CD#43 XD-D1 32 MS-DATA2_12 XD-D2 XD_D3_27 XD_D4_26 27 32 MS INS# 14 XD-D3 32 MS-DATA3_15 26 MS-VSS/GND XD-D4 MS BS 7 XD D5 25 32 MS-SCLK 17 25 MS-BS XD-D5 MS-DATA1 8 XD D6 24 24 MS-DATA1 XD-D6 MS_DATA0_10 23 32 XD_CD#_39 10 MS-SDIO/DATA0 XD-D7 MS-DATA2_12 MS_INS#_14 MS-DATA3_15 32 XD-R/-B 38 12 O 3D3V CARD S0 MS-DATA2 XD-VCC 14 32 XD_RE#_37 MS-INS 15 32 XD CE# 36 MS-DATA3 MS-SCLK 17 17 MS-SCLK 32 XD CLE 35 SD-VSS/MMC-VSS2/GND 32 XD_ALE_34 18 42 3D3V_CARD_S0O-MS-VCC GND 32 SD_CD/XD_WE#_1_33_43 41 20 MS-VSS/GND GND 32 XD_WP_32 NP1 NP2 NP1 NP2 32 XD_D0_30 (GP) 32 XD_D1_29 CARDBUS40P-SKT-2-GP 32 XD_D2_28 20.l0087.l21 2nd = 62.10024.B41 32 XD D3 27 32 XD D4 26 32 XD D5 25 32 XD D6 24 32 XD D7 23 HR UMA **Wistron Corporation** 緯創資通 Not Stuff 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **CARD Reader CONN** Document Number Size Rev JE40-HR -1 Date: Thursday, December 02, 2010 Sheet 74

p6-1976V.rostefikacocom

- +1.5V CARD Max. 650mA, Average 500mA.
- +3.3V CARD Max. 1300mA, Average 1000mA
- +3.3V_CARDAUX Max. 275mA


HR UMA


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


New Card

JE40-HR
Date: Inursday, December 02, 2010

Rev _-1







SSID = User.Interface

Free Fall Sensor

- no via, trace, under the sensor (keep out area around 2mm)

- stay away from the screw hole or metal shield soldering joints

- design PCB pad based on our sensor LGA pad size (add 0.1mm)

- solder stencil opening to 90% of the PCB pad size

- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

(1) Keep all signals are the same trace width. (included VDD, GND).

(2) No VIA under IC bottom.

HR UMA



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Taipei Hsien 221, Taiwan, R.O.C.


Free Fall Sensor


Document Number JE40-HR


Thursday, December 02, 2010


Rev


-1

































































hapalvinovitostafihacocom



Audio Block Diagram



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Thermal/Audio Block Diagram

-1