

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is connectd to the EMBEDDED display Port 0:	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I2 C / SMBus Addresses		HURON RIVER ORB		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Note:
Lane reversal does not apply to
FDI sideband signals.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.


FDI_LSYNC0
FDI_FSYNC0
FDI_LSYNC1
FDI_FSYNC1
FDI_INT


R404
Do Not Stuff



DIS

RN401
Do Not Stuff
DIS

NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-k Ω pull-Up
resistor on the motherboard.









Title		
Size	Document Number	Rev
Date:	Sheet	



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless




Title		
Size	Document Number	Rev
Date:	Sheet	

POWER

PROCESSOR CORE POWER

53A



VCC_CORE

SANDY

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AF26 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

PEG AND DDR

SVID

SENSE LINES

VIDALERT# H_CPU_SVIDALRT# 1 R803 43R2J-GP VR_SVID_ALERT# 42
VIDSCLK H_CPU_SVIDCLK 42
VIDSOUT H_CPU_SVIDDAT 42

For CRB VIDSOUT need to pull high 130 ohm close to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU

H_CPU_SVIDDAT R804 1 130R2F-1-GP

VCC_SENSE
VSS_SENSE


VCCIO_SENSE
VSSIO_SENSE

AJ35 VCCSENSE 42
AJ34 VSSSENSE 42

B10 VCCIO_SENSE 45
A10 VSSIO_SENSE 45



Title		
Size	Document Number	Rev
Date:	Sheet	


VCC_GFXCORE






VCCPLL Output Decoupling Recommendation:
1 x 330 uF
2 x 1 uF
1 x 10 uF

Title		
Size	Document Number	Rev
Date:	Sheet	






SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.



DM2
DDR3-204P-126-GP
62.10024.D41



2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title		
Size	Document Number	Rev
Date:	Sheet	



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Impedance: 90 ohm



Digital Display Interface






Cougar Point

LVDS

CRT

PCH1D

COUGAR-GP-U2-NF




Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)

PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA
	SDVO_CTRLN	SDVO_CTRLN	NA	HDMIIB_CTRLN


Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PCH





Al6 swap override Strap/Top-Block Swap Override jumper


PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default
-----------	---




BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
		SPI(Default)



OC[3:0]# for Device 29 (Ports 0-7)
OC[7:4]# for Device 26 (Ports 8-13)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH



USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER(DY)
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

USB 2.0 Overcurrent Pin Default Usage




Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used

Title		
Size	Document Number	Rev
Date:	Sheet	



4 DMI_RXN[3:0] << >> 
4 DMI_RXP[3:0] << >>

4 DMI_TXN[3:0] << >> 
4 DMI_TXP[3:0] << >> 

Deep S4/S5 **Not** Supported






5,37 PM_DRAM_PWRGD <<< B13 DRAMPWROK




```
PCIE_WAKE#
CRB : 1K
CEKLT: 10K
```

PWRBTN#
This signal has an internal pull-up resistor




DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled


SB modify



Title		
Size	Document Number	Rev
Date:	Sheet	



SSID = PCH




Flash Descriptor Security Override	
HDA_SDOUT	Low = Default High = Enable

No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot






PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V

This signal has a weak internal pull down.
On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low.
Needs to be pulled High for Huron River platform.
co-operate with R2310




HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

27 ME_UNLOCK <<< R2107 1KR2J-1-GP




Title		
Size	Document Number	Rev
Date:	Sheet	



	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY



VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ





Note:
For PCH debug with XDP, need to NO STUFF R2218



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)


Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT] LOW (R2211) - ENABLED


GPI08 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



Title		
Size	Document Number	Rev
Date:	Sheet	

SSID = PCH




Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date:	Sheet	






ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9




Title		
Size	Document Number	Rev
Date:	Sheet	






Title		
Size	Document Number	Rev
Date	Sheet	

Title		
Size	Document Number	Rev
Date	Sheet	


Power Sequence




ANNIE Run Power



-1 co-layout SLG55221




-1 modify R3621,D3602 to DY






SB modify part number

1D5V_S0

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A






Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date:	Sheet	







DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005



Title		
Size	Document Number	Rev
Date:	Sheet	















Title		
Size	Document Number	Rev
Date	Issue	

TPS51218D for 1D05V




Title		
Size	Document Number	Rev
Date:	Sheet	

```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.08207.B73 74.51116.073

+0.75VS
Iomax: 1.2A





20100805


RT8207L for 1D5V



Close to PIN9



Mag. 1.0uH 10*10*4 Iomax=12A
DCR=2.9~3.3mohm OCP>20A
Idc=18A, Isat=36A



$$V_{out} = 0.75 * (1 + R1/R2)$$

SB R4608 chekc 修改31K6R
Vout 需再1.55V 以上

Title		
Size	Document Number	Rev
Date:	Sheet	


SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0



Title		
Size	Document Number	Rev
Date:	Sheet	

APL5916 for VCCSA



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

[illegible]

DCBATOUT_LCD

DCBATOUT

F4901
POLYSW-1D1A24V-GP-U

69.50007.A31
2nd = 69.50007.A41

C4906
SC4D7U25V5KX-GP

C4904
SC4D7U50V2KX-1GF

C4905
SCD1U50V3KX-GP

C4907
SCD1U50V3KX-GP

1.5V

F4902
FUSE-1D1A6V-4GP-U
69.50007.691
2ND = 69.50007.771

3D3V_S0


3.3V_CAMERA_S0





EC4903

Do Not Stuff

C4903

SC10UB03V5MX-3GF






Title		
Size	Document Number	Rev
Date:		Sheet



HDMI CONN

Title		
Size	Document Number	Rev
Date:	Sheet	



ODD Connector

ODD1
SKT-SATA7P-6P-90-GP
22.10300.C11




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number







Title		
Size	Document Number	Rev
Date:	Sheet	

GIGA Lan Transformer





LAN MDI Off-Page


XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B






SB modiyf Pin9 Pin10 SWAP



SB modify For EMI




Title	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet

Bluetooth Module conn.




ANNIE Bluetooth Module




EC6302 put near
BLUE1 / all USB
put one choke
near connector
by EMI request

Title		
Size	Document Number	Rev
Date:	Sheet	


Mini Card Connector(802.11a/b/g/n)




-2



SB modify for SIV



RF suggestion






Title		
Size	Document Number	Rev
Date		Sheet



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




RF suggestion




Title		
Size	Document Number	Rev
Date:		Sheet


Power button LED






Power STDBY_LED





Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED



Title		
Size	Document Number	Rev
Date:	Sheet	



Internal KeyBoard Connector




26




1 **SB to -1 modify Part number**




TOUCH PAD






Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:		Sheet



SD/XD/MS Card Reader



Title		
Size	Document Number	Rev
Date	Sheet	



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE#<<<
18 USB30_SMI#<<<

29 COMBO_MIC<<<
29 AUD_HP1_JACK_R2<<<
29 AUD_HP1_JD#<<<
29 AUD_HP1_JACK_L2<<<

18 USB_PN8<<<
18 USB_PP8<<<

27,61 USB_PWR_EN#>>>

5,18,27,31,36,65,66,71,97 PLT_RST#>>>


3D3V_S5

20 USB3_PEGB_CLKREQ#<<<

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002

BAE40


27 Wireless_SW<<<

Title		
Size	Document Number	Rev
Date: Sheet		



Title			
Size	Document Number		Rev
Notes	Comments		

VGA1G		7 OF 16
	IFPB	
		IFPA_TXD0#
		IFPA_TXD0
		IFPA_TXD1#
		IFPA_TXD1
IFPB_PLLVDD		IFPA_TXD2#
IFPB_RSET		IFPA_TXD2
		IFPA_TXD3#
		IFPA_TXD3
		IFPA_TXC#
		IFPA_TXC
		IFPB_TXD4#
		IFPB_TXD4
IFPA_IOVDD		IFPB_TXD5#
IFPB_IOVDD		IFPB_TXD5
		IFPB_TXD6#
		IFPB_TXD6
		IFPB_TXD7#
		IFPB_TXD7
		IFPB_TXC#
		IFPB_TXC
		GPI00




SB modify connector to IFPC_IOVDD_PWR

SA R8412, R8413 change DY
SB R8412, R8413 change delete




X7R, Under GPU.





DG requires X7R for
1uF and 4.7uF as well.


Title		
Size	Document Number	Rev
Date:	Sheet	



VGA Thermal sensor P2800




SIM50-CP SUPPORT									
STATE	NOVDD_ALTV	NOVDD_ALTV	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL
P10	0	0	0.80V	0.80V	0.80V	0.80V	0.80V	0.80V	0.80V
P8	0	1	0.80V	0.80V	0.80V	0.80V	0.80V	0.80V	0.80V
DY	1	0	1.00V	1.00V	1.00V	1.00V	0.80V	0.80V	0.80V



NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 0011 64*16*4 800MHZ	Samsung 2G 0110 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL



Hy2G_64.34825.6DL,Hy1G_64.15025.6DL,Sam1G512M_64.20025.6DL,Sam2G_64.45325.6DL







TABLE
NVIDIA 71.0N12P.E0U -I modify N12P GV setting 71.0N12P.A0U


	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL




File	
Doc	Document Number
Rev	










$$V_{out} = 0.75V * (R1 + R2) / R2$$

Title		
Size	Document Number	Rev
Date:	Esheet	

+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0




SB modify to 84.03006.A37


1.05V to 1.05V_VGA_S0 Transfer










+3VS to 1.8V Transfer







-1 co-layout SLG55221




Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet



Title		
Size	Document Number	Rev
Date:	Sheet	




(AC mode)


The diagram illustrates the timing relationships between various signals during power-up and power-down sequences. Key signals and their timing requirements are as follows:

- KBC GPIO36 control:** Includes signals like `SS_ENABLE`, `+5V_ALM`, `+3.3V_ALM`, `+5VALM_PCH_VCC3REFSUS`, `+15V_ALM`, `3V_5V_POK`, `SUS_PRR_IN_ACK`, `PCH_RSTMSTR#(EC Delay 40ms)`, `PCH_RSTCLK_KBC`, and `AC_PRESENT_EC`.
- TPS51125 to KBC GPIO46:** Signal `3V_5V_POK` is shown with a delay $T10 > 10ms$.
- PCH to KBC GPIO94:** Signal `SUS_PRR_IN_ACK` is shown with a delay $T11 < 20ms$.
- KBC GPIO43 to PCH:** Signal `PCH_RSTMSTR#(EC Delay 40ms)` is shown.
- PCH to KBC GPIO00:** Signal `PCH_RSTCLK_KBC` is shown.
- Press Power button:** Signal `AC_PWRBTN_EC#` is shown.
- KBC PWRBTN_EC# GPIO3:** Signal `AC_PWRBTN#` is shown.
- KBC GPIO84 to PCH:** Signal `AC_PWRBTN#` is shown.
- KBC GPIO16 to LAN:** Signal `PM_SLP_S4#` is shown.
- KBC GPIO71 to RT8208B:** Signal `PM_SLP_S3#` is shown.
- KBC GPIO30 to APL5930:** Signal `PM_LAN_ENABLE` is shown.
- KBC GPIO66 to APL5930:** Signal `+3.3V_LAN` is shown.
- KBC GPIO95:** Signal `+1.5V_SUS` is shown.
- TPS51218 to KBC GPIO34:** Signal `+V_DDR_REF(0.9V)` is shown.
- UMA GFX CORE Power:** Signal `+5V_BUN` is shown.
- CPU to TPS51611:** Signal `+3.3V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+3.3V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- KBC GPIO53 to ISL2883:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to PCH:** Signal `+1.5V_BUN` is shown.
- CPU CORE Power:** Signal `+1.5V_BUN` is shown.
- ISL2883 to CLOCKGEN:** Signal `+1.5V_BUN` is shown.
- ISL2884 to KBC GPIO14:** Signal `+1.5V_BUN` is shown.
- KBC GPIO47 to**


red word: KBC GPIO



PCH SMBus Block Diagram




KBC SMBus Block Diagram




File		
Size	Document Number	Rev
Date	Sheet	

Thermal Block Diagram



Audio Block Diagram



Title		
Size	Document Number	Rev
Date:	Sheet	