







# UM8 UMA SYSTEM DIAGRAM






8/20 Wait Victor check

Place within 0.5"  
of C/G





## AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.



**Quanta Computer Inc.**

**PROJECT : UM8 UMA**

**PROCESSOR 2/4(DDR)**


Name different with power

+VCC\_CORE

U15F

18A

U15G







# AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

# AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



06





The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.





## IBEX PEAK-M (HDA,JTAG,SATA)




UMA CRT,LVDS&HDMI signals  
IBEX PEAK-M (LVDS,DDI)



## IBEX PEAK-M (GND)




## IBEX PEAK-M (PCI-E, SMBUS, CLK)







## IBEX PEAK-M (PCI,USB,NVRAM)




## IBEX PEAK-M (DMI,FDI,GPIO)



## IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)




## IBEX PEAK-M (GND)






## Cap quantities follow UM3

need check to change to 470 ohm



SO-DIMM SPD Address is 0XA0  
SO-DIMM TS Address is 0X30





### M2 VREF


Remove M2 VREF Function  
Intel Design Guide 1.5 had remove M2 VREF (I2C programable VREF)

M3 => support for Clarkfield processor

### Place these Caps near So-Dimm0.

Some Projects replace 10uF 0805 by 4.7uF 0603  
It can cost down 30%







Remove M2 VREF Function  
Intel Design Guide1.5 had remove M2  
VREF (I2C programable VREF)

M3 => support for Clarksfield processor

Wait Victor check

for arrandal nc, for clesfied connect







**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Blank</b>	1A

Date: Wednesday, February 10, 2010 Sheet 15 of 46





**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>Blank</b>	1A

Date: Wednesday, February 10, 2010 Sheet 17 of 46



























SCL2/SDA2 Low-level input/output Voltage  
CFG01:CFG00=0:0 VIL:<0.4V VOL:0.6V (Default)  
CFG01:CFG00=0:1 VIL:<0.36V VOL:0.55V  
CFG01:CFG00=1:0 VIL:<0.44V VOL:0.65V  
CFG01:CFG00=1:1 VIL:<0.36V VOL:0.6V

EQUALIZATION SETTING  
PC1:PC0=0:0 8dB  
PC1:PC0=0:1 4dB Recommended  
PC1:PC0=1:0 12dB  
PC1:PC0=1:1 0dB


HDMI\_PWR\_CTRL  
0 is Enable  
1 is Disable

R220 1 2 \*0/J 4 NC DDC EN  
R236 1 2 \*0/J 4 NC PC0  
R232 1 2 \*0 NC PC1  
R235 1 2 0/J 4 CFG00  
R250 1 2 \*0/J 4 NC CFG01





2nd source:AKE3GZN0N00



RTC\_CELL

+3.3V\_ALW

1 2

D7

SDMK0340L-7-F

C22

2.2U/6.3V/X5R

603

6.3

Check P/N & Footprint

46

RTCD1

1 2

SDMK0340L-7-F

+RTC

1 2

RTRC1

1K/F

+RTC

RTCBT1

1 2

BATT\_CONN


C27

1U/10V


603

10

需加COIN BATTERY 料號IN BOM  
need modify the location of this portions




MACRONIX: MX25L8005M2C-15G QPN: AKE5GFK0Z09  
WINBOND: W25X80AVSSIG QPN: AKE39ZP0N00




## eSATA and USB To DB

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Place ESD diodes as close as USB connector.




## USB and eSATA Conn.





Place one 150uF cap by each USB connector.

Each channel is 1A



## Support Dell BT365 (Little Stone) module



### Bluetooth BTB Conn




Quanta Computer Inc.

PROJECT : UM8 UMA


## SATA Connector.



## ODD Connector




## Touch Pad



## KEYBOARD CONNECTOR

### Top side



100P CAPS CLOSE TO JKB1



**Quanta Computer Inc.**

**PROJECT : UM8 UMA**

Size	Document Number	Rev
		1A
Date:	Wednesday, February 10, 2010	Sheet 28 of 46



[illegible]

HDD activity LED.

+3.3V\_RUN

R9 100K

+5V\_RUN

R21 15K

D5 HT-S918P5 WHITE

Q4 2N7002W-7-F

Q5 2N7002W-7-F

7 SATA\_LED#

Battery

ORANGE (1:3)

$I_f = 5\text{mA}$   
 $V_f = 2.4\text{V}$

WHITE (2:4)

$I_f = 5\text{mA}$   
 $V_f = 3.2\text{V}$

25 BAT2\_LED

BAT1\_LED 25

UM3\_DIS\_20090824\_1000\_SSI\_STEPHEN.DSN

# 3VALW ON POWER LOGIC



The diagram illustrates the 3VALW ON POWER LOGIC circuit. It features a 5V\_ALW supply connected to a network of resistors (R176, R163, R162, R177) and capacitors (C215, C216). The circuit includes three MOSFETs (Q17, Q16, Q18) and two diodes (D13, D14). The input POWER\_SW\_IN0# (31) is connected to a network of resistors and capacitors. The output 3.3V\_ALW\_ON (34) is controlled by the 3.3V\_ALW supply and the 3.3V\_ALW\_ON signal. The circuit also includes a 3.3V\_ALW supply and a 3.3V\_ALW\_ON signal.

Key components and their values:


- Resistors: R176, R163, R162, R177 (all 100K)
- Capacitors: C215 (0.1uF/16V\_4/Y5V), C216 (0.1uF/10V\_NC/X7R)
- Diodes: D13, D14
- MOSFETs: Q17, Q16, Q18 (2N7002W-7-F)

The circuit logic involves switching the 3.3V\_ALW supply based on the power switch state and ACAV\_IN signal.

## FAN CONTROL



1. Place C160 close to EMC1422
  2. Place C518 to be close to Q51
- Total capacitance between D+/D- is 2200pF(max)  
if use 2200pF for C160, then C518 should be dummy



## OTP 85 degree C







SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#						
4.7K	77°C	83°C	89°C	95°C	101°C	107°C
6.8K	78°C	84°C	90°C	96°C	102°C	108°C
10K	79°C	85°C	91°C	97°C	103°C	109°C
15K	80°C	86°C	92°C	98°C	104°C	110°C
22K	81°C	87°C	93°C	99°C	105°C	111°C
33K	82°C	88°C	94°C	100°C	106°C	112°C



Quanta Computer Inc.

PROJECT : UM8 UMA







**+5V\_SUS**  
Fs=200K  
TDC : 7.8A  
OCP : 11.1A

**+3.3V\_ALW**  
Control IC: RT8206B  
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm  
Output Cap: 1\*330U, 6.3V (20%ESR17,7343)

**+3.3V\_ALW**  
Fs=250K  
TDC : 6.38(UMA) ; 7.6A(DIS)  
OCP : 9.11(UMA) ; 10.9A(DIS)

**+3.3V\_ALW**  
Control IC: RT8206B  
H/S MOSFET: FDMC8884 (Fairchild), Qg=6.1nC, Rds(on)=26mohm, PD:3.1W  
L/S MOSFET: FDMC8296 (Fairchild), Qg=12nC, Rds(on)=22mohm, PD:3.1W  
Inductor: 3 3.3UH, 30%8A (TPRH10D45F-3R8Y-F02) (TTA), DCR=21mohm  
Output Cap: 1\*330U, 6.3V (20%ESR17,7343)


Ton	GND	VREF2 or Float	5V
Channel1 Fs	400 kHz	300 kHz	200 kHz
Channel2 Fs	500 kHz	375 kHz	250 kHz











**Quanta Computer Inc.**


**PROJECT : UM8 UMA**

Size	Document Number	Rev
	<b>GFX CORE</b>	1A
Date:	Wednesday, February 10, 2010	Sheet 38 of 44




Change to RUN\_ON

22,25,35,36,37 RUN\_ON




12/31 change to 0.01u for  
Touch PAD issue - August


+5V\_RUN  
TDC : 5A




+3.3V\_SUS  
TDC : 0.26A




+1.5V\_RUN  
TDC : 0.35A





+3.3V\_RUN  
TDC : 4.9A




12/31 change to 0.01u for  
Touch PAD issue - August










## UM8\_ X00 Power On Timing(BATTERY MODE BY SOFTWARE SETUP, W/O ADAPTOR)





# Power Design Block Diagram

