Compal Confidential

Model Name: QILE1 & QILE2 File Name: LA-8131P, LA-8132P

BOM P/N: OILE1:

4319GG39L01: SMT MB A8131 QILE1 DIS-N13P 4319GG39L02: SMT MB A8131 QILE1 DIS GPU-N13M

4319GG39L03: SMT MB A8131 QILE1 UMA

OILE2:

4319GJ39L01: SMT MB A8133 QILE2 DIS-N13P 4319GJ39L02: SMT MB A8133 QILE2 DIS GPU-N13M

4319GJ39L03: SMT MB A8133 QILE2 UMA

Compal Confidential


M/B Schematics T

Tyy Bride Intel Ivy Bridge Processor with DDRIII + Panther Point PCH GPU nVIDIA N13M-GE1 / N13P-GL

REV:0.6

Compal Electronics, Inc. Security Classification Compal Secret Data Issued Date 2011/07/12 Cover Sheet





Voltage Rails

Voltage Italia					
power plane	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +VCCP +CPU_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS	+3VM +1.05VM
s0	0	0	0	0	O M3 Supported
s3	0	0	0	X	O M3 Supported
S5 S4/AC	0	0	х	Х	O M3 Supported
S5 S4/ Battery only	X	X	X	Х	
S5 S4/AC & Battery don't exist	Х	Х	X	х	

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor Fintek F75303M	1001_101>

PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

SMBUS Control Table

							_	
	SOURCE	VGA	BATT	KE9012	SODIMM	WLAN WWAN	Thermal Sensor	РСН
SMB_EC_CK1	KB9012	Х	V	Х	X	X	Х	Х
SMB_EC_DA1	+3VALW		+3VÅLW		4			
SMB_EC_CK2	KB9012	Х	Χ	Χ	X	X	Х	V
SMB_EC_DA2	+3VALW			→				+3VS
SMBCLK	DCII	Х	Х	X	V	V	Х	Х
SMBDATA	PCH +3VALW		^	^	+3V3	+3 V S	^	^
SML0CLK	PCH	Х	X	Х	Х	Χ	Χ	Х
SML0DATA	+3VALW		^		^	^	^	^
SML1CLK	DCII	\/ <u>_</u>		V	V	V	V	Х
SML1DATA	PCH +3VALW	+2 V S		+3VS	^	^	+3 V S	^

SIGNAL	arp a1#	grp g2#	GT D. G4#	arn ar#				a11-	
STATE	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock	
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF	1()
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	
DOADD ID Table									'O'
BOARD ID Table			,						
Board ID	B Revi	sion	1						
0	0.		1/						
2	0.3		-						
3	0.4		1/						
4	0.		1/						
5	0.0	6	1				<u> </u>		
6	_								
7			J						
JSB Port Table				-		BO	/I Stru	cture T	able
HGD 2 0 De		3 Ex	terml				BTO It	em	BOM Structure

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	0.6
6	
7	

USB Port Table


	USB 2.0	Port	3 External USB Port
	UHCI0	0	
	011010	1	US 3.0 Port (Left Side)
	UHCI1	2	USB 0.0 Port (Left Side)
EHCI1	onerr	3	US 3 Port (Left Side)
USB3.0	UHCI2	4	
	Onciz	5	Camera
	UACI3	б	
4	THC13	7	
	UHCY 4	8	
	OH	9	USB Port (Right Side)
ENCIZ	UHCIS	10 (Mini Card(WLAN/BT)
	oners	11	FPR
	UHCI6	12(Mini Card(WWAN)
7	UNCIO	13	Blue Tooth
>	Uncre	13	Blue Tooth

BOM Structure Table

BTO Item	BOM Structure
Connector	CONN@
45 LEVEL	45@
Unpop	@
nVidia	DIS@
INTEL DD3 M3	M3@
SIM Card Slot	3G@
Intel UMA	UMA@
VRAM Option	X76@
Intel SBA	SBA@
Intel AOAC	AOAC@
TPM	TPM@
GPU N13M	N13M@
GPU N13P	N13MP

Security C	Classification	Con	npal Secret Data	Com	pal Electronics, Inc.		
Issue	d Date	2011/07/12	Deciphered Date	2012/07/01	Title	•	
THIS SHEET	OF ENGINEERING	DRAWING IS THE PROPRIETARY PROPERTY	Notes List		D		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC., AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET NOT THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHITEN CONSENT OF COMPAL ELECTRONICS, INC.



Issued Date

2011/07/12


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPRETTY OF COMPAIL ELECTRONICS, INC. AND CONTAINS COMPIDENTIAL, AND TRADE SECRET INFORMATION. IT HAS SHEET MAY NOT BET PRANSPERSOF PROMIT THE CUSTOVO OF THE COMPETENT DIVISION OF PROPRIETATION OF THE COMPAINED THE OFFICE OF THE OFFICE OF THE SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PRATY WITHOUT PROPRIETATION RESTOR TO CONTAINS ANY BUSINESS BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PROPRIETATION RESTOR OF TO PROPRIETATION.


Deciphered Date


2012/07/01


PROCESSOR(1/7) DMI.FDI.PEG


LA-8131P



















Security Classification	Compal Secret Data				Compal Electronics, Inc.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	PD00E000D/75) V00	
AND TRADE SECRET INFORMA DEPARTMENT EXCEPT AS AUT	I DRAWING IS THE PROPRIETARY PROPERTY ATION. THIS SHEET MAY NOT BE TRANSFERED THORIZED BY COMPAL ELECTRONICS, INC. NE OSED TO ANY THIRD PARTY WITHOUT PRI	FROM THE CUSTODY OF THE	COMPETENT DIVISION OF R&D NFORMATION IT CONTAINS	Size Custor Date:	LA-8131P	0.6

















Security Classification


| Superior | Superi

















Security Classification Compal Secret Data


Issued Date 2011/07/12 Deciphered Date 2012/07/01

THIS SHEET OF ENDINEERING DRAWING IS THE PROPERTY OF COMPAN. ELECTRONCS, INC. AND CONTAINS COMPIDENTIAL. AND TRADE SECRET INFORMATION THE SHEET MAY OTHER ETHES SHEET NOR THE INFORMATION IT CONTAINS UP OF DISCUSSED TO ANYTHIRD PROPERTY WITHOUT PROPERTY OF WITHOUT CONTAINS ANY SELUCIES OF OR DISCUSSED TO ANYTHIRD PROPERTY WITHOUT PROPERTY OF WITHOUT CONTAINS ANY SELUCIES OF OR DISCUSSED TO ANYTHIRD PROPERTY WITHOUT PROPERTY OF WITHOUT CONTAINS ANY SELUCIES OF OR DISCUSSED TO ANYTHIRD PROPERTY WITHOUT PROPERTY OF WITHOUT CONTAINS AND SELECTRONICS, INC. SELECTRONICS, INC.













Memory Partition A - Upper 32 bits









Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bitl	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_ CHANGE_GEN3	POLE_NAX_SPEED	DP_PLL_VDD33V

Notebook Default

GPU and MCH don't share a common reference clock GPU and MCH share a common reference clock (Default)

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

SUB	_VENDOR			3GIO_PADCFG	
0	No VBIOS ROM			3GIO_PADCFG[3:0]	
1	BIOS ROM is present (Default)			0110	

	XCL	LK_417					
	0	277MHz (Default)					
	1	Reserved					

FB_	0 BAR_SIZE
	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

	3 Reserved			0	0x9E (Default)	
	USER Straps				1	0x9C (Multi-GPU usage)
User[3:0]			Dar	- W.W. GDEED		
ı	1000-1100		0-1100 Customer defined		PCI	E_MAX_SPEED
					٨	Limit to BCIE Con1

	VGA_DEVICE							
	0	3D Device (Class Code 302h)						
	1	VGA Device (Default)						


PCIE_MAX_SPEED					
0	Limit to PCIE Gen1				
1	PCIE Gen 2/3 Capable				


SLOT_CLK_CFG


SMBUS ALT ADDR


PEX_PLL_EN_TERM					
0	Disable (Default)				
1	Enable				


Security Classification	cation Compal Secret Data				Compal Electi	ronic	s. In	C.	
Issued Date	2011/07/12	Deciphered Date	2012/07/01	Title	, MICO		•		
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALE IF ECTRONICS INC.				Size Document P Custom	K-MISC Number LA-8131 January 06, 2012 Sh.		-4	Re 58	9v 0.6

































































2011 0923 JUMP form 43X79 change to 43X79 PL1201 1UH PH041H-1R0MS 3.8A 20% +5VALW O-PVINO 0+1.05VMP PC1201 =22U 0805 6.3VAM PC1207 PR1203 LENOVO CONFIDENTIAL TO (41.42) M PWR ON 0 0402 5% SY8033BDBC_DFN10_3X3 1.05VMP max current=1A Compal Electronics, Inc.

2011/07/12

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD EXPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET IN OF THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Issued Date

2012/07/01

PWR-+1.05VMP


LA-8133P Friday, January 06, 2012

Rev 0.6

Deciphered Date

LENOVO CONFIDENTIAL TO LENOVO 2011/07/12 2012/07/01 Issued Date Deciphered Date

PWR-Thermal Protect THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTINUES CONFIDENTIAL AND TRADE SCIPE THE FORMATION. THIS SHEET MAY NOT BE THRANGERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Rev 0.6 LA-8131P inuary 06, 2012 | Share



		1				2 3	4 5
Version Change List (P.I.R. List)							
ase	Date	No.	вом	Sch	Layout	Description	function
	2011/09/13	Nol		v	v	Add C2325,C2326,C2327,C2328,C2329,R2319,R2324,Q2312	Add SBA function (+3VM) power
	2011/09/15	No2		v		Del Q2305	Del SYSYON#
	2011/09/15	No3 No4		v		Add EC pin 119(M_PWR_ON) for SBA function	Add SBA function Add SBA function
	2011/09/15	No5		v v		Add EC pin 120(PCH_SLPA#) from PCH to EC for SBA function Add EC pin72 (Muxless_STAT) for GPU STAT	Add Muxless STAT function
	2011/09/15	No6		v		Del PR310, PR311, PR312, PR313, net name: "H_PROCHOT#", +3VALW.	PWR-CHARGER-BQ24727
	2011/09/15	No7	v			mount PC832	
	2011/09/15	No8		v	v	Add R2482,Q2404,C2509,R2481,R2485,Q2400,R2483,C2501	AOAC Function
	2011/09/15	No9		v	v	change net name BT_OFF# to BT_ON# and change PCH EN GPIO from GPIO34 to GPIO36 R280 from @ to mount,R282 from mount to @	BT Function
	2011/09/15	No10		v	v	change net name(Mini-Express) from BT_OFF# to WLBT_OFF# PCH EN GPIO change to GPIO34	BT Function
	2011/09/19	Noll		v	v	change +3VS_WLAN net name to +3VS_AOAC change +3VS_WWAN net name to +3VS_AOAC	AOAC Function
	2011/09/19	No12		v	v	Del R1010 for LVDS CONN plug high voltage	LVDS CONN
	2011/09/19	No13		v	v	R1102,R1104,R1105 from @ to mount fix MIC(ECR97236)issue	MIC function
	2011/09/19 2011/09/19	No14 No15		v	v v	Add R2470 for 80 port function Del R2476 Add Q2405	80 port function BT Function
	2011/09/19	MOTO		°	°	Add power schematic 9/15 again modify RF PC423, PC425, PC519, PC620, PC717,	BI Function
	2011/09/20	No16		v	v	poeps power designation of the policy power在VGA的PWM IC 加的零件PR869, PR870	
	2011/09/22	No17		v	v	Add Ul0,C589,C645 for TPM function	TPM function
	2011/09/22	No18		v	v	Add R110,R112 for SPI POWER choose(SBA function)	
	2011/09/23	No19		v	v	modify power page 44~57(PJ1201 JUMP form 43X79 change to 43X79)	
	2011/09/26	No20		v	v	change CDU footprint from TYCO_2013620-2_989P-T to TYCO_2013620-2_989P-T-A39 change PCH footprint from PANTHER-POINT_FCBGA_989P-T to PANTHER-POINT_FCBGA_989P-T-A39 change GPU footprint N13P-PES-A1_FCBGA_908P to N13P-PES-A1_FCBGA_908P-A39 change VRAM footprint K4WIG1646E-HC12_FBGA_96P to K4WIG1646E-HC12_FBGA_96P-A39	0
	2011/09/26	No21		v	v	change PCH_GPIO24(R288) pull up to +3V_PCH	
	2011/09/26	No22		v		change P18 (R311,R330,R286,R329) for UMA and Optimus memon	
	2011/09/26	No23		v		change net name PCH_THRMTRIP#_R to VGA_THRMTRIP#	
	2011/09/26	No24		v	v	PQ702 change to TPC8065,Del PR705 PQ1001,PQ1002,PQ1005 change to TOC8065,Del PR1001,PR1002,PR1007	
	2011/09/26	No25		v	v	p43 change Q2304 dual channel 2n7002 to single channel Q2304,Q2305(Q2305 @) p43 change Q2306 dual channel 2n7002 to single channel Q2306,Q2311(Q2311 @)	
	2011/09/27	No27	v			modify EC Board ID R2213 to 18K	+
	2011/09/27	No28 No29		v	v	net name CX_GPI00 connect to U1101 pin 38	
	2011/09/27 2011/09/27	No30		v v	v v	Add C2152,C2153,D2113 for ESD change NVIDIA N13M ROM_SCLK from 15K PU to 5K PU	
	2011/09/27	No31		v	v	change ESD part D2401,D2403,D2405 power from +5VALW to +USB VCCA	
	2011/09/27	No32		v	v	Add C2108 for GPU_CLKREQA	
	2011/09/27	No33				Add Q2406 , modify R2401, Change PCH_GPI019 to ODD_DET#, for zero power_DD	
	2011/09/27	No34				change WLBT_OFF# to PCH_GPI034	
	2011/09/27	No35				change PCH_GPI034 to WLBT_OFF#(mini card pin5)	
	2011/09/27 2011/09/28	No36 No37				change BT_ON# connect to WLBT_OFF#(mini card pin51) C76 , R1123 , c1131 , R2201,C2209 C84,C85 from @ to mellin_for RA ream	
	2011/09/20	No38				R1529 change to 15K	
	2011/09/29	No39				Add CONN JDB3 fo debug	
	2011/09/29	No40				Add R2460,R2438,R2471,R2472,R2475,R2476 for \$58520B	
	2011/09/29	No41				change D2403 ,D2401 power to +USB_VC21d dal D2403 ,D2401,D2405 Pin3 net	
	2011/09/29	No42				change power schematic del PC606 (22U_0805_6.3V6M) PR855.1 net change form +VGA_CORU.to +VGA_FOREP	
	2011/09/29	No43				PR827 mount change to @(non-mount) PR839 for 47Kohm change to 147Kohm PR103 for 00hm change to 100hm PC1166 non-mount, PC173 non-mount, PC158 non-mount	
	2011/09/29	No44				Add Q2313,C230,C23U,C2307,D308,R2318,R2320,R2320,C2322 for +3V_PCH changerQRT COMM ro DC0.L0.9231(footprint pin modify)	
	2011/09/29	No45				Add PR95A PR95 Add H16, H27	
	2011/10/04	No46	<	•	1	chang 02304. 15 to 02304 modify PTH H11,H18, H21 Del T10 for SUS_STAT(SLP_S3# 走不出來) we R352,R353 for SATA re-drive PS-8131B change net name from WLBT_OFF to WLBT_OFF_5# modify PCH_GPI034 connect to BT_ON# for BT module modify PCH_GPI036 from BT_ON# connect to WLBT_OFF_51# for mini card BT combo module changu (2301) to 2N7002 Del R2469,T49,T45,T41,T37,T36,T28,T26 for ME 限高0	
	2011/10/05	No47				changer power net +3VS_FP to +3VS update power schematics P44~P57	
	2011/10/06	No48				change Q1202 part to SB000007H10. change JCARD1 PM to SD02000H810 footprint: ACES_87213-1400G_14P change some CONN part NO. for ME CONN list Add D2416	
						Security Classil	
						Issued Date This Supply OF PA	
						THIS SHEET OF EN AND TRADE SECRE DEPARTMENT EXC	CAREERING DOWNED IS THE PROPRIETIANY PROPRETTY OF COMEM. BLESTINGNES, No. AND CONTINUE CONFIDENTIAL THEORIMATION. IN SECRET MAY NOTE OF REMSERRED FROM THE CUSTORY OF THE COMPRIENT INVISION OF RIAD EPT AS AUTHORIZED BY COMEM, ELECTRONICS, No. EMPIRET THIS SHEET NOT THE REFORMININI TOOTITANS OR BOSICIOSED TO MY PRED PARTY WINDLIFT PROP NINTERT CONSENS OF COMMENT OF COMEMB. BLESTINGNES, NO. 1. STATE OF THE COMMENT OF THE CONTINUE OF THE COMMENT OF COMEMB. 1. STATE OF THE COMMENT OF THE COMMENT OF COMEMB. 1. STATE OF THE COMMENT OF THE COMMENT OF COMEMB. 1. STATE OF THE COMMENT OF THE COMMENT OF COMEMB. 1. STATE OF THE COMMENT
		1 1	1	1	1	I MAY BE USED BY C	R DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. Date: Friday, January 06, 2012 Sheet 58 of 58