






Haswell ULT (SIDEBAND)


























Haswell ULT (GND)








Quanta Computer Inc.
PROJECT : ZQ0


Size | Document Number | LPT 6/6 (GND) | Sheet | 12 | of | 46










































1A-4 2013/10/17 remove Q5019 no IOAC support.




















-O+3V

TDC: 0.69A

PEAK: 0.92A

Width: 40mil

--O+3V_S5

TDC: 0.6A

PEAK : 0.81A

Width: 40mil

Quanta Computer Inc.

PROJECT : ZQO

SYSTEM 5V/3V (TPS51225)

-O+5V_S5

TDC: 3.77A

PEAK : 5.02A

Width: 160mil

TDC:3A

PEAK: 4A

Width: 120mil


PQ19 2N7002K


PQ18 DTC144EU


PQ20 2N7002K


PO21

PC49 *2.2n/50V_4











+VGPU_CORE(UP1642PQAG)

Monday, April 07, 2014











VGA power up sequence




VGA Reset



Power States

POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	dGPU_PWR_EN	S0
+1.35V_GFX	+1.35V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	1.05V_GFX_EN	S0


Thermal Follow Chart





dGPU_OPP# EC notify HW throttle over power protect dGPU_ALT# for ADPS circuit to infrom EC BW dGPU_OPS Alert dGPU_OPF# UGA thrmtrip# => inform EC over temperature protect

PROJECT : ZQ0

Document Number
PWR Status & GPU PWR CRL & THRM







Model	Version			СН	ANGE LIST			
ZQ0	1A-1		013/10/15 change pin define					
			013/10/15 Change VGA ITE 013/10/15 power board CN					
				change to opin.(Page 23) 27M crystal to VGA IC.(Pag	je 23)			
			013/10/15 U5017.14 add por					
			013/10/15 strap0 R672 DG 5 013/10/15 Change AND gat					
				and add pwm IC U17.(Page	46)			
				28\R1013\R226\R1012.un-stu	nff Q24 Q26 R227 R1011	(Page19)		
			0131015 For GC6 NV DG G 013/10/15 following up acer	GC6_FB_EN PD.(Page10) define and swap USB3 and U	ISB2 port.(Page9)			
				/C8580 to Vrefo and resistor	R5214/R5215 to Line in.	(Page30)		
			013/10/15 U27.30/U27.31 de		CN/DC-IN CN/Power But	toni Cardmadori Kili	B BLK CN\Power board, footprint.	
				B_DQS2/M_B_DQS3 and sv			some cult and roughting	
	1A-2			t name M_B_DQS#[7:0] to M		· Committee of the comm		
			013/10/16 Add RTC charge	circuit.(page8) /_RTC_0 to VCCTC_2.(page	8)			
				l from +3V_RTC_0 to VCCR				
	1A-3			om 330 to 100ohm for charge				
				dd 0ohm R5322/R5323 for S 1 33ohm for HSYNC/VSYNC		rnning.(page 23)		
				m for test pin avide i2c impa				
				BIOS suggestion change SMI		10)		
				A ROM reserve for ZQ0D.(p. GA to PCH SML0CLK/SML				
	1A-4			efine for 2014 GPIO table.(pa				
		2 20	013/10/17 Change All short	pad to resistor.(All)				
				991P11U and PU U17 pin1.() 31\R232 because not support		to infrom EC NV d	GPU VPS Alert (nage19)	
		5 20	013/10/17 remove Q5020 no	IOAC support.(page26)				
				5225\R5226 no IOAC suppor				
			013/10/17 remove WLAN_C 013/10/17 Del U22 becuse n	OFF no IOAC support.(page2 o support IOAC.(page32)	(6)			
	1A-5			n8 for I2C/PS2 TPD idendify.	(Page31)			
	1A-5		013/10/18 Change VGA NX					
				293 from 22ohm to 33ohm.(j reen power rail from 5V to 3				
		5 20	013/10/18 add 0ohm short T	P interrap pin.(page24)				
				r Touch pad ID for I2C/PS2	solution switch.(page 32)			
	1A-6		013/10/18 Change Q63 to M 013/10/21 reversal PEG lan					
	1.4-0		013/10/21 Del APWORK.(p					
				im pin for layout request.(pag				
	1A-7		013/10/22 change CN24 pin 013/10/22 change CN25 pin	define based on spec.(page3) define for spec.(page31)	1)			
	1		013/10/22 Change CN4 to 6					
			013/10/22 change Y5004 to	+/-10PPM(page23) en 3V_GFX and 3V_MIN for				
				effine same as ZQN.(page33)		0)		
			013/10/22 Change LGND to					
			013/10/22 CN5006 pin9/10 i 013/10/22 Change CN5009)	add R5332/r5333 for ESD pr CN5013/Y7 footprint.	otect.(page28)			
	1A-8	1 20	013/10/22 change CN24 pin	define based on spec based o	m ZRQ.(page31)			
	1.4-0		013/10/23 change CN25 foot	tprint.(page31) SA0/SA1 to DIMM0_SA0/S.				
				4 GPU GC6 pin to GPIO2/3.				
			013/10/21 Swap PEG to non					
			013/10/23 remove R5017 5V 013/10/23 remove C5056 is					
		8 20	013/10/23 change CN5008\C	N25 footprint to match DXF				
			013/10/23 add scrow Hole fo					
	1A-9			ED from +3VPCU to +3V_S5 U5011 pin 26 with C5164 for				
		3 20	013/10/23 add 10k for vende	or suggestion.(page28)				
			013/10/23 add R5335 Isolat 013/10/24 Add elect on U17	te SLB9660 NC.(page23). .1 for CPU themal tempture.	(name\$1)			
	-		013/10/24 Add mert on U17. 013/10/25 remove 1.35GFX		group 4 or 4 fe			
	1A-10		013/10/25 remove 1.35GFX					
			013/10/25 remove 1.35GFX 013/10/25 reserve AV2 ball					
			013/10/25 reserve A5 ball to					
			013/10/25 modify PJ2 footpu					
				1 3pin to 4pin for acer requis from +3V_S5 to +3V.(page23				
	1A-11			rom +3v_85 to +3v./page23 1 4pin to 3pin and power LEI				
		3 20	013/10/28 U5013 Pin8,15,28	8 left NC.(page23)				
	1A-12			wer rail to S5,change Q42 dis PU S5,duble GPIO58 one is		ve PS2 PU to +3V.(j	page31)	
			0131029 Change GPIO45 to 013/10/28 reserve AV2 ball		or 1026.(page10).			
			0131028 reserve A5 ball to					
			013/10/29 Change CN5008 t 013/10/29 Swap U27 pin2 at	to S0 of SMbus(page26) nd pin128,add U27.68 for tou	och pad interrunt.(nap=32	,		
	1A-13			rrupt pin on gpio83.(page10)				
		2 2013/10/00 more (V42 to page)2 change U24.U7 net name.(page2), 3 2013/10/00 (NS002.6 add USB touch screen onlift pin to EC.page24)						
			013/10/30 CN5002.6 add US 013/10/29 add U27.35 for to	-	pagc24)			
	ROJECT N	4ODE1	1	1	1			
DOC NO.	MODEL I N	TODEL	ZQ0	APPROVED BY:		DATE:		Quanta Computer Inc.
P	ART NUM	IBER:		DRAWING BY:		REVISON:		Change list-1 3A
				·			-	•



M-13	Version		CHANGE LIST	
Model ZQ0	1B-2		CHANGE LIS1 2013/12/04 change PQ24 to DFN 3x3 sinc.page35)	\dashv
2.00		2	2013/12/04 Change Cn14 PN and footprint.(page30).	
			2013/12/04 change LED from 3pin to 4pin(page27) 2013/12/4 change eN6 to 4pin.(page23)	
			2013/12/04 change GP1036/GP1037 to PU_[page9)	
	1B-3		2013/12/10 change Cn20 Pin define.[page25) 2013/12/10 change Q3.3 from +3V to +5VPCU/page22).	
		3	2013/12/10 change CN6 footprint(page21)	
	1B-4		2013/12/12 Remove U9 Green CLK circuit./page21)	•
	1B-5		2013/12/17 Change CN14 pin define (page28) 2013/12/17 Change R8081 to 0402 size/page16)	
	1B-6		2013/12/18 Change USB port USR3.0 to port0.USB2.0 to port1 and port3.Fingerprint to usb port2. 2013/12/17 Change R8851 to 0402 size/page16)	
			2013/12/18 U34 pin6 reserve 0402 resistor for power noise issue./page28)	
	1B-7		2013/12/20 add U29 VSTNC and IBSTNC by pass resistor/page22) 2013/12/20 Change «3VPCU to «3V_S8 non deep sx/page10).	
			2013/12/20 del c8521 and R8391_(page16)	
	1C-1		2014/1/06 add 0hlm pass 1.65V_Modphy to 1.65V_/page23) 2014/1/06 add PR224 PU to 3V_/page23).	
1		3	2014/1/06 Change R351)R388 from 47chm to 65chm base on FAE request_(page28)	
			2914/01/10 Remove U29 and add U40 and U41(page22)	
	1C-2	2	2014/01/13 Change TP power rail from v3V_S8 to v3V_SIS.(page29) 2014/0113 PU@PU12 change fortprint for SMT request/page35.	
			2014/01/13 change CN14 sata net name and add C678-C681/page25) 2014/01/13 ndd R678/R677 PU and R679 PD for ICT_(page19)	
		5	2014/01/131/13 Addling +3V_SUS power for touch pad (acer request).(page32)	
	1C-3		2014/01/14 change R684 to 06hm/page27) 2014/01/14 Change Cn11 Footprint/page24).	
	1C-4		2014/01/15 reserve TP power rail v3V_SS_(page29)	
c		2	2014/01/15 TPM CO-lay navoton(page 21). 2014/01/15 SWAP PCIE LAN TX single/page 26).	c
	1C1-1	1	2014/03/01 change PR193 to 9.3K for +1.3SV.(page38)	$-\parallel$
	101-1	2	2014/02/17 Add U11.98 GPIOS for PTP power on function/page.80). 2014/02/17 Add Q47 for PTP power EN and soft start R694(C713 and C712/G884/page29)	
		4	2014/02/06 change Blue LED power rall to +5 VPCU and add ESD and Change LED to lite-on and R379-820/R375=680 base on test result/page25)	
		6	2014/U2% and VGA_ALERTF PU 10K for FAE request(paget9) 2014/U2/19 and R892 for SUSPWRACK# to EC(paget9)	
		8	2014/03/01 Change folum to short pad. 2014/03/01 Link L.29 to «3V directly(meet IVDDO vs OVDD sequence)(page 21)	
	1C1-2	1	2014/03/08 add R696/R697 PU_[page240]	
1		3	2014/03/08 ChangeU12 footprint to sot23 and add VC2(VC1 change Cl07 to 3528/page27). 2014/03/08 Remove PCIE wake and stuff R642, un-stuff Q44_page24)	
		4	2014/03/11 Add R698 for TS_EN short TP_INT, for Issue debug, [page22)	
				ļ.
				Ī
A				
	DDO MOS	MODE		
	PROJECT !		ZRQ APPROVED BY: DATE: Quanta Computer in province 1 200	IC.
	PART NUM	MBER:	DRAWING BY: REVISON: Change list-2 on Book pages 2018 paid of	34

