


Enrico Caruso 14
Muxless Schematics Document
Ivy Bridge & Sandy Bridge
Intel PCH
2012-01-03
REV : X02

DY : None Installed
PSL: 10mW internal schematic
UMA: UMA ONLY installed
OPS: Optimus solution installed.
Surge: For GO Rural config stuff.
GIGA: For GIGA LAN config stuff.
LPC : Reserve for LPC debug card
POP : Reserve for solve "POP" sound issue




Layout Note:

Signal Routing Guideline:

PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.

PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.



Layout Note:

Signal Routing Guideline:

EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.


EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.


<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

CPU (PCIE/DMI/FDI)			
Size A3	Document Number	Rev	
	Enrico Caruso 14 MLK DIS	X02	
Date: Tuesday, January 03, 2012	Sheet 4	of 104	





Refer to PDDG rev 0.8





PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

SSID = CPU



<http://www.vinafix.vn>

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size A3 Document Number Enrico Caruso 14 MLK DIS Rev X02


Date: Friday, December 30, 2011 Sheet 10 of 104



Vinafix

(Blanking)

<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
Date: Friday, December 30, 2011	Sheet 11 of	104

<http://www.vinafix.vn>



[illegible]

Vinafix

SSID = MEMORY

The diagram illustrates the electrical connections for a DDR3-SODIMM module. It shows the connection of memory banks (A0-A15, B0-B15) to the processor's address bus. Control signals like VREF_CA, VREF_DQ, RESET#, and VTT1/VTT2 are also shown. A detailed view of SODIMM B DECOUPLING highlights the placement of decoupling capacitors near the SO-DIMMB pins.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34
SO-DIMMB is placed farther from the Processor than SO-DIMMA


Layout Note:
Place these Caps near SO-DIMMB.

Decap Decap Decap Decap

DDR3-204P-42-GP
62.10017.N61
2nd = 62.10017.Q41
3rd = 62.10017.N11

http://www.vinafix.vn

<Variant Name>			
DELL Wistron Corporation			
21F, 8B, Sec 1, Hsin Tai Wu Rd., Neihu, Taipei Hsien 221, Taiwan, R.O.C.			
Title DDR3-SODIMM1			
Size A2	Document Number	Rev X02	
Enrico Caruso 14 MLK DIS			
Date: Tuesday, January 03, 2012	Sheet 15	of 104	



<http://www.vinafix.vn>

SSID = MEMORY

Vinafix

DDR_VREF_S3

X02

R1504

OR0402-PAD

M_VREF_CA_DIMM0

SC1U10V2KX-1GP

SC2D3U10V3KX-1GP

SC2D3U10V2KX-1GP

DDR_VREF_S3

X02

R1503

OR0402-PAD

M_VREF_DQ_DIMM0

SC1U10V2KX-1GP

SC2D3U10V3KX-1GP

SC2D3U10V2KX-1GP

0075V_S0

Place these caps close to VTT1 and VTT2.

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

M_A_DQS#7-Q] 6

M_A_DQS#7-Q] 6

M_A_DMA_ODT0

M_A_DMA_ODT1

M_VREF_CA_DIMM0

M_VREF_DQ_DIMM0

14.37 DDR3_DRAMRST#

0075V_S0

62.10017.N61

2nd = 62.10017.Q41

3rd = 62.10017.N11

DM1

M_A A0 98

M_A A1 97

M_A A2 96

M_A A3 95

M_A A4 94

M_A A5 93

M_A A6 92

M_A A7 91

M_A A8 90

M_A A9 89

M_A A10 88

M_A A11 87

M_A A12 86

M_A A13 85

M_A A14 84

M_A A15 83

M_A A16 82

M_A A17 81

M_A A18 80

M_A A19 79

M_A A20 78

M_A A21 77

M_A A22 76

M_A A23 75

M_A A24 74

M_A A25 73

M_A A26 72

M_A A27 71

M_A A28 70

M_A A29 69

M_A A30 68

M_A A31 67

M_A A32 66

M_A A33 65

M_A A34 64

M_A A35 63

M_A A36 62

M_A A37 61

M_A A38 60

M_A A39 59

M_A A40 58

M_A A41 57

M_A A42 56

M_A A43 55

M_A A44 54

M_A A45 53

M_A A46 52

M_A A47 51

M_A A48 50

M_A A49 49

M_A A50 48

M_A A51 47

M_A A52 46

M_A A53 45

M_A A54 44

M_A A55 43

M_A A56 42

M_A A57 41

M_A A58 40

M_A A59 39

M_A A60 38

M_A A61 37

M_A A62 36

M_A A63 35

M_A A64 34

M_A A65 33

M_A A66 32

M_A A67 31

M_A A68 30

M_A A69 29

M_A A70 28

M_A A71 27

M_A A72 26

M_A A73 25

M_A A74 24

M_A A75 23

M_A A76 22

M_A A77 21

M_A A78 20

M_A A79 19

M_A A80 18

M_A A81 17

M_A A82 16

M_A A83 15

M_A A84 14

M_A A85 13

M_A A86 12

M_A A87 11

M_A A88 10

M_A A89 9

M_A A90 8

M_A A91 7

M_A A92 6

M_A A93 5

M_A A94 4

M_A A95 3

M_A A96 2

M_A A97 1

M_A A98 0

M_A A99 0

M_A A100 0

M_A A101 0

M_A A102 0

M_A A103 0

M_A A104 0

M_A A105 0

M_A A106 0

M_A A107 0

M_A A108 0

M_A A109 0

M_A A110 0

M_A A111 0

M_A A112 0

M_A A113 0

M_A A114 0

M_A A115 0

M_A A116 0

M_A A117 0

M_A A118 0

M_A A119 0

M_A A120 0

M_A A121 0

M_A A122 0

M_A A123 0

M_A A124 0

M_A A125 0

M_A A126 0

M_A A127 0

M_A A128 0

M_A A129 0

M_A A130 0

M_A A131 0

M_A A132 0

M_A A133 0

M_A A134 0

M_A A135 0

M_A A136 0

M_A A137 0

M_A A138 0

M_A A139 0

M_A A140 0

M_A A141 0

M_A A142 0

M_A A143 0

M_A A144 0

M_A A145 0

M_A A146 0

M_A A147 0

M_A A148 0

M_A A149 0

M_A A150 0

M_A A151 0

M_A A152 0

M_A A153 0

M_A A154 0

M_A A155 0

M_A A156 0

M_A A157 0

M_A A158 0

M_A A159 0

M_A A160 0

M_A A161 0

M_A A162 0

M_A A163 0

M_A A164 0

M_A A165 0

M_A A166 0

M_A A167 0

M_A A168 0

M_A A169 0

M_A A170 0

M_A A171 0

M_A A172 0

M_A A173 0

M_A A174 0

M_A A175 0

M_A A176 0

M_A A177 0

M_A A178 0

M_A A179 0

M_A A180 0

M_A A181 0

M_A A182 0

M_A A183 0

M_A A184 0

M_A A185 0

M_A A186 0

M_A A187 0

M_A A188 0

M_A A189 0

M_A A190 0

M_A A191 0

M_A A192 0

M_A A193 0

M_A A194 0

M_A A195 0

M_A A196 0

M_A A197 0

M_A A198 0

M_A A199 0

M_A A200 0

M_A A201 0

M_A A202 0

M_A A203 0

M_A A204 0

M_A A205 0

M_A A206 0

M_A A207 0

M_A A208 0

M_A A209 0

M_A A210 0

M_A A211 0

M_A A212 0

M_A A213 0

M_A A214 0

M_A A215 0

M_A A216 0

M_A A217 0

M_A A218 0

M_A A219 0

M_A A220 0

M_A A221 0

M_A A222 0

M_A A223 0

M_A A224 0

M_A A225 0

M_A A226 0

M_A A227 0

M_A A228 0

M_A A229 0

M_A A230 0

M_A A231 0

M_A A232 0

M_A A233 0

M_A A234 0

M_A A235 0

M_A A236 0

M_A A237 0

M_A A238 0

M_A A239 0

M_A A240 0

M_A A241 0

M_A A242 0

M_A A243 0

<http://www.vinafix.vn>

SSID = MEMORY

Vinafix

DDR_VREF_S3

X02

R1504

OR0402-PAD

M_VREF_CA_DIMM0

SC1U10V2KX-1GP

SC2D3U10V3KX-1GP

SC2D3U10V2KX-1GP

DDR_VREF_S3

X02

R1503

OR0402-PAD

M_VREF_DQ_DIMM0

SC1U10V2KX-1GP

SC2D3U10V3KX-1GP

SC2D3U10V2KX-1GP

0075V_S0

Place these caps close to VTT1 and VTT2.

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

SC1U10V2KX-1GP

M_A_DQS#7-Q] 6

M_A_DQS#7-Q] 6

M_A_DMA_ODT0

M_A_DMA_ODT1

M_VREF_CA_DIMM0

M_VREF_DQ_DIMM0

14.37 DDR3_DRAMRST#

0075V_S0

62.10017.N61

2nd = 62.10017.Q41

3rd = 62.10017.N11

DM1

M_A A0 98

M_A A1 97

M_A A2 96

M_A A3 95

M_A A4 94

M_A A5 93

M_A A6 92

M_A A7 91

M_A A8 90

M_A A9 89

M_A A10 88

M_A A11 87

M_A A12 86

M_A A13 85

M_A A14 84

M_A A15 83

M_A A16 82

M_A A17 81

M_A A18 80

M_A A19 79

M_A A20 78

M_A A21 77

M_A A22 76

M_A A23 75

M_A A24 74

M_A A25 73

M_A A26 72

M_A A27 71

M_A A28 70

M_A A29 69

M_A A30 68

M_A A31 67

M_A A32 66

M_A A33 65

M_A A34 64

M_A A35 63

M_A A36 62

M_A A37 61

M_A A38 60

M_A A39 59

M_A A40 58

M_A A41 57

M_A A42 56

M_A A43 55

M_A A44 54

M_A A45 53

M_A A46 52

M_A A47 51

M_A A48 50

M_A A49 49

M_A A50 48

M_A A51 47

M_A A52 46

M_A A53 45

M_A A54 44

M_A A55 43

M_A A56 42

M_A A57 41

M_A A58 40

M_A A59 39

M_A A60 38

M_A A61 37

M_A A62 36

M_A A63 35

M_A A64 34

M_A A65 33

M_A A66 32

M_A A67 31

M_A A68 30

M_A A69 29

M_A A70 28

M_A A71 27

M_A A72 26

M_A A73 25

M_A A74 24

M_A A75 23

M_A A76 22

M_A A77 21

M_A A78 20

M_A A79 19

M_A A80 18

M_A A81 17

M_A A82 16

M_A A83 15

M_A A84 14

M_A A85 13

M_A A86 12

M_A A87 11

M_A A88 10

M_A A89 9

M_A A90 8

M_A A91 7

M_A A92 6

M_A A93 5

M_A A94 4

M_A A95 3

M_A A96 2

M_A A97 1

M_A A98 0

M_A A99 0

M_A A100 0

M_A A101 0

M_A A102 0

M_A A103 0

M_A A104 0

M_A A105 0

M_A A106 0

M_A A107 0

M_A A108 0

M_A A109 0

M_A A110 0

M_A A111 0

M_A A112 0

M_A A113 0

M_A A114 0

M_A A115 0

M_A A116 0

M_A A117 0

M_A A118 0

M_A A119 0

M_A A120 0

M_A A121 0

M_A A122 0

M_A A123 0

M_A A124 0

M_A A125 0

M_A A126 0

M_A A127 0

M_A A128 0

M_A A129 0

M_A A130 0

M_A A131 0

M_A A132 0

M_A A133 0

M_A A134 0

M_A A135 0

M_A A136 0

M_A A137 0

M_A A138 0

M_A A139 0

M_A A140 0

M_A A141 0

M_A A142 0

M_A A143 0

M_A A144 0

M_A A145 0

M_A A146 0

M_A A147 0

M_A A148 0

M_A A149 0

M_A A150 0

M_A A151 0

M_A A152 0

M_A A153 0

M_A A154 0

M_A A155 0

M_A A156 0

M_A A157 0

M_A A158 0

M_A A159 0

M_A A160 0

M_A A161 0

M_A A162 0

M_A A163 0

M_A A164 0

M_A A165 0

M_A A166 0

M_A A167 0

M_A A168 0

M_A A169 0

M_A A170 0

M_A A171 0

M_A A172 0

M_A A173 0

M_A A174 0

M_A A175 0

M_A A176 0

M_A A177 0

M_A A178 0

M_A A179 0

M_A A180 0

M_A A181 0

M_A A182 0

M_A A183 0

M_A A184 0

M_A A185 0

M_A A186 0

M_A A187 0

M_A A188 0

M_A A189 0

M_A A190 0

M_A A191 0

M_A A192 0

M_A A193 0

M_A A194 0

M_A A195 0

M_A A196 0

M_A A197 0

M_A A198 0

M_A A199 0

M_A A200 0

M_A A201 0

M_A A202 0

M_A A203 0

M_A A204 0

M_A A205 0

M_A A206 0

M_A A207 0

M_A A208 0

M_A A209 0

M_A A210 0

M_A A211 0

M_A A212 0

M_A A213 0

M_A A214 0

M_A A215 0

M_A A216 0

M_A A217 0

M_A A218 0

M_A A219 0

M_A A220 0

M_A A221 0

M_A A222 0

M_A A223 0

M_A A224 0

M_A A225 0

M_A A226 0

M_A A227 0

M_A A228 0

M_A A229 0

M_A A230 0

M_A A231 0

M_A A232 0

M_A A233 0

M_A A234 0

M_A A235 0

M_A A236 0

M_A A237 0

M_A A238 0

M_A A239 0

M_A A240 0


M_A A241 0

M_A A242 0


M_A A243 0

SSID = PCH


3D3V_S0



Layout Note:
Place near PCH;
trace spacing=20mil




Layout Note:
Place near PCH




Layout Note:
Place near PCH;
trace spacing=30mil

Notes:
1K 0.5%



Digital Display Interface




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**
Size: A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**
Date: Tuesday, January 03, 2012 Sheet 17 of 104

<http://www.vinafix.vn>




USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

USB Table

Pair	Device
0	NC
1	USB2.0 port1
2	NC
3	NC
4	NC
5	Card reader
6	NC
7	NC
8	USB2.0 port2
9	USB2.0 port3
10	NC
11	Mini Card1
12	CAMERA
13	NC


USB2.0 Signal Group



Layout Note:

1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil

Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)



Al6 Swap Override jumper	
PCI_GNT#3	Low = Al6 swap override/Top-Block Swap Override enabled High = Default

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)	
Size A3	Document Number	Rev X02
Date: Tuesday, January 03, 2012	Enrico Caruso 14 MLK DIS	Sheet 18 of 104

SSID = PCH

Layout Note:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.

Sequence:
S0_PWR_GOOD after PM_SLP_S3# delay 200 ms

PCIE_WAKE#:
CRB: 1K
CEKLT: 10K

System Power Management

DSWODVREN - On Die DSW VR Enable

Signal	Value
HIGH	Enabled (DEFAULT)
LOW	Disabled


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Enrico Caruso 14 MLK DIS

http://www.vinafix.vn


DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.


DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled

RTC_AUX_S5

DSWODVREN R1917 1  330KJ2-L1-GP



<Variant Name>




Title	
-------	--

PCH (DM/FDI/PM)

Size	Document Number	Rev
------	-----------------	-----


A3	Enrico Caruso 14 MLK DIS	X02
----	--------------------------	-----


Date: Tuesday, January 03, 2012 Sheet 19 of 104



Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to PCH EDS V1.5
(General DC Characteristicschipset)





SSID = PCH

POWER

Clock and Miscellaneous

USB

PCI / GPIO / LPC

SATA

MISC

RTC

HDA

Voltage Rail	Voltage (V)	Iccmax (A)
V_PROC_IO	1.05	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPDLA	1.05	0.075
VccADPLL	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to PCH EDS V1.5
(General DC Characteristicschipset)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Sheet 24 of 104

Rev X02

Enrico Caruso 14 MLK DIS

Friday, December 30, 2011

<http://www.vinafix.vn>

PCH1H			8 OF 10
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK8
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	AM7	
AD26	VSS26	VSS104	AN2
AD27	VSS27	VSS105	AN29
AD33	VSS28	VSS106	AN3
AD34	VSS29	VSS107	AN31
AD36	VSS30	VSS108	AP12
AD37	VSS31	VSS109	AP19
AD38	VSS32	VSS110	AP28
AD39	VSS33	VSS111	AP30
AD4	VSS34	VSS112	AP32
AD40	VSS35	VSS113	AP38
AD42	VSS36	VSS114	AP4
AD43	VSS37	VSS115	AP42
AD45	VSS38	VSS116	AP46
AD46	VSS39	VSS117	AP8
AD8	VSS40	VSS118	AR2
AE2	VSS41	VSS119	AR48
AE3	VSS42	VSS120	AT11
AE10	VSS43	VSS121	AT13
AE12	VSS44	VSS122	AT18
AD14	VSS45	VSS123	AT22
AD16	VSS46	VSS124	AT26
AE16	VSS47	VSS125	AT28
AF19	VSS48	VSS126	AT30
AF24	VSS49	VSS127	AT32
AF26	VSS50	VSS128	AT34
AF27	VSS51	VSS129	AT39
AF29	VSS52	VSS130	AT42
AF31	VSS53	VSS131	AT46
AF38	VSS54	VSS132	AT7
AF4	VSS55	VSS133	AT7
AF42	VSS56	VSS134	AU24
AF46	VSS57	VSS135	AU30
AF5	VSS58	VSS136	AU36
AF7	VSS59	VSS137	AV20
AF8	VSS60	VSS138	AV24
AG19	VSS61	VSS139	AV30
AG2	VSS62	VSS140	AV38
AG31	VSS63	VSS141	AV4
AG48	VSS64	VSS142	AV43
AH11	VSS65	VSS143	AV8
AH3	VSS66	VSS144	AW14
AH36	VSS67	VSS145	AW18
AH39	VSS68	VSS146	AW2
AH40	VSS69	VSS147	AW22
AH42	VSS70	VSS148	AW26
AH46	VSS71	VSS149	AW28
AH7	VSS72	VSS150	AW34
AJ19	VSS73	VSS151	AW36
AJ21	VSS74	VSS152	AW40
AJ24	VSS75	VSS153	AW48
AJ33	VSS76	VSS154	AW48
AJ34	VSS77	VSS155	AV11
AK12	VSS78	VSS156	AY12
AK3	VSS79	VSS157	AY22
		VSS158	AY28

PANTHER-GP-NF
71.PANTH.00U



PCH1I			9 OF 10
AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K39
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BF10	VSS199	VSS299	T37
BF12	VSS200	VSS300	T4
BF16	VSS201	VSS301	W34
BF20	VSS202	VSS302	T46
BF22	VSS203	VSS303	T47
BF24	VSS204	VSS304	T8
BF26	VSS205	VSS305	V11
BF28	VSS206	VSS306	V17
BF3	VSS207	VSS307	V26
BF30	VSS208	VSS308	V27
BF38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V39
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W17
BG8	VSS216	VSS316	W19
BH11	VSS217	VSS317	W2
BH15	VSS218	VSS318	W27
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	Y12
H10	VSS221	VSS321	Y38
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y46
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	BG29
BH43	VSS227	VSS327	N24
BH7	VSS228	VSS328	AJ3
D3	VSS229	VSS329	AD47
D12	VSS230	VSS330	B43
D16	VSS231	VSS331	BE10
D18	VSS232	VSS332	BG41
D22	VSS233	VSS333	G14
D24	VSS234	VSS334	H16
D26	VSS235	VSS335	T36
D30	VSS236	VSS336	BG22
D32	VSS237	VSS337	BG24
D34	VSS238	VSS338	C22
D38	VSS239	VSS339	AP13
D42	VSS240	VSS340	M14
D4	VSS241	VSS341	AP3
E18	VSS242	VSS342	AP1
E26	VSS243	VSS343	BE16
G18	VSS244	VSS344	BC16
G20	VSS245	VSS345	BG28
G26	VSS246	VSS346	BG28
G28	VSS247	VSS347	BJ28
G36	VSS248	VSS348	
G48	VSS249	VSS349	
H12	VSS250	VSS350	
H18	VSS251	VSS351	
H22	VSS252	VSS352	
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PANTHER-GP-NF
71.PANTH.00U




<Variant Name>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (VSS)
Size	Document Number	Rev	
A3	Enrico Caruso 14 MLK DIS	X02	
Date:	Friday, December 30, 2011	Sheet	25 of 104



Thermal sensor NCT7718W




ALERT# /T CRIT#
Pull-up Resistor


R5	77°C	87°C	97°C	107°C	117°C
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T_CRIT temperature strapping point

Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing. and route has to be away from the high noise area.
Put the C2807 2200pF to close the NCT7718W





Fan controller G991




For linear FAN


74.03940.A71
2nd = 74.02793.A31
3rd = 74.00991.031




VGA Thermal sensor P2800



X02-0311 Add R2816& R2817 to
option VGA_THRM
and DY the circuit






$$R(K) = 0.0012 * T^2 - 0.9308T + 96.147$$



84.07002.I31
2nd = 84.2N702.W31
3rd = 84.2N702.J31

LAN CHIP





<http://www.vinafix.vn>

<Variant Name>



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Card Reader-RTS5138**


Size A3 Document Number **Enrico Caruso 14 MLK DIS** Rev **X02**

Date: Tuesday, January 03, 2012 Sheet 32 of 104

SSID = Reset.Suspend




ROSA Run Power





<http://www.vinafix.vn>

Close to CPU


S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55 f 200mV and the edge must be monotonic

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

S3 Reduction Circuit			
Size A3	Document Number	Rev	X02
Date: Tuesday, January 03, 2012	Enrico Caruso 14 MLK DIS	Sheet 37	of 104

DCin CONN



DCIN Jack


Rev

Date: Tuesday, January 03, 2012 Sheet 38 of 104

http://www.vinafix.vn


SSID = PWR.Support

Batt Connector



For actual location, need to be swap all pin

Placement: Close to Batt Connector




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT CONN**

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X01
Date: Tuesday, January 03, 2012	Sheet 39 of 104	

EE need pull high and net name



<http://www.vinafix.vn>

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

SSID = CPU.Regulator

Note:
VT1318M
For P/N 74.01318.073, plz use 30 pcs of MLCC(22uF).
For the next version(in September mid.), it can reduce the MLCC to 26 pcs.

Volterra's suggestion:
VCC 26x22uF for 2-PHASE VCC
VCCA_XG 23x22uF for 1-PHASE VCCA_XG

Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm

http://www.vinafix.vn


<Variant Name>
DELL Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsuehshih,
Taipei Hsien 221, Taiwan, R.O.C.
Title: **VT1318 CPU CORE(1/3)**
Size: Document Number: Rev: X01
Date: Tuesday, January 03, 2012 Sheet: 42 of 104

For the next version(in September mid.), it can reduce the MLCC to 26 pcs.

Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm

Boot Voltage	PR4265	PR4204
0V	887ohm	825ohm
1V	215ohm	191ohm

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VT1318 CPU CORE(1/3)			
Size A2	Document Number Enrico Caruso 14 MLK DIS	Rev X01	
Date: Tuesday, January 03, 2012	Sheet 42 of	104	




<http://www.vinafix.vn>

<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **VT1323 CPU CORE(2/3)**


Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X01
Date: Tuesday, January 03, 2012	Sheet 43 of 104	




<Variant Name>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
VT1323 CPU CORE(3/3)		
Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X01
Date: Tuesday, January 03, 2012	Sheet 44	of 104

TPS51219 for 1D05V_PCH/VCCP_CPU





<http://www.vinafix.vn>



SSID = PWR.Plane.Regulator_1p8v

APL5930 for 1D8V_S0

+1.8V_RUN
Design current = 1.086A




$$V_{out} = 0.8V * (R1 + R2) / R2$$


<http://www.vinafix.vn>

<Variant Name>



DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title APL5930 1D8V S0			
Size A3	Document Number Enrico Caruso 14 MLK DIS		Rev X01
Date: Tuesday, January 03, 2012	Sheet 47	of 104	



SSID = VIDEO



Close to LVDS connector



For EMI request

<http://www.vinafix.vn>

SSID = Inverter

INVERTER POWER

DCBATOUT

F4901 POLYSW-1D1A24V-GP-U

1 2

69.50007.A31

2nd = 69.50007.D31

3rd = 69.50007.A41

DCBATOUT_LCD

C4905 SCD1U50V3KX-GP

C4906 SC1KP50V2KX-1GP

1 2

1 2

For EMI request

SSID = VIDEO

LCD POWER

3D3V_S5

15V_S5

5V_S5

LCDVDD

FPVCC

LCDVCC_EN

LCD_TST_EN

Q4901
AO6402A-GP
84.06402.B3D
2nd = 84.P2703.03D
3rd = 84.03456.D3D

Q4902
ME2N7002DKW-G-GP

Q4903
PDTCT144EU-1-GP
84.00144.I11
2nd = 84.05144.011
3rd = 84.00044.B1K

R4912
330KR2J-L1-GP

R4916
50R3J-L-GP

R4917
100KR2J-1-GP

R1
PDTCT144EU-1-GP

R2
PDTCT144EU-1-GP

C4909
SCD1U25V2KX-GP

C4906
100KR2J-1-GP

D4901
BAT54C-U-GP

83.00054.Q81
2nd = 83.00054.X81
3rd = 83.R2003.E81
4th = 83.BAT54.081




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DELL


LCD Connector

Enrico Caruso 14 MLK DIS

Sheet 49 of 104





11/29 change CRT1 to 20.20927.015





Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift



CLOSE TO TRANSFORMER

SSID = VIDEO

HDMI Level Shifter & CONNECTOR

HDMI CONN

X02 1229

HDMI_CLK_R_C 1 R5101 2 HDMI_CLK_R_C.CON
0R0402-PAD

HDMI_CLK_R_C# 1 R5102 2 HDMI_CLK_R_C#.CON
0R0402-PAD

changed R5101,R5102 to short pad,
removed TR5101 CMC footprint

HDMI_DATA0_R_C 1 R5104 2 HDMI_DATA0_R_C.CON
0R0402-PAD

HDMI_DATA0_R_C# 1 R5103 2 HDMI_DATA0_R_C#.CON
0R0402-PAD

changed R5103,R5104 to short pad,
removed TR5102 CMC footprint

HDMI_DATA1_R_C 1 R5106 2 HDMI_DATA1_R_C.CON
0R0402-PAD





HDMI_DATA1_R_C# 1 R5105 2 HDMI_DATA1_R_C#.CON
0R0402-PAD

changed R5105,R5106 to short pad,
removed TR5103 CMC footprint

HDMI_DATA2_R_C 1 R5108 2 HDMI_DATA2_R_C.CON
0R0402-PAD

HDMI_DATA2_R_C# 1 R5107 2 HDMI_DATA2_R_C#.CON
0R0402-PAD

changed R5107,R5108 to short pad,
removed TR5104 CMC footprint



Routing Guidelines:

CTRLDATA must be routed longer than CTRLCLK within 1000 mils (25.4 mm).
The total delay on CTRLDATA should be longer than CTRLCLK.

<http://www.vinafix.vn>

<Variant Name>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: HDMI Level Shifter/Connector			
Size: A3	Document Number: Enrico Caruso 14 MLK DIS	Rev: X02	
Date: Tuesday, January 03, 2012	Sheet: 51	of 104	




Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02
Date: Friday, December 30, 2011	Sheet 53 of	104



Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Date: Friday, December 30, 2011

Reserved

Rev
X02

Sheet 54 of 104




SSID = User.Interface

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

ITP/Fan Connector


Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
------------	--	-------------------

Date: Friday, December 30, 2011	Sheet 55 of 104
---------------------------------	-----------------



SATA HDD Connector




Close to HDD1



ODD Connector




SATA Zero Power ODD




Current limit
Active High
typ => 2.5A

When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0
A00-0415 Dummy R5606



SSID = ESATA

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ESATA

Size
A3

Document Number

Enrico Caruso 14 MLK DIS


Rev

X02

Date: Friday, December 30, 2011

Sheet 57 of 104

Speaker Connector



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER CONN

Size
A3

Document Number


Enrico Caruso 14 MLK DIS




Rev

X02





Date: Tuesday, January 03, 2012

Sheet 58 of 104





[illegible][illegible]

SSID = USB



X02 1230
removed R6102,R6103 co-lay position



<Variant Name>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
USB Power SW			
Size	Document Number	Rev	
	Enrico Caruso 14 MLK DIS	X02	
Date: Tuesday, January 03, 2012	Sheet 61	of	104

<http://www.vinafix.vn>



Vinafix

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 62 of 104

<http://www.vinafix.vn>

SSID = User.Interface


(Blanking)




Vinafix

(Blanking)



<http://www.vinafix.vn>

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Enrico Caruso 14 MLK DIS		X02
Date:	Friday, December 30, 2011	Sheet	64 of 104


Mini Card Connector(802.11a/b/g)




<http://www.vinafix.vn>



SATA HDD LED(White)




Battery LED2(WHITE_LED)




Battery LED1(AMBER_LED)


Wireless LED



Place EC6806 near LED2

Power button







Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 70 of 104





Vinafix

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 72 of 104

<http://www.vinafix.vn>



SSID = ExpressCard

<http://www.vinafix.vn>

<Variant Name>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
Date: Friday, December 30, 2011	Sheet 75 of	104



SSID = User.Interface

(Blanking)

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Enrico Caruso 14 MLK DIS



Date: Friday, December 30, 2011


Rev
X02

Sheet 79 of 104





Free Fall Sensor










LVDS



X7R, Under GPU.








I2CA=>CRT, I2CC=>LVDS.



X02 1230
add R8608,Q8603;change Q8603.2 to OVER CURRENT_P8
from AC_PRESENT for OC trigger IPCC fuction

Hynix:72.52G63.A0U (HT31PSAA)
Samsung:72.42164.D0U (J1P0F2SAA)

Strap Pin Nmae	Strap mapping	Resistance	Polarity(Samsung(0=4))	Polarity(Hynix(0=6))
ROM_SCLK	SMB_ALT_ADDR	10K ohm	pull down to GND	pull down to GND
ROM_SI	SUB_VENDOR	10K ohm	pull down to GND if no VBIOS ROM	pull down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10K ohm	pull down to GND(no display)	pull down to GND(no display)
STRAP0	RAM_CFG[0]	10K ohm	pull down to GND	pull down to GND
STRAP1	RAM_CFG[1]	10K ohm	pull up to 3.3V	pull up to 3.3V
STRAP2	RAM_CFG[2]	10K ohm	pull down to GND	pull up to 3.3V
STRAP3	RAM_CFG[3]	10K ohm	pull up to 3.3V	pull down to GND
STRAP4	PCIE_MAX_SPEED	10K ohm	pull down to GND	pull down to GND






N13x GPUs do not support CEC. Leave the CEC pin as NC



MODE D

GF1XX SDDR3 CMD MAPPING


CMD0	0-31	32-63
CMD0	CS0*	
CMD1	ODT	
CMD2	CKE	
CMD3	A14	
CMD4	RST	
CMD5	A9	
CMD6	A7	
CMD7	A2	
CMD8	A0	
CMD9	A4	
CMD10	A1	
CMD11	BA0	
CMD12	WE*	
CMD13	A15	
CMD14	CAS*	
CMD15	CS0*	
CMD16		
CMD17	ODT	
CMD18	CKE	
CMD19	A13	
CMD20	A8	
CMD21	A6	
CMD22	A11	
CMD23	A5	
CMD24	A3	
CMD25	BA2	
CMD26	BA1	
CMD27	A12	
CMD28	A10	
CMD29	RAS*	
CMD30		
CMD31		

* A15 is not required for any x16 device, even up to 4Gb density
 * A15 is only needed if we support x8 configurations, and only at 4Gb





FOR VRAM3




CLOSE TO THE MEMORY

FOR VRAM4



CLOSE TO THE MEMORY

follow NV FAE suggest



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
GPU VRAM3,4 (2/4)			
Size	Document Number	Rev	
Custom	Enrico Caruso 14 MLK DIS	X02	
Date:	Tuesday, January 03, 2012	Sheet 89 of	104



Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Enrico Caruso 14 MLK DIS		X02
Date:	Friday, December 30, 2011	Sheet 90 of	104




Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM7,8 (4/4)

Size
A3


Document Number
Enrico Caruso 14 MLK DIS

Rev
X02


Date: Friday, December 30, 2011

Sheet 91 of 104

V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.9000V	0	0	0	0	1	1	0




3D3V_S0 to 3D3V_VGA_S0 Transfer




NV do not need 1.8V

1D5V_VGA_S0



1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D5V_VGA_S0
1D5V_VGA_S0 should ramp-up before 1D05V_VGA_S0






Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Rev
X02

Date: Friday, December 30, 2011

Sheet 94 of 104



Vinafix

(Blanking)

<http://www.vinafix.vn>

<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A3

Document Number
Enrico Caruso 14 MLK DIS

Date: Friday, December 30, 2011

Rev
X02

Sheet 95 of 104




SSID = SDIO


(Blanking)

<Variant Name>		
<div><div>DELL</div><div>Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
TOUCH PANEL		
Size	Document Number	Rev
A3	Enrico Caruso 14 MLK DIS	X02
Date: Friday, December 30, 2011	Sheet 96	of 104

<http://www.vinafix.vn>



SSID = EMI



<http://www.vinafix.vn>

<Variant Name>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS/EMI Capacitors**

Size A3 Document Number: **Enrico Caruso 14 MLK DIS** Rev: **X02**



Date: Friday, December 30, 2011 Sheet: 97 of 104

DV14 MLK Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13

<http://www.vinafix.vn>




<Variant Name>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size A3	Document Number Enrico Caruso 14 MLK DIS	Rev X02
Date: Friday, December 30, 2011	Sheet 100 of 104	


PCH SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



<http://www.vinafix.vn>

[illegible][illegible]