

Model Name : A5WAM
File Name : LA-B981P

Compal Confidential


EA51_BM DIS M/B Schematics Document

Intel Bay Trail M + N15V-GL/N15V-GM

2014-05-12
REV: 0.1

PCB@ DAX PCB 15Y LA-B981P REV0 MB 2	
Part Number	Description
DA60019D000	PCB 15Y LA-B981P REV0 MB 2

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev Custom	Document Number A5WAM Bay Trail M LA-B981P	Rev 0.1
				Date: Monday, May 12, 2014	Sheet 1 of 47	



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19				Deciphered Date			
								2015/03/18			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title				Block Diagrams			
				Document Number				Rev			
				A5WAM Bay Trail M LA-B981P				0.1			
				Date: Monday, May 12, 2014				Sheet 2 of 47			

Power Plane	Description	S0	S3	S4/S5
VIN	19V Adapter power supply	ON	ON	ON
BATT+	12V Battery power supply	ON	ON	ON
B+	AC or battery power rail for power circuit. (19V/12V)	ON	ON	ON
+RTCVCC	RTC Battery Power	ON	ON	ON
+1.0VALW	+1.0v Always power rail	ON	ON	ON
+1.8VALW	+1.8v Always power rail	ON	ON	ON
+3VALW	+3.3v Always power rail	ON	ON	ON
+5VALW	+5.0v Always power rail	ON	ON	ON
+1.35V	+1.35V power rail for DDR3L	ON	ON	OFF
+3V_PTP	+3.3V power rail for PTP	ON	ON	OFF
+SOC_VCC	Core voltage for SOC	ON	OFF	OFF
+SOC_VNN	GFX voltage for SOC	ON	OFF	OFF
+0.675VS	+0.675V power rail for DDR3L Terminator	ON	OFF	OFF
+1.0VS	+1.0v system power rail	ON	OFF	OFF
+1.05VS	+1.05v system power rail	ON	OFF	OFF
+1.35VS	+1.35v system power rail	ON	OFF	OFF
+1.5VS	+1.5v system power rail	ON	OFF	OFF
+1.8VS	+1.8v system power rail	ON	OFF	OFF
+3VS	+3.3v system power rail	ON	OFF	OFF
+5VS	+5.0v system power rail	ON	OFF	OFF
+3VSDGPU	+3.3V dGPU power rail	ON**	OFF	OFF
+VGA_CORE	Core voltage for dGPU	ON**	OFF	OFF
+1.5VSDGPU	+1.5V dGPU power rail	ON**	OFF	OFF
+1.05VSDGPU	+1.05V dGPU power rail	ON**	OFF	OFF

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.



Note : ON** dGPU optimus on

Vcc	3.3V				
Ra	100K +/- 1%				
Board ID	Rb	V min	V typ	V max	EC AD
0	0		0.000V	0.300V	0x00 - 0x0E
1	12K +/- 1%	0.347V	0.354V	0.360V	0x0C - 0x1C
2	15K +/- 1%	0.423V	0.430V	0.438V	0x1D - 0x26
3	20K +/- 1%	0.541V	0.550V	0.559V	0x27 - 0x30
4	27K +/- 1%	0.691V	0.702V	0.713V	0x31 - 0x3B
5	33K +/- 1%	0.807V	0.819V	0.831V	0x3C - 0x46
6	43K +/- 1%	0.978V	0.992V	1.006V	0x47 - 0x54
7	56K +/- 1%	1.169V	1.185V	1.200V	0x55 - 0x64
8	75K +/- 1%	1.398V	1.414V	1.430V	0x65 - 0x76
9	100K +/- 1%	1.634V	1.650V	1.667V	0x77 - 0x87
10	130K +/- 1%	1.849V	1.865V	1.881V	0x88 - 0x96
11	160K +/- 1%	2.015V	2.031V	2.046V	0x97 - 0xA3
12	200K +/- 1%	2.185V	2.200V	2.215V	0xA4 - 0xAD
13	240K +/- 1%	2.316V	2.329V	2.343V	0xAE - 0xB7
14	270K +/- 1%	2.395V	2.408V	2.421V	0xB8 - 0xC0
15	330K +/- 1%	2.521V	2.533V	2.544V	0xC1 - 0xC9
16	430K +/- 1%	2.667V	2.677V	2.687V	0xCA - 0xD3
17	560K +/- 1%	2.791V	2.800V	2.808V	0xD4 - 0xDC
18	750K +/- 1%	2.905V	2.912V	2.919V	0xDD - 0xE6
19	NC	3.000V	3.300V		0xE7 - 0xFF


Board ID	PCB Revision
10	EVT <u>LA</u> -B212PR01
11	PVT <u>LA</u> -B981PR01



43 Level	Description	BOM Structure
4319URBOL01	SMT MB AB212 A5WAM GM2G N3530 HDMI	N3530@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGM@/X762G@
4319URBOL02	SMT MB AB212 A5WAM GL1G N2930 HDMI	N2930@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X761G@
4319URBOL03	SMT MB AB212 A5WAM GL1G N2830 HDMI	N2830@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X761G@
4319URBOL04	SMT MB AB212 A5WAM GL1G N3530 HDMI	N3530@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGM@/X761G@
4319URBOL05	SMT MB AB212 A5WAM GM2G N2930 HDMI	N2930@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X762G@
4319URBOL06	SMT MB AB212 A5WAM GM2G N2830 HDMI	N2830@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X762G@

BOM Option Table		BOM Option Table	
Item	BOM Structure	Item	BOM Structure
Unpop	@	X76 1G VRAM	X761G@
Connector	CONN@	X76 2G VRAM	X762G@
EMC requirement	EMC@		1GHYN@
EMC requirement depop	@EMC@		1GFFR@
KB9012	9012@		1GSAM@
KB9022	9022@		2GAFR@
Touch Screen I2C	TSI@		2GSAM@
KB BL	BL@		2GMIC@
DMIC*1	1DMIC@		
DMIC*2	2DMIC@		
TPM	TPM@		
NTPM	NTPM@		
Debug SW	DBG@		
dGPU	VGA@		
N15V-GL SKU	VGL@		
N15V-GM SKU	VGM@		




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				A5WAM Bay Trail M	LA-B981P	0.1
				Date	Monday, May 12, 2014	Sheet 47 of 47






Close To SOC Pin

USOC1
N2820@USOC1
N2920@USOC1
N3520@USOC1
N2830@USOC1
N2930@USOC1
N3530@





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	VLV-M SOC Memory DDR3L
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer				Document Number	A5WAM Bay Trail M LA-B981P
Date				Monday, May 12, 2014	Sheet 5 of 47

Follow ACER 2014 X86 HSIO DG V1.03


BAY Trail M	Acer 2014	
USB3 Port1	USB 3 (I/O)	
PCIe Port0	dGPU/M.2 PCIE	LAN
PCIe Port1		WIFI
PCIe Port2	WIFI	
PCIe Port3	LAN+CR	














































Security Classification	Compal Secret Data			Title	Document Number	Rev
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	A5WAM Bay Trail M LA-B981P	0.1
Date:	Monday, May 12, 2014	Sheet	7	Rev 0.1		




From EC
(For share ROM)




From CPU




Security Classification		Compal Secret Data	
Issued Date	2014/03/19	Deciphered Date	2015/03/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title		Document Number	
VLM-M SOC CLK/PMU/SPI		A5WAM Bay Trail M LA-B981P	
Date	Monday, May 12, 2014	Sheet	8 of 47




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title VLV-M SOC USB/LPC/SMBus		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				A5WAM Bay Trail M LA-8981P		0.1
Date: Monday, May 12, 2014				Sheet	9 of 47	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
				VLV-M SOC Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1
				Document Number	A5WAM Bay Trail M LA-B981P
				Date	Monday, May 12, 2014
				Sheet	10 of 47






[illegible]




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title			
								DDR3L DIMMA			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev			
						Customer		A5WAM Bay Trail M LA-8981P		0.1	
						Date		Monday, May 12, 2014		Sheet 13 of 47	

Compal Electronics, Inc.
DDR3L DIMMA

Channel B







Layout Note:
Place near JDIMM2





Layout Note:
Place near JDIMM2.203,204






Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> DDR3L DIMMB		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number A5WAM Bay Trail M LA-8981P	Rev	0.1
				Date: Monday, May 12, 2014	Sheet	14 of 47





GPIO	I/O	USAGE
GPIO0	I	GC6_FB_EN
GPIO1	O	MEM_VDD_CTL
GPIO2	O	LCD_BL_PWM
GPIO3	O	LCD_VCC
GPIO4	O	LCD_BL_EN
GPIO5	O	3V3_MAIN_EN
GPIO6	I	GPU_EVENT#
GPIO7	O	3D Vision
GPIO8	I	SYS_PEX_RST_MON#
GPIO9	I/O	ALERT
GPIO10	O	MEM_VREF_CTL
GPIO11	O	PWM_VID
GPIO12	I	PWR_LEVEL
GPIO13	O	PSI
GPIO14	I	HPD_A
GPIO15	I	HPD_C
GPIO16		RESERVED
GPIO17	I	HPD_D
GPIO18	I	HPD_E
GPIO19	I	HPD_F or HPD_B
GPIO20		Reserved
GPIO21	O	GPU_PEX_RST_HOLD#
GPIO22		
GPIO23		
GPIO24		






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. IT IS NOT TO BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			N15X PEG 1/7	
			Size	Document Number
			Date	A5WAM Bay Trail M LA-B981P
			Drawn	159mm





VRAM Interface






N15V-GM/GL 1G MB X76
X76550BOLB1|X76550BOLB0;X76550BOLB4

X762G@
 X76550BOLB3|X76550BOLB2;X76550BOLB5

For N15V-GL/GM Binary strap table

Decive ID : 0x1140

[illegible]

DG-06246-001_v04

Table 123 Binary Strap Mode Mapping

Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note below
STRAP1	RAM_CFG[1]	10k Ω	See Note below
STRAP2	RAM_CFG[2]	10k Ω	See Note below
STRAP3	RAM_CFG[3]	10k Ω	See Note below
STRAP4	PCIE_MAX_SPEED	10k Ω	Pull-down to GND



Binary [3210]	Hexadecimal	Born
0000	0x0	
0001	0x1	1GMIC@
0010	0x2	
0011	0x3	
0100	0x4	2GAFR@
0101	0x5	
0110	0x6	
0111	0x7	
1000	0x8	
1001	0x9	2GSAM@
1010	0xA	
1011	0xB	
1100	0xC	1GFFR@
1101	0xD	2GMIC@
1110	0xE	1GSAM@
1111	0xF	

<p>0xC (SA00006H430) Hynix H5TC2G63FFR-11C</p> <p>0 0 1 1</p> <p>strap0 strap1 strap2 strap3</p> <p> R2031 R2032 10K_0402_1% 10K_0402_1% 1GFFR@ 1GFFR@ </p> <p> R2038 R2039 10K_0402_1% 10K_0402_1% 1GFFR@ 1GFFR@ </p>	<p>0x1 (SA000067550) Micron MT41J128M16JT-093G-K</p> <p>1 0 0 0</p> <p>strap0 strap1 strap2 strap3</p> <p> R2029 10K_0402_1% 1GMIC@ </p> <p> R2039 R2040 R2041 10K_0402_1% 10K_0402_1% 10K_0402_1% 1GMIC@ 1GMIC@ 1GMIC@ </p>	<p>0xE (SA000068U90) Samsung K4W2G1646Q-BC1A</p> <p>0 1 1 1</p> <p>strap0 strap1 strap2 strap3</p> <p> R2030 R2031 R2032 10K_0402_1% 10K_0402_1% 10K_0402_1% 1GSAM@ 1GSAM@ 1GSAM@ </p> <p> R2038 10K_0402_1% 1GSAM@ </p>
<p>0x4 (SA00006E840) Hynix H5TC4G63AFR-11C</p> <p>0 0 1 0</p> <p>strap0 strap0 strap2 strap3</p> <p> R2031 10K_0402_1% 2GAFR@ </p> <p> R2038 R2039 R2041 10K_0402_1% 10K_0402_1% 10K_0402_1% 2GAFR@ 2GAFR@ 2GAFR@ </p>	<p>0x9 (SA000076P20) Samsung K4W4G1646D-BC1A</p> <p>1 0 0 1</p> <p>strap0 strap1 strap2 strap3</p> <p> R2029 10K_0402_1% 2GSAM@ </p> <p> R2032 10K_0402_1% 2GSAM@ </p> <p> R2039 R2040 10K_0402_1% 10K_0402_1% 2GSAM@ 2GSAM@ </p>	<p>0xD (SA000077K20) Micron MT41J256M16HA-093G-E</p> <p>1 0 1 1</p> <p>strap0 strap1 strap2 strap3</p> <p> R2029 R2032 10K_0402_1% 10K_0402_1% 2GMIC@ 2GMIC@ </p> <p> R2038 10K_0402_1% 2GMIC@ </p>

RVL-06891-001_V05
Table 1. N15V-GM DDR3 Recommended Memories

Memory Type	FBVDD/ FBVDDQ	Memory Density	Configuration	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed CK Grade(MHz)	Memory Date Code Minimum	Status
DDR3	1.5V/ 1.5V	128Mx16	Single Rank or Single Rank Stuffling for Dual Rank	Micron	MT41J128M16JT-093G:K	K-die	0x1	1000	1234	Production ready
				Samsung	K4W2G1646E-BC1A	E-die	0x5	1000	1204	Production ready
				Hynix	H5TC2G63FFR-1JC	F-die	0xC	1000	N/A	Production ready
				Samsung	K4W2G1646Q-BC1A	Q-die	0xE	1000	N/A	Production ready
		256Mx16	Single Rank or Single Rank Stuffling for Dual Rank	Hynix	H5TC4G63AFR-113C	A-die	0x4	1000	N/A	Production ready
				Micron	MT41J256M16HA-093G:E	E-die	0xD	1000	N/A	Production ready
				Samsung	K4W4G1646D-BC1A	D-die	0x9	1000	N/A	Production ready

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	N15X LVDS 3/7
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Rev
				Customer	0.1
				Date:	Weekday, May 12, 2014
				Sheet	17 of 47
				A5WAM Bay Trail M LA-B981P	




Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-6. Example of Power-up Sequencing Order

Note:

- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.



NV 15x DG-06803-V03

GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 μ F	X6S	0603	10	Under GPU
	1 μ F	X6S	0402	4	Under GPU
	47 μ F	X5R	0805	1	Near GPU
	22 μ F	X5R	0805	1	Near GPU
	4.7 μ F	X5R	0805	5	Near GPU
	330 μ F	POS	7343	1	Near GPU ESR \leq 6 m Ω

DA-06925-V05

Table 6. EDP-Peak at $T_J = 102^\circ\text{C}$

Power Supply Rail	N15V-GM-S
(V)	(A)
GPU Core Max	51.50
FB Total	4.25
PEXVDD	2.29

DA07075-V01

Table 7. EDP-Peak at $T_J = 102^\circ\text{C}$

Power Supply Rail	N15V-GL
(V)	(A)
GPU Core Max	28.26
FB Total	4.07
PEXVDD	1.82





Figure 18-7. Optimus Entry/Exit Timing Diagram



Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

VRAM DDR3 chips






High 32






Mode D Address	0...31	32...63
CMD0	CS0_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE_L	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		


	Command Bit	Default Pull-down
DDR3	ODTx	10k
	CKEx	10k
	RST	10k
	CS*	No Termination




LCD POWER CIRCUIT




Intel recommends having a pull-up resistor of 100 kΩ for AUXN and a pull-down resistor of 100 kΩ for AUXP between the AC capacitor and the connector, to assist source detection by the sink device.









LCD/ LED PANEL Conn.



For Touch Panel



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19				Deciphered Date			
2014/03/19				2015/03/18				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				eDP CONN.				Document Number			
A5WAM Bay Trail M LA-B981P				Rev				0.1			
Date: Monday, May 12, 2014				Sheet				22 of 47			





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	HDMI CONN.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1	
				Document Number	A5WAM Bay Trail M LA-B981P	
				Date	Monday, May 12, 2014	Sheet 23 of 47





ENTR R&D S	Document Number Custom	Rev 0.1
A5WAM Bay Trail M LA-B981P		
Date: Monday, May 12, 2014	Sheet 24 of 47	


LAN Connector




For Wireless LAN




SATA Re-Driver HDD2 Conn. Reserve




SATA HDD2 Cable Conn.




SATA HDD1 Conn.




SATA ODD Conn.












FAN1 Conn





Security Classification				Compal Secret Data				Title			
Issued Date				2014/03/19				Deciphered Date			
				2015/03/18				HDD/ODD/FAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer				Document Number			
								A5WAM Bay Trail M LA-B981P			
								Rev 0.1			
								Date: Monday, May 12, 2014			
								Sheet 27 of 47			




For ESD request




SA000066310, 5 IC GL850G-OHY32 QFN 28P USB2.0 HUB





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19				Title			
Deciphered Date				2015/03/18				USB Conn & Hub GL850G			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				Rev			
Date				Monday, May 12, 2014				Sheet			
A5WAM Bay Trail M LA-B981P				Rev				0.1			






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	EC ENE KB9012/KB9022	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Document Number	Rev
					A5WAM Bay Trail M LA-9891P	0.1
				Date:	Monday, May 12, 2014	Sheet 29 of 47






U11,U59 change to SA00006FD00, S IC APE8990GN3B DFN 14P DUAL LOAD SW




+1.05VS to +1.05VSDGPU



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	DC INTERFACE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Rev
				Customer	0.1
				ASWAM Bay Trail M LA-B981P	
Date:		Monday, May 12, 2014		Sheet	32 of 47



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DCIN / RTC
Document Number				Rev
A5WAM_Bay Trail M LA-B981P				0.1
Date: Monday, May 12, 2014				Sheet 33 of 47




---Battery_pin define---

PIN1 GND
PIN2 GND
PIN3 SMD
PIN4 SMC
PIN5 TS
PIN6 B/I
PIN7 Batt+
PIN8 Batt+

---Battery Con_pin define---



PIN8 GND
PIN7 GND
PIN6 SMD
PIN5 SMC
PIN4 TS
PIN3 B/I
PIN2 Batt+
PIN1 Batt+




	For KB9012 OTP	For KB9022 OTP
92	1.2V	1.0V
56	1.2V	1.0V
PR216	22.6K ohm	32.4K ohm
PR227	26.1K ohm	30.9K ohm

Need confirm the setting

For KB9012 sense 10mΩ	Active	Recovery
65W	69.55W, 0.73V	55.9W, 0.59V
40W	42.8W, 0.73V	34.4W, 0.59V



Security Classification		Compal Secret Data			Compal Electronics, Inc.			
Issued Date		2014/03/19	Deciphered Date	2015/03/18	Title	BATTERY CONN / OTP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size	Document Number		Rev
					Custom	A5WAM Bay Trail M LA-B981P		0.1
					Date:	Monday, May 12, 2014		Sheet 34 of 47



****Design Notes****

#For 65 /90W system, 3S1P/3S2P battery
Maximum Charging current 3.5A
Maximum Battery discharge power 55W.

#Register Setting
1. 0X12 bit8 set 0 (default 1) to disable IFAULT HI if add ISN choke


#Circuit Design
1. ACOK,ILIM pull high voltage need base on 3/5V enable control
2. Use 10X10 choke and 3X3 H/L Side MOSFET
Charge current 3.5A
Power loss : 1.82W
Power density : 0.81 (15X15)

3. If use 4S per cell 4.35V battery, need additional circuit for ACDET (PR218/PR220/PR222 change to 0.1%, parallel resistors with PR222 for ACDET setting)

4. PC223 0.22u can't be changed. (Wrong adapter concern)



5. For the design, need double confirm PQ202,PQ203,PQ204 rating

#Protect function
1. ACOPP : ACDET voltage > 3.14V
2. Charger timeout : No communication within 175s(default)
3. ACOC : 3.33 X Input current DAC setting(default)
4. CHGOC : 3/4.5/6A based on current current setting
5. BATOV : 103-106%
6. BATLOW : 2.5V
7. TSHUT : 155C
8. IFAULT HI : 750mV (default)
9. IFAULT LOW : 150mV (default)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	3VALW/5VALW
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom	0.1
				Date: Monday, May 12, 2014	Sheet 36 of 47

A5WAM Bay Trail M LA-B981P



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VSP/1.8VALWP		
				Size	Document Number	Rev
				Custom	ASWAM Bay Trail M_LA-B981P	0.1
				Date:	Monday, May 12, 2014	Sheet 39 of 47

Design Note

This circuit is for ULV 1+1 17W.

CPU: IccMax=33A, TDC=16A (TDP NOM)

Loadline: -2.9 mV/A

Output Cap. follow Intel PDDG

330uF/9m*3, 22uF 0805*12, 2.2uF 0402*16

GFX (GT2): IccMax=33A, TDC=21.5A

Loadline: -3.9 mV/A

Output Cap. follow Intel PDDG

330uF/9m*2, 22uF 0805*6, 10uF 0603*6, 1uF 0402*11

For VR_HOT#, already pull high at power side.


VDD source use +VS5 and PG00D source use +VS5
Please confirm power on and down sequence, make sure VGATE after CPU_CORE on.

Layout Note


SVID routing

- Alert# signal must be routed between the Clock and Date lines to reduce the cross talk between them. Signal order arrangement: mobile order is Clock-Alert-Date.
- SVID spacing requirement is 18mils (0.475mm).
- Maximum total microstrip routing length of each SVID signal must not exceed 6000mils (152.4mm).
- The SVID bus must be ground reference, It cannot be referenced to input (Vbat or 12V) power plans as they can couple noise into the SVID bus as power states change.
- Avoid routing under noisy circuit, e.g. switch node, Gate driver, B+, Vin, high speed signal.
- When SVID signal changes Layer, GND return path may be changed also. We need add GND via for GND reference.


Cn = L / ((Rtncnet*Rsum) / (Rtncnet+Rsum) * DCR)
If Cn is correctly selected, when the load current has a square change, the output voltage also has a square response.



- Layout Note
- Reduce Acoustic Noise
 - The AL bulk capacitor of B+ should be very close to CPU_CORE MOSFET.
 - Input ceramic caps must place on symmetry same location on top side and bottom side.



PR817 and PR826
27.4K ohm for 100 degree
61.9K ohm for 110 degree




Security Classification	Compal Secret Data	Deciphered Data	2015/03/18	Title	Compal Electronics, Inc.
Issued Date	2014/03/19	Deciphered Data	2015/03/18		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
A5WAM Bay Trail M LA-B981P					Rev 0.1
Date: Monday, May 12, 2014					Sheet 45 of 47

PWR Rule
需確認最新SPEC.
Modify 8/6.

3 X 330u/9m (47W)
2 X 330u/9m (37W)
24 pcs 22uF and reserve 4 pcs
2013/08/16

+SOC_VCC =+CPU_CORE



Output Cap
(330uF*2+22uF*4)

Package Edge Cap
(22uF*3)


Back Side Cap
(10uF*1+4.7uF*2+2.2uF*2)

Output Cap
(330uF*3+22uF*4)

Package Edge Cap
(22uF*3)

Back Side Cap
(1uF*3)


+SOC_VNN =+VGFX_CORE



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	ASWAM_Bay Trail M_LA-B981P
				Date	Monday, May 12, 2014
				Sheet	41 of 47
				Rev	0.1

Module model information

TPS51212_V1.mdd for Single layer
TPS51212_V2.mdd for Dual layer

**+1.2V**

Switching Frequency: 290kHz
Imax=8A
OCP~10.5A
OVP: 120%~130%
VFB=0.704V, Vout=1.207V

+1.05V

Switching Frequency: 290kHz
Imax=5.4A
Ipeak=6.5A
Iocp=7.8A
OVP: 120%~130%
VFB=0.704V, Vout=1.055V

MOSFET: 3x3 DFN

H/S Rds(on): 27mohm(Typ), 34mohm(Max)

L/S Rds(on): 22mohm(Typ), 13.5mohm(Max)

Choke: 7x7x3

Rdc=15.5mohm +/-15%

Switching Frequency: 290kHz

Ipeak=10A


Delta I =2.16A

Iocp=12.14~16.67A




OVP: 120%~130%

VFB=0.704V, Vout=1.51V

Vout	PR1007	PR1008	PR1003
+1.5V	11.5k	10k	
+1.35V	9.31k	10k	
+1.2V	7.15K	10k	105K
+1.05V	4.99k	10k	93.1k



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/03/19		Deciphered Date		2015/03/18		Title	
										1.5VSDGPUP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size		Document Number		Rev		0.1	
				Custom		ASWAM_Bay Trail M_LA-B981P		Date		Monday, May 12, 2014	
								Sheet		42 of 47	

+VGA_CORE Under VGA Core**+VGA_CORE****+VGA_CORE** Near VGA Core

N15x 2013/12/10
Under
4.7uF_0603_10pcs
1uF_0402_4pcs
Near
47uF_0805_1pcs
22uF_0603_1pcs(2PCS unpop)
4.7uF_0805_5pcs

N15x2013/10/17
Under
4.7uF_0603_15pcs
1uF_0402_8pcs
Near
47uF_0805_0pcs
22uF_0603_9pcs(2PCS unpop)
4.7uF_0805_5pcs

N15x2013/10/07
Under
4.7uF_0603_15pcs
1uF_0402_8pcs
Near
47uF_0805_0pcs
22uF_0805_9pcs(2PCS unpop)
4.7uF_0805_5pcs

N15x2013/10/02
Under
4.7uF_0603_15pcs
1uF_0402_8pcs
Near
47uF_0805_0pcs
22uF_0805_14pcs
4.7uF_0805_5pcs

N14x
Under
4.7uF_0603_10pcs
0.1uF_0402_4pcs
Near
47uF_0805_1pcs
22uF_0805_1pcs
4.7uF_0805_5pcs

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2014/03/19		Deciphered Date		2015/03/18		Title			
								VGA_CORE CAP			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Size		Document Number		Rev	
						Custom		ASWAM_Bay Trail M_LA-B981P		0.1	
						Date:		Monday, May 12, 2014		Sheet 44 of 47	

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	PWR_PIR	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.1	
				Customer	A5WAM Bay Trail M LA-B981P	
Date:	Monday, 12/2/2014	Sheet	45	of	47	

Item	Page#	Function	Date	Request Owner	Issue Description	Solution Description	Rev.
1	P.6/8/28/32	HW	5/8		Fix S3/S5 have pluse at singal	U63.5/U58.5/U53.5/U62.5/U64.5 change power source from +1.8VS to +1.8VALW	0.2
2	P.8/15/29	HW	5/8		Change R-short for cost down	R236,R237 change to R-Short 0805 R1044 change to R-Short 0402 R1015 change to R-Short 0402	
3	P.31	HW	5/8	EMI	Request from EMI add Bead at speaker	R1094/R1095/R1096/R1097 change from 0ohm to BEAD(SM01000CC00)	
4	P.29	HW	5/8		Change EC version to latest	change EC U28 to SA000075S30(KB9022QD) R506 change from 130K->160K_0402_1%(SD034160380)	
5	P.9	HW	5/8		Add for Debug	ADD R973 0_0402_5%(@) at USB_HUB reset (connect to SYSON) ADD R1176/R1173 0_0402_5% for DGPU_PWR_EN_SOC1.8V ADD R1175/R1174 0_0402_5% for DGPU_HOLD_RST#_SOC1.8V ADD JP2@ R1081@ R1082@ (for debug)	
6	P.15	HW	5/8		Add PH resistor	R1043 change from 0ohm->10K_0402_5% unpop R2018 (DGPU_HOLD_RST#_SOC1.8V) PH resistor	
7	P.11	HW	5/8		change cap to improve +1.0VS power rail C1056 C1057 C1059 change footprint from 22U_0805->0603		
8	P.4	HW	5/8		Update DA P/N	DA P/N change to DA60019D000	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/03/19	Deciphered Date	2015/03/18	Title	HW P.I.R (1/3)
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Date: Monday, May 12, 2014 Sheet: 46 of 47	Rev: 0.1 A5WAM Bay Trail M LA-B981P

