




K86/K87 POWER SYSTEM ARCHITECTURE



[illegible]

8	7	6	5	4	3	2	1
<div>Revision History</div> <div>NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.</div> <div>10/1/2009:INITIAL RELEASE 0.0.1- - ALL PAGES SYNC'ED FROM K84 - REPAIRED K84 MCP AND CPU PAGES WITH K6 PAGES - UPDATED SCHEMATIC AND PCB PART NUMBER INFO</div> <div>2009-12-03: Proto 0 release 1.0.0</div> <div>2009-12-04: 1.1.0 csa 3: Updated CPU block text to include CPU description for both K86 and K87 csa 4: Updated text note to include K86 in title csa 4: Added BOM entry under Module Parts table to include CULV processor (33783779) to minimize delta on this page between K86 and K87 per Diana</div> <div>2009-12-07: 1.2.0 csa 74: Component value changes per Leo (Intersil): R7417 from 5.36k => 6.34k, 1% (11450295) C7414 from 0.12uF to 0.22uF (13250102) Implemented different stuffing options for 1-phase vs 2-phase: Added IMVP6:2PHASE to the following components: R7417, C7428, R7409, R7411, C7406, R7414, C7414, C7413 Added BOM table to insert the following APNs for IMVP6:1PHASE: R7417 = 7.68K 1% (11450304) C7428 = 0.22uF 10% (13250102) R7409 = 5.9K 1% (13250256) R7411 = 25% 1% (11450160) C7406 = 470nF 10% (13250720) R7414 = 97.5k 1% (11450410) C7414 = 1000pF 10% (13250045) C7413 = 100pF 1% (13151027) Updated table to add new values for lphase (PWM freq., Max current, Load line) csa 4: STILL NEED TO UPDATE VALUE OF C7428!</div> <div>2009-12-08: 1.3.0 csa 45: Added passive deemphasis to SATA HDD D2R lines: Added R4585, R4586 (51.1 ohm, 1% (11450093) and OMITTED Added R4585, C4586 (10pF, 5% (13150199) and NOSTUFFED Added BOM table to stuff 0-ohms until we get go-ahead for filter</div> <div>2009-12-08: 1.4.0 csa 8: Deleted net properties for the following nets: =PP3V3_S0_CPUVTT1SENSE =PP5V_S0_HDP =PP5V_S0_MCPWRG0 =PP1V05_S0_MCP_AVDD_UF =PP3V3_S0_MCM_R =PP3V3_S0_PMRCTL =PP3V3_S0_DCCONN csa 34: Deleted net properties for =PP3V3_S3_WLAN csa 74: Changed C7434 from NOSTUFF to IMVP6:2PHASE per Intersil Added IMVP6:2PHASE to R7413 per Intersil Changed C7428 from 0.47uF to 0.33uF (13250101) per Intersil Changed component color to Green Cosmetic cleanup csa 90: Deleted net properties for =PP5V_S3_CAMERA csa 98: Deleted net properties for =PPBUS_S0_LCDBLKT csa 108: Added NET_PHYSICAL property to SATA_HDD_D2R_FILT_P and _N</div> <div>2009-12-09: 1.5.0 multiple: Added parentheses for SYNC_DATE property on all pages that have broken sync. csa 4: Deleted entry in Module Parts table for R6612, R6617, R6630, R6633 since they were removed when we switched from piezo to dynamic speakers csa 69: Changed J6955 symbol to K87 Hall effect assembly (13350114)</div> <div>2009-12-10: 1.6.0 csa 69: Added OMIT to J6955, BOM table to stuff K84 Hall effect connector</div> <div>2009-12-11: 1.7.0 csa 45: Added PLACEMENT NOTE for passive deemphasis circuit. csa 74: Changed 1PHASE BOM table to correctly call out 13250080 (0.22uF) instead of 0.022uF</div> <div>2009-12-16: 1.8.0 *** Resynced all synced pages and picked up the following (change notes from T27): csa 18: T27: Swapped USB_EXTB and USB_EXTD for NVRN-612340 (pg. 18). <radar://7416825> Ensure USB_EXTB is on ports 8-11 (NVRN-612340) csa 20: T27: Changed USB_RBIAS from 931-ohms to 887-ohms per DG v1.3 (pg. 18). <radar://7459260 > Design Guide v1.3 updates csa 29,31: T27: Added CXPPLUS_MALVE properties to dismiss false errors (pg. 201). <radar://7368525> TASK: Waive false CheckPlus errors *** Started syncing the following pages: T27: Added BOMPTIONS and APNs for Foxconn and Molex 80-DIMM connectors (pg. 29, 31). csa 54: T27: Began syncing from T27 per <radar://7432091 > BATT1 SENSE filter change to address lower max sink current on ISL6259 BMON pin (K17 auto-shutdown issue) C5490 changed from CAP_402-0.022UF,10%,16V,CERM-XSR to CAP_402-0.022UF,20%,16V,CERM T27: Added CXPPLUS_MALVE properties to dismiss false errors (pg. 54). T27: Added gain note for U5402 and SMC_BATT1SENSE (pg. 54). csa 57: T27: Changed RC balance on BATT1-1SENSE, same time constant (pg. 54). Began syncing from T27 per <radar://7404029 > T27 schematic bom option for R5714 & R5030 to keep K87 in sync R5714 has BOMOPTION LED_K6_K69, and we need to substitute a different part on csa 4 *** Made the following changes to follow T27 on the following unsynced pages: csa 25: T27: Removed R2575 & R2580 per DG v1.3 (pg. 25). per <radar://7459260 > Design Guide v1.3 updates *** Other changes: csa 4: Added BOM table to substitute in parts that have BOMOPTION xxx-K6_K69 (to allow sync with T27) Added R5714 (11450125) to table with BOMOPTION LED_K86_K87</div> <div>2009-12-17: 1.9.0 csa 4: Added BOM table entry for MCP89-A02 per <radar://7416858 > Task: Get part numbers for A02 rev. csa 34: Changed K87_MCP BOM group to call out MCP89-A02 Changed U3440 from AP016 (14350311) per <radar://7459498> BOM: APN updates for PFP1009 and SAK parts Changed R3454 to 100K, 1% (11450411) to match T27 and K69 Updated DLY text note for U3440 to match T27 Changed R3440 color to green, deleted WF text note about needing PU csa 72: Changed U1520 from 15250778 to 15250778 per <radar://problem/7347216> K69 L7260 combo footprint Alternates table on csa 4 already has 15250778 as alternate to 15250693</div> <div>2009-12-22: 1.10.0 csa 4: Per <radar://problem/7473229> K86: Move to MCP83 Added BOM table entry for MCP83M (33783876) This is for K86 ONLY. Adding entry to minimize delta on csa 4 between K87 and K86 BOMOPTION is MCP83M Per <radar://problem/7495072> K87: Call out LED_K86_K87 BOMOPTION in the K87_MISC BOM group Added LDCPLUS to the K87_MISC BOM group Per <radar://problem/7495116> K87: remove ON Semi alternate for Q2300 (376S0624) Removed table entry for alternate for 376S0624 Per <radar://problem/7495021> K86/K87: Replace "S" APNs with "*" APNs for programmed SMC and BR Changed BOMPTIONS to call out LDO (SUBASSY, IC, BOOT ROM, K86/K87) Created SMC:PROG_K87 pointing to 341T0252 (SUBASSY, IC, SMC, K87) Created SMC:PROG_K86 pointing to 341T0250 (SUBASSY, IC, SMC, K86) Changed K87_PRODPARTS BOM group to point to SMC:PROG_K87 csa 69: Per <radar://problem/7494087> K87: remove OMIT from J6955 and delete BOM table Deleted BOM table for Hall effect assembly Changed text note to say "HALL EFFECT ASSEMBLY" Deleted OMIT BOMPTION from J6955 Added text note with part numbers for components of the assembly Assembly APN: 330114 - BOM: 639-0680 - PCB: 820-2801 - MCO: 056-3515 Conn APN:51850788 csa 74: Cosmetic change, moved R7413, C7406 BOMOPTION label so they don't look like wire name csa 78: Per <radar://problem/7495000> K87: Add NOSTUFF to R872 to disconnect U8790 from ALL_SYS_PWRGD Changed BOMOPTION for R872 from S0PGOOD_ISL to NOSTUFF</div> <div>2010-01-06: 1.11.0 csa 7: Per <radar://problem/7517432> K86/K87 functional net property needed on signals in schematics Added the following functional test points under the J5100 LPC+SPI CORN FUNC_TEST group LPCPLUS_GP10 LPCPLUS_GP10 SMC_TMS</div> <div>2010-01-07: 1.12.0 csa 23: *** BROKE SYNC WITH T27 Per <radar://problem/7519025> K86/K87: update all instances of 376S0786 schematic symbols Updated Q2355 and Q2356 with new schematic symbols Need to resync with T27 once the change has been made there csa 70: Per <radar://problem/7519048> K86/K87: change U7000 to 35352929 Changed U7000 from 35352392 to 35352929 Updated APN text note</div> <div>2010-01-08: 2.0.0 csa 45: Per <radar://problem/7524364> K86/K87: change SATA HDD D2R passive EQ values Removed NOSTUFF from C4585, C4586 Removed OMIT from R4585, R4586 Deleted BOM table that stuffed the bypass option Changed R4585, R4586 to 11450065 (27.4 ohm, 1%) Changed C4585, C4586 to 13154713 (47pF, 5%)</div> <div>2010-01-13: 2.1.0 csa 4: Per <radar://problem/7540383> K86: Update CPU part number to 33783792 Changed U1000 CPU:1.2GHZ BOMOPTION from 33753779 to 33783792</div> <div>2010-01-13: 2.2.0 csa 4: Cosmetic: changed text sizes and alignment Per <radar://problem/7540522> K86/K87: Production Debug Components Changed U85-1093 to call out K87_DEVEL_PVT instead of K87_DEVEL_ENG Changed K87_COMMON to call out K87_DEBUG_PVT instead of K87_DEBUG_ENG Diff from the two changes above: Toggled: VREFMRGN:YES ==> VREFMRGN:NO BMON:ENG ==> BMON:PROD BKLT:ENG ==> BKLT:PROD SENS_R:ENG ==> SENS_R:PROD Removed: DEBUG_ADC, S0PGOOD_ISL, EFI_DEBUG, MCPPLL_LDO, EXTIV05, MCP_T_DIODE_SENSOR, XDP_CON Unchanged: LPCPLUS_DEVEL_BOM, SMC_DEBUG:YES, XDP Added LPCPLUS_CON to K87_DEVEL_ENG (does not change BOM for DVT) Changed all instances of "K87_DEBUG_XXXX" to "K87_DEBUG:XXXX" Changed all instances of "K87_DEVEL_XXXX" to "K87_DEVEL:XXXX" csa 51: (Per <radar://problem/7540522> K86/K87: Production Debug Components) Changed J5100 BOMOPTION from LPCPLUS to LPCPLUS_CON to unstuff connector at DVT</div> <div>2010-01-15: 2.3.0 csa 74: Per <radar://7525313 > K86 CPU loadline, OCP update Keeping K86 and K87 pos identical for CSA 74, modifying BOM table for IMVP 1 phase on K87's schematic to reflect changes for K86. IMVP6:1PHASE BOM Table: R7417 changed to 87K (APN 11450305) R7416 added to BOM Table, 16.9K (APN 11450336) Added IMVP6:2PHASE BOM option to R7416 for K87's 13.7K csa 74, csa 79: Per <radar://7542674 > K86/K87 Text note change Cleaned up text notes for lphase, 2phase, and edp #s per radar request.</div> <div>2010-01-18: 2.4.0 csa 4: Per <radar://problem/7549122> K86/K87: Switch to new BOM group structure Reverted back to SMC BOM, no longer PROD BOM (i.e. Reverted much of 2.2.0 changes) Changed BOM group structure to match that in the radar (see PDF attached to radar) Net change was to move LPCPLUS to the 639 (from the 085) Switching from Engineering to Production BOM should only require changing PROJECT_PHASE:DEV to PROJECT_PHASE:PROD Per <radar://problem/7544628> K86/K87: Update MCP83 description on csa 4 Changed Description for 33783876 to "IC,MCP83M-A02,31X31MM,BGAL168" csa 23: Per <radar://problem/7544657> K86/K87: Fix schematic symbol for Q2355, Q2356 *** Started syncing with K6 Syncing with K6 to pick up new symbols for Q2355 and Q2356 Should switch syncing back to T27 once it is updated there csa 37: Per <radar://problem/7548726> K86/K87 Ethernet series R's need to be 0 ohmed Changed R3790-R3795 to 116S0004 (0-ohm, 0402) from 22-ohm</div>				D	C	B	A
8	7	6	5	4	3	2	1

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8561	D
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	5 OF 109
I IT NOT TO REPRODUCE OR COPY IT		SHEET	5 OF 76
I IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I IT ALL RIGHTS RESERVED			

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8561	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	C.0.0		
	BRANCH		
	PAGE		
	5 OF 109		
	SHEET		
	5 OF 76		

Revision History NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

D

D

C


C

B

B


A

A


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		SIZE	
Revision History			
 Apple Inc.		DRAWING NUMBER	D
		051-8561	
		REVISION	
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 109	
I NOT TO REPRODUCE OR COPY IT			
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
I ALL RIGHTS RESERVED		6 OF 76	


	8	7	6	5	4	3	2	1	
	Functional Test Points								
	<div> <div>FAN CONNECTORS FUNC_TEST</div> <div> <div> <div>PP5V_S0</div> <div>TRUE</div> <div>7 8 62</div> </div> <div> <div>FAN_RT_PWM</div> <div>TRUE</div> <div>42</div> </div> <div> <div>FAN_RT_TACH</div> <div>TRUE</div> <div>42</div> </div> </div> <div>(NEED TO ADD 1 GND TP)</div> </div>								
	<div> <div>MIC FUNC_TEST</div> <div> <div>BI_MIC_N</div> <div>TRUE</div> <div>52 53 75</div> </div> <div> <div>BI_MIC_P</div> <div>TRUE</div> <div>52 53 75</div> </div> <div> <div>BI_MIC_SHIELD</div> <div>TRUE</div> <div>52 53</div> </div> </div>								
	<div> <div>SPEAKER FUNC_TEST</div> <div> <div>SPKRAMP_L_N_OUT</div> <div>TRUE</div> <div>51 52</div> </div> <div> <div>SPKRAMP_L_P_OUT</div> <div>TRUE</div> <div>51 52</div> </div> <div> <div>SPKRAMP_R_N_OUT</div> <div>TRUE</div> <div>51 52</div> </div> <div> <div>SPKRAMP_R_P_OUT</div> <div>TRUE</div> <div>51 52</div> </div> <div> <div>SPKRAMP_SUB_N_OUT</div> <div>TRUE</div> <div>51 52</div> </div> <div> <div>SPKRAMP_SUB_P_OUT</div> <div>TRUE</div> <div>51 52</div> </div> </div>								
	<div> <div>LVDS FUNC_TEST</div> <div> <div>PP3V3_S0_LCD_DDC_F</div> <div>TRUE</div> <div>64</div> </div> <div> <div>PP3V3_SW_LCD_PANEL_F</div> <div>TRUE</div> <div>7 (NEED 2 TP)</div> </div> <div> <div>PPVOUT_S0_LCDBKLT</div> <div>TRUE</div> <div>7 46 64 67 (NEED 2 TP)</div> </div> <div> <div>LVDS_IG_DDC_CLK</div> <div>TRUE</div> <div>9 64</div> </div> <div> <div>LVDS_IG_DDC_DATA</div> <div>TRUE</div> <div>9 64</div> </div> <div> <div>LVDS_IG_A_DATA_N<0></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_DATA_P<0></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_DATA_N<1></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_DATA_P<1></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_DATA_N<2></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_DATA_P<2></div> <div>TRUE</div> <div>9 64 71</div> </div> <div> <div>LVDS_IG_A_CLK_F_N</div> <div>TRUE</div> <div>64 75</div> </div> <div> <div>LVDS_IG_A_CLK_F_P</div> <div>TRUE</div> <div>64 75</div> </div> <div> <div>LED_RETURN_1</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>LED_RETURN_2</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>LED_RETURN_3</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>LED_RETURN_4</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>LED_RETURN_5</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>LED_RETURN_6</div> <div>TRUE</div> <div>64 67</div> </div> <div> <div>PP5V_S3_CAMERA_F</div> <div>TRUE</div> <div>7 64</div> </div> <div> <div>USB_CAMERA_CONN_P</div> <div>TRUE</div> <div>64 75</div> </div> <div> <div>USB_CAMERA_CONN_N</div> <div>TRUE</div> <div>64 75</div> </div> </div> <div>(NEED TO ADD 5 GND TP)</div>								
	<div> <div>SATA ODD CONN FUNC_TEST</div> <div> <div>PP5V_SW_ODD</div> <div>TRUE</div> <div>7 33 46 (NEED 4 TP)</div> </div> <div> <div>SMC_ODD_DETECT</div> <div>TRUE</div> <div>33 35</div> </div> <div> <div>SATA_ODD_D2R_C_P</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_ODD_D2R_C_N</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_ODD_R2D_P</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_ODD_R2D_N</div> <div>TRUE</div> <div>33 71</div> </div> </div> <div>(NEED TO ADD 4 GND TP)</div>								
	<div> <div>SATA HDD/SIL FUNC_TEST</div> <div> <div>PP5V_S0_HDD_FLT</div> <div>TRUE</div> <div>7 33 (NEED 4 TP)</div> </div> <div> <div>SATA_HDD_R2D_P</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_HDD_R2D_N</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_HDD_D2R_C_P</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SATA_HDD_D2R_C_N</div> <div>TRUE</div> <div>33 71</div> </div> <div> <div>SYS_LED_ANODE_R</div> <div>TRUE</div> <div>33</div> </div> </div> <div>(NEED TO ADD 4 GND TP)</div>								
	<div> <div>BATT POWER CONN FUNC_TEST</div> <div> <div>PPVBAT_G3H_CONN</div> <div>TRUE</div> <div>54 55 (NEED 3 TP)</div> </div> <div> <div>SMBUS_SMC_BSA_SCL</div> <div>TRUE</div> <div>38 74</div> </div> <div> <div>SMBUS_SMC_BSA_SDA</div> <div>TRUE</div> <div>38 74</div> </div> <div> <div>SYS_DETECT_L</div> <div>TRUE</div> <div>54</div> </div> </div> <div>(NEED TO ADD 3 GND TP)</div>								
	<div> <div>HALL EFFECT CONNECTOR FUNC_TEST</div> <div> <div>PP3V42_G3H</div> <div>TRUE</div> <div>7 8 (NEED 2 TP)</div> </div> <div> <div>SMC_LID_R</div> <div>TRUE</div> <div>54</div> </div> </div> <div>(NEED TO ADD 3 GND TP)</div>								
	<div> <div>DC POWER CONN FUNC_TEST</div> <div> <div>PP18V5_DCIN_FUSE</div> <div>TRUE</div> <div>54 (NEED 2 TP)</div> </div> <div> <div>ADAPTER_SENSE</div> <div>TRUE</div> <div>54 (NEED TO ADD 2 GND TP)</div> </div> </div>								
	<div> <div>X16 WIRELESS CONN FUNC_TEST</div> <div> <div>PP3V3_S3_BT_F</div> <div>TRUE</div> <div>30</div> </div> <div> <div>CONN_PCIE_MINI_D2R_P</div> <div>TRUE</div> <div>9 30 75</div> </div> <div> <div>CONN_PCIE_MINI_D2R_N</div> <div>TRUE</div> <div>9 30 75</div> </div> <div> <div>CONN_PCIE_MINI_R2D_P</div> <div>TRUE</div> <div>9 30 75</div> </div> <div> <div>CONN_PCIE_MINI_R2D_N</div> <div>TRUE</div> <div>9 30 75</div> </div> <div> <div>PCIE_CLK100M_MINI_CONN_P</div> <div>TRUE</div> <div>30 75</div> </div> <div> <div>PCIE_CLK100M_MINI_CONN_N</div> <div>TRUE</div> <div>30 75</div> </div> <div> <div>PP3V3_WLAN</div> <div>TRUE</div> <div>7 30 (NEED 4 TP)</div> </div> <div> <div>PCIE_WAKE_L</div> <div>TRUE</div> <div>16 30</div> </div> <div> <div>CONN_USB2_BT_P</div> <div>TRUE</div> <div>30 75</div> </div> <div> <div>CONN_USB2_BT_N</div> <div>TRUE</div> <div>30 75</div> </div> <div> <div>AP_CLKREQ_Q_L</div> <div>TRUE</div> <div>30</div> </div> <div> <div>AP_RESET_CONN_L</div> <div>TRUE</div> <div>30</div> </div> </div> <div>(NEED TO ADD 4 GND TP)</div>								
	<div> <div>IPD_FLEX_CONN FUNC_TEST</div> <div> <div>PP3V3_S3</div> <div>TRUE</div> <div>7 8</div> </div> <div> <div>PP18V5_S3</div> <div>TRUE</div> <div>7 44</div> </div> <div> <div>Z2_CS_L</div> <div>TRUE</div> <div>43 44</div> </div> <div> <div>Z2_DEBUG3</div> <div>TRUE</div> <div>43 44</div> </div> <div> <div>Z2_MOSI</div></div></div>								

	8	7	6	5	4	3	2	1	
	Functional Test Points								
	FAN CONNECTORS FUNC_TEST								
	7860	TRUE	PP5V_S0	7	8	62			
	7861	TRUE	FAN_RT_PWM	42					
	7862	TRUE	FAN_RT_TACH	42					
	(NEED TO ADD 1 GND TP)								
	MIC FUNC_TEST								
	7863	TRUE	BI_MIC_N	52	53	75			
	7864	TRUE	BI_MIC_P	52	53	75			
	7865	TRUE	BI_MIC_SHIELD	52	53				
	SPEAKER FUNC_TEST								
	7866	TRUE	SPKRAMP_L_N_OUT	51	52				
	7867	TRUE	SPKRAMP_L_P_OUT	51	52				
	7868	TRUE	SPKRAMP_R_N_OUT	51	52				
	7869	TRUE	SPKRAMP_R_P_OUT	51	52				
	7870	TRUE	SPKRAMP_SUB_N_OUT	51	52				
	7871	TRUE	SPKRAMP_SUB_P_OUT	51	52				
	LVDS FUNC_TEST								
	7872	TRUE	PP3V3_S0_LCD_DDC_F	64					
	7873	TRUE	PP3V3_SW_LCD_PANEL_F	7	(NEED 2 TP)				
	7874	TRUE	PPVOUT_S0_LCDBKLT	7	46	64	67	(NEED 2 TP)	
	7875	TRUE	LVDS_IG_DDC_CLK	9	64				
	7876	TRUE	LVDS_IG_DDC_DATA	9	64				
	7877	TRUE	LVDS_IG_A_DATA_N<0>	9	64	71			
	7878	TRUE	LVDS_IG_A_DATA_P<0>	9	64	71			
	7879	TRUE	LVDS_IG_A_DATA_N<1>	9	64	71			
	7880	TRUE	LVDS_IG_A_DATA_P<1>	9	64	71			
	7881	TRUE	LVDS_IG_A_DATA_N<2>	9	64	71			
	7882	TRUE	LVDS_IG_A_DATA_P<2>	9	64	71			
	7883	TRUE	LVDS_IG_A_CLK_F_N	64	75				
	7884	TRUE	LVDS_IG_A_CLK_F_P	64	75				
	7885	TRUE	LED_RETURN_1	64	67				
	7886	TRUE	LED_RETURN_2	64	67				
	7887	TRUE	LED_RETURN_3	64	67				
	7888	TRUE	LED_RETURN_4	64	67				
	7889	TRUE	LED_RETURN_5	64	67				
	7890	TRUE	LED_RETURN_6	64	67				
	7891	TRUE	PP5V_S3_CAMERA_F	7	64				
	7892	TRUE	USB_CAMERA_CONN_P	64	75				
	7893	TRUE	USB_CAMERA_CONN_N	64	75				
	(NEED TO ADD 5 GND TP)								
	SATA ODD CONN FUNC_TEST								
	7894	TRUE	PP5V_SW_ODD	7	33	46	(NEED 4 TP)		
	7895	TRUE	SMC_ODD_DETECT	33	35				
	7896	TRUE	SATA_ODD_D2R_C_P	33	71				
	7897	TRUE	SATA_ODD_D2R_C_N	33	71				
	7898	TRUE	SATA_ODD_R2D_P	33	71				
	7899	TRUE	SATA_ODD_R2D_N	33	71				
	(NEED TO ADD 4 GND TP)								
	SATA HDD/SIL FUNC_TEST								
	7900	TRUE	PP5V_S0_HDD_FLT	7	33	(NEED 4 TP)			
	7901	TRUE	SATA_HDD_R2D_P	33	71				
	7902	TRUE	SATA_HDD_R2D_N	33	71				
	7903	TRUE	SATA_HDD_D2R_C_P	33	71				
	7904	TRUE	SATA_HDD_D2R_C_N	33	71				
	7905	TRUE	SYS_LED_ANODE_R	33					



PAGE TITLE		PAGE	
DRAWING NUMBER		SIZE	
051-8561		D	
REVISION		BRANCH	
C.0.0		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		8 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		8 OF 76	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Current numbers from Merom for Santa Rosa EMTS, doc #20905.

SYNC MASTER=T27 MLB

SYNC DATE=02/16/2010

CPU Power & Ground



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8561

SIZE

D

REVISION

C.0.0


BRANCH

PAGE

11 OF 109

SHEET

11 OF 76



D

C

B

A

D

C


B

A


Mini-XDP Connector


NOTE: This is not the standard XDP pinout.
USE WITH 920-0782 ADAPTER FLEX TO SUPPORT CPU, MCP DEBUGGING.

MCP89-SPECIFIC PINOUT



Direction of XDP module
Please avoid any obstructions
ON ODD-NUMBERED SIDE OF J1300






SYNC MASTER=T27_MLB

SYNC DATE=02/16/2010

MCP Memory Interface



Apple Inc.

DRAWING NUMBER

051-8561

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED


PAGE


15 OF 109


SHEET

15 OF 76

Current numbers from MCP89 A01 Bring-Up Support document (MCP89_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.









NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.

HDA Output Caps


For EMI Reduction on HDA interface



GPIO Pull-Ups/Downs



Platform-Specific Connections



NOTE: MCP SLP_S5# signal has the behavior of Intel's SLP_S4# signal.

BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

BIOS Boot Select

I/F	LPC_FRAME#
LPC	0
SPI	1

NOTE: MCP89 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.


SPI Frequency Select


Frequency	SPI_DO	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
42.7 MHz	1	0
62.5 MHz	1	1


NOTE: 42 & 62 Mhz use FAST_READ command. Straps not provided on this page.


NOTE: MCP89 A01 has strong (~10K) pull-downs on these pins.


MCP_SPKR:
0 = USER mode (Normal boot mode)
1 = SAFE mode (For ROMSIP recovery)
Connects to SMC for automatic recovery.


SYNC MASTER=T27 MLB		SYNC DATE=02/16/2010	
PAGE TITLE			
MCP HDA, LPC & MISC			
 Apple Inc.		DRAWING NUMBER	051-8561
		DRAWING SHEET	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	19 OF 109
		SHEET	19 OF 76














Current numbers from MCP89 A01 Bring-Up Support document (MCP80_TDP_EDP_Bringup_Targets_Apple.pdf, dated August 5, 2009). K6/K69 EDP currents used.


SYNC MASTER=T27_MLB		SYNC DATE=02/16/2010	
PAGE TITLE			
MCP Graphics Support		Support	
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	26 OF 109
		SHEET	24 OF 76



RTC Crystal




MCP 25MHz Crystal




Platform Reset Connections


LPC Reset (Unbuffered)




PCIE Reset (Unbuffered)



MCP S0 PWRGD & CPU_VLD



System Reset Circuit



DO NOT SYNC WITH T27. REMOVED PCIE RESET SIGNALS +CAESAR XTAL

PAGE TITLE		PAGE NUMBER	
SB Misc		051-8561	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		28 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 76	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_A
- =PPDDRVTT_S0_MEM_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

NOTE: J3100 is OMITted on this page.

Proper APN(s) required elsewhere.

DDR3 Plane Stitching Caps (Space evenly across plane split)

"Factory" (top) slot

D

D

C


C


B

B

A

A



SYNC MASTER=T27 MLB		SYNC DATE=02/16/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	29 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPLVDDR_S3_MEM_B
- =PPDDRVTT_S0_MEM_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:


(NONE)

NOTE: J3100 is OMITted on this page.


Proper APN(s) required elsewhere.

DDR3 Plane Stitching Caps (Space evenly across plane split)



SYNC MASTER=T27_MLB		SYNC DATE=02/16/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	31 OF 109
		SHEET	27 OF 76

<



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN:YES - Stuffs VREF Margining Circuitry.
VREFMRGN:NO - Bypasses VREF Margining Circuitry.

Required zero ohm resistors when no VREF margining circuitry stuffed


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3321,R3323	CRITICAL	VREFMRGN:NO
116S0004	2	RES,MTL FILM,0,5%,0402,SM,LF	R3331,R3333	CRITICAL	VREFMRGN:NO

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	CPU GTLREF (FSB)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	7
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	0.7V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.998V - 1.002V (+/- 498mV)	0.200V - 1.050V (+/- 500mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 1.501V (0x00 - 0x74)	0.000V - 1.191V (0x00 - 0x5C)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+33uA - -33uA (- = sourced)	+750uA - -528uA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	9.24mV / step @ output

SYNC MASTER=T27 MLB

SYNC DATE=02/16/2010

PAGE TITLE		
FSB/DDR3 Vref Margining		
Apple Inc.	DRAWING NUMBER	051-8561
	REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		33 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		29 OF 76
IV ALL RIGHTS RESERVED		




AIRPORT

BLUETOOTH

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	0.727 A (EDP)


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
101S0245	1	RES,00HM,5%,1/4W,MF-LF,1206	R3452		SENS_R:PROD

PAGE TITLE		SYNC DATE=MASTER	
X16 WIRELESS CONNECTOR		DRAWING NUMBER	
Apple Inc.		051-8561	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		C.0.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		34 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		30 OF 76	



RTL8211 25MHz Clock

NOTE: MCP89 CAN PROVIDE 25MHZ CLOCK, BUT CLOCK RUNS WHENEVER RMGT RAILS ARE POWERED.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.




Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)


DO NOT SYNC, EXTERNAL 1.05V REGULATOR OPTION


Ethernet PHY (RTL8211CL)		PAGE TITLE	
SYNC MASTER=MASTER		SYNC DATE=MASTER	
		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 109
		SHEET	31 OF 76

- COPY THIS PAGE FROM K36 CSA.39



DO NOT SYNC FROM K6, WITH K84'S CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=MASTER	
ETHERNET CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	39 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	32 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A

D

C



B

A


POR IS METAL USB CONNECTOR PARTS

Port Power Switch

USB PORT A (FRONT PORT)





USB/SMC Debug Mux



USB PORT B (BACK PORT)

DO NOT SYNC WITH K84. UPDATED PLACE NEAR NOTES
UPDATED SMC_DEBUG BOMOPTION, STUFFED C4690

SYNC MASTER=(K84_MLB)		SYNC DATE=(10/03/2009)	
PAGE TITLE			
External USB Connectors			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISED BY	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	46 OF 109
		SHEET	34 OF 76




D




B



A



35 SMC_RSTGATE_L — TP_SMC_R
— MAKE_BASE=TP




D





B





35	SMC BS ALRT L	R5076	100K	1	2	5%	1/16W	MF-LF	402
62 35 19	SMC ADAPTER EN	R5085	10K	1	2	5%	1/16W	MF-LF	402
35	SMC CASE OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	402
62 35 19 7	PM SLP S4 L	R5090	100K	1	2	5%	1/16W	MF-LF	402

SYMC MASTER=(T27 MLB)		SYMC DATE=(10/27/2009)	
PAGE TITLE			
SMC Support			
	Apple Inc.		DRAWING NUMBER 051-8561
			SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I'LL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		50 OF 109	
		SHEET 36 OF 76	












CPU PROXIMITY/HDD FLEX AREA/FINSTACK THERMAL SENSOR




MCP DIE/CPU DIE/MCP PROXIMITY THERMAL SENSOR




SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Thermal Sensors		DRAWING NUMBER	
 Apple Inc.		051-8561	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		55 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		41 OF 76	

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



PLACE THESE COMPONENTS CLOSE TO J5800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA 80UA	2.55 KOHM	0.0255 V 0.204 V	0.255E-6 W 16.32E-6 W
3V3 LDO	VDD VOUT	60MA (MAX) 60MA (MAX)	10 OHM 0.2 OHM	0.6 V 0.012 V	36E-3 W 0.72E-3 W
PSOC	VDD	8MA (TYP) 14MA (MAX)	1.5 OHM	0.012 V 0.021 V	96E-6 W 294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


```

43 8  =PP3V3 S3 TPAD
43 8  =PP3V42 G3H TPAD
43 7  WS KBD1
43 7  WS KBD2
43 7  WS KBD3
43 7  WS KBD4
43 7  WS KBD5
43 7  WS KBD6
43 7  WS KBD7
43 7  WS KBD8
43 7  WS KBD9
43 7  WS KBD10
43 7  WS KBD11
43 7  WS KBD12
43 7  WS KBD13
43 7  WS KBD14
7  WS KBD15 CAP
7  WS KBD16 NUM
43 7  WS KBD17
43 7  WS KBD18
43 7  WS KBD19
43 7  WS KBD20
43 7  WS KBD21
43 7  WS KBD22
43 7  WS KBD23
7  WS KBD ONOFF L
43 7  WS LEFT SHIFT KBD
43 7  WS LEFT OPTION KBD
43 7  WS CONTROL KBD


```


Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.




SYNCH MASTER-T27 MLB		SYNCH DATE=02/16/2010	
PAGE TITLE			
WELLSPRING		1	
 Apple Inc.		DRAWING NUMBER	051-8561
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
		PAGE	57 OF 109
		SHEET	43 OF 76

```
BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED
```






Analog SMS





Desired orientation when
placed on board top-side:




Circle indicates pin 1 location when placed
in correct orientation


DO NOT SYNC WITH K84. REMOVED NO STUFF ON C5923,C5924,C5925. ADDED PLACE NEARS

SYNCH MASTER=MASTER		SYNCH DATE=MASTER	
PAGE TITLE			
SMS			
	Apple Inc.		DRAWING NUMBER 051-8561
			SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I V ALL RIGHTS RESERVED		59 OF 109	
		SHEET 45 OF 76	





MCP89 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
25.0 MHz	0	0
31.2 MHz	0	1
41.7 MHz	1	0
62.5 MHz	1	1
NOTE: 42 & 62 MHz use FAST_READ command.		





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D





CS4206 HP OUTPUT ZOBEL NETWORK



MAX9724 GAIN/FILTER COMPONENTS

AV_PB = -1V/V, FC_LPF = 35.2KHZ




SYNC MASTER=AUDIO		SYNC DATE=02/16/2010	
PAGE TITLE			
AUDIO: HEADPHONE FILTER			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-8561		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		C.0.0
	BRANCH		
	PAGE		65 OF 109
	SHEET		50 OF 76

SATELLITE 796Hz < HPF FC < 936Hz
SUB 80 Hz < HPF FC < 94 Hz
GAIN 6DB (2V/V)
SPRK AMP. INPUT REFERRED CLIP POINT = ~-6dBFS

ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP


APN: 353S2621



ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM

51 8 =PP5V_S3_AUDIO_AMP


APN: 353S2621




APN: 353S2621

51 8 =PP5V_S3_AUDIO_AMP

ALIAS OF PP5V_S3_REG, MIN_LINE_WIDTH=0.60MM, MIN_NECK_WIDTH=0.20MM



PAGE: 1/1416 SYNC MASTER=AUDIO SYNC DATE=02/16/2010

AUDIO0: SPEAKER AMP		
 Apple Inc.	DRAWING NUMBER	051-8561
	REVISION	C.0.0
	BRANCH	
	PAGE	66 OF 109
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 51 OF 76

D

C

B

A

D

C

B

A

87654321


CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	GPIO_0 AND GPIO_1	0X09 (A)
LINE IN	0X05 (5)	0X05 (5)	0X0C (12)	GPIO_0 AND GPIO_1	0X09 (A) AND UI ELEMENT
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0D (B)


CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF/ENABLE	DET ASSIGNMENT
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MCP79 GPIO_38	MCP79 GPIO_17 (PERIPH_DETECT) MCP79 GPIO_4 (LOAD_DETECT)


PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)



PORT B LEFT (HEADSET MIC)
HP=80HZ, LP=8.82KHZ



PORT B RIGHT (BUILT-IN MIC)



SYNC MASTER=AUDIO

SYNC DATE=02/16/2010

AUDIO: JACK TRANSLATORS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8561

REVISION

C.0.0

BRANCH


PAGE

68 OF 109

SHEET

53 OF 76

87654321



MagSafe DC Power Jack


3.425V "G3Hot" Supply

HALL EFFECT ASSEMBLY


BATTERY CONNECTOR

PAGE TITLE		PAGE TITLE	
DC-In & Battery Connectors		DC-In & Battery Connectors	
Apple Inc.		DRAWING NUMBER	051-8561
NOTICE OF PROPRIETARY PROPERTY:		REVISION	C.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	69 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 76
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DO NOT SYNC WITH K84. R6900,C6960,SIGNAL NAMES CHANGED. HALL EFFECT CONNECTOR CHANGED.




K6 NOTES: L7030 CHANGED BACK TO K24 IND DUE TO LAYOUT
K87 NOTES: R7050 APN 10750075

SYNC MASTER=(K6 MLB)		SYNC DATE=(11/06/2009)	
PAGE TITLE			
PBus Supply & Battery Charger			
 Apple Inc.	DRAWING NUMBER	051-8561	SIZE D
	REVISION	C.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 70 OF 109	
		SHEET 55 OF 76	

5V_S3 / 3.3V_S5 POWER SUPPLY

$$V_{OUT} = (2 * R_A / R_B) + 2$$

$$V_{OUT} = (2 * R_C / R_D) + 2$$



MAX CURRENT = 13.3A
PWM FREQ. = 300 KHZ

PWM FREQ. = 375 KHZ
MAX CURRENT = 9.1A

NOTE: DONT SYNC THIS PAGE FROM T27

PAGE TITLE		PAGE NUMBER	
5V/3.3V SUPPLY		051-8561	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		72 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		56 OF 76	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D




B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

IMVP6 CPU VCORE REGULATOR



IMVP6:1PHASE BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0307	1	RES,MTL FILM,1/16W,8.25K,1,0402,SMD,LF	R7417		IMVP6:1PHASE
114S0336	1	RES,MTL FILM,1/16W,16.9K,1,0402,SMD,LF	R7416		IMVP6:1PHASE
132S0080	1	CAP,CER,220P,20,6.3V,XSR,0402	C7428		IMVP6:1PHASE
114S0236	1	RES,MTL FILM,1/16W,1.58K,1,0402,SMD,LF	R7409		IMVP6:1PHASE
114S0160	1	RES,MTL FILM,1/16W,255 OHM,1,0402,SMD,LF	R7411		IMVP6:1PHASE
132S4720	1	CAP CER 470PF,+-10%,50V,0402,SMD	C7406		IMVP6:1PHASE
114S0410	1	RES,MTL FILM,1/16W,97.6K,1,0402,SMD,LF	R7414		IMVP6:1PHASE
132S0045	1	CAP,CER,1000PF,50V,10%,XTR,0402,SMD	C7414		IMVP6:1PHASE
131S1027	1	CAP,CER,1000PF,50V,10%,CC0402	C7413		IMVP6:1PHASE

				MIN_LINE_WIDTH	MIN_NECK_WIDTH
58	IMVP6_VDIFF			0.25 MM	0.20 MM
58	IMVP6_FB2			0.25 MM	0.20 MM
58	IMVP6_FB			0.25 MM	0.20 MM
58	IMVP6_COMP			0.25 MM	0.20 MM
58	IMVP6_VW			0.25 MM	0.25 MM
69	IMVP6_VSEN_P			0.25 MM	0.25 MM
69	IMVP6_VSEN_N			0.25 MM	0.25 MM

				MIN_LINE_WIDTH	MIN_NECK_WIDTH
58	IMVP6_PHASE1			1.5 MM	0.25 MM
58	IMVP6_BOOT1			0.25 MM	0.25 MM
58	IMVP6_UGATE1			1.5 MM	0.25 MM
58	IMVP6_LGATE1			1.5 MM	0.25 MM
58	IMVP6_I5EN1			0.25 MM	0.25 MM

				MIN_LINE_WIDTH	MIN_NECK_WIDTH
58	IMVP6_PHASE2			1.5 MM	0.25 MM
58	IMVP6_BOOT2			0.25 MM	0.25 MM
58	IMVP6_UGATE2			0.25 MM	0.25 MM
58	IMVP6_LGATE2			0.25 MM	0.25 MM
58	IMVP6_I5EN2			0.25 MM	0.25 MM

SYNC MASTER=(K84 MLB) SYNC DATE=(11/18/2009)


IMVP6 CPU VCore Regulator

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	051-8561	SIZE	D
REVISION	C.0.0	BRANCH	
PAGE	74 OF 109	SHEET	58 OF 76

CPUVTT POWER SUPPLY



PAGE TITLE		PAGE NUMBER	
CPU VTT(1.05V) SUPPLY		051-8561	
Apple Inc.		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		76 OF 109	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		60 OF 76	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


D

C


B

A


1.05V ENET Switcher




1.8V S0 Switcher




1.05V S0 MCP PLL LDO




MCP 0.9V S5 (AUXC) Switcher



K6 NOTES : C7710 AND C7750 HAS BYPASS PROPERTY, SHOULD BE ADDED INCASE THIS PAGE IS SYNC'ED FROM T27

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	
 Apple Inc.	051-8561		SIZE D
	REVISION		
		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		61 OF 76	
IV ALL RIGHTS RESERVED			


S5 Rail Enables & PGOOD




Power Control Signals

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

ISL6259 Frequency Select




S3 Rail Enables



WLAN Enable Generation


```
"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
```

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




S0 Rail PGOOD Circuitry


S0 Rail PGOOD (ISL Version)




ENET Rail Enables



S0 Rail PGOOD (BJT Version)



S0 Rail Enables




VTT Rail Enable

VTT rail must ramp up in about the same time as MEMVDD rail (Q2300).

Unused PGOOD signal





3.3V S3 FET

1.5V S0 FET

3.3V S0 FET

3.3V ENET FET

0.9V ENET FET

5.0V S0 FET

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.811 A (EDP)

MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.795 A (EDP)

MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.240 A (EDP)


MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.240 A (EDP)


MOBILE:
Recommend aliasing PM_SLP_RMGT_L and
=P3V3ENET_EN. Nets separated on
ARB for alternate power options.


MOSFET	SI2312BDS
Type	N-Channel
Rds(on)	37 mOhm @2.5V
ID(max)	3.25 A @85C
Loading	0.140 A (EDP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
POWER FETS			
Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	79 OF 109
		SHEET	63 OF 76


DO NOT SYNC FROM K84. ADDED ENET CIRCUITS, REMOVED 1V05 ENET CIRCUIT







DO NOT SYNC. K6 PAGE WITH K84 CONNECTOR

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DisplayPort Connector			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 109
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	66 OF 76
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C

B

A

8 7 6 5 4 3 2 1



13.3 Inch, K84 Panel (9 LEDs per string)
TARGET: ISET = 20mA, OVP = 35V
ACTUAL: ISET = 19.9mA, OVP = 35.2V

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9717,R9718,R9719		BKLT:ENG
103S0198	3	RES,THIN FLIM,1/16W,10.2 OHM,0.1,0402,SM	R9720,R9721,R9722		BKLT:ENG
101S0075	1	RES,MF,0 OHM,5%,1/8W,SMD,LF,0805	R9700		SENS_R:PROD

10.2 ohm resistors for current measurement on LED strings.

DO NOT SYNC FROM K84. L9710 CHANGED TO K6/K69

8 7 6 5 4 3 2 1

SYNC MASTER=MASTER

SYNC DATE=MASTER

LCD Backlight Driver (MC34845)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8561

REVISION

C.0.0

BRANCH

PAGE

97 OF 109

SHEET

67 OF 76

SIZE

D

D

C

B



A

D

C

B

A



D

B

A

D

C

B

 Δ

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_20OTHER	*	25 MIL	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_20OTHER
MEM_CTRL	*	*	MEM_20OTHER
MEM_CMD	*	*	MEM_20OTHER
MEM_DATA	*	*	MEM_20OTHER
MEM_DQS	*	*	MEM_20OTHER

Need to support MEM_*-style wildcards!

DDR3:

DQ signals should be matched within 5 ps of associated DQS pair.

DQS intra-pair matching should be within 1 ps, inter-pair matching shoulw be within 360 ps

No DQS to clock matching requirement.

CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.

CMD/CTRL signals should be matched within 150 ps.

All memory signals maximum length is 1.030 ps.

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.3

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

B MCP MEM COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MEM_COMP	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_MEM_COMP	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK P<5..0>	15 26
MEM_A_CLK	MEM_70D	MEM_CLK	MEM A CLK N<5..0>	15 26
MEM_A_CKE	MEM_40S	MEM_CTRL	MEM A CKE<3..0>	15 21 26
MEM_A_CNTRL	MEM_40S	MEM_CTRL	MEM A CS L<3..0>	15 26
MEM_A_CNTRL	MEM_40S	MEM_CTRL	MEM A ODT<3..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	15 26
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	15 26
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 28
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 28
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 28
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 28
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 28
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 28
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 28
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 28
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 28
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 28
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 28
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 28
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 28
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 28
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 28
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 28
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 28
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK P<5..0>	15 27
MEM_B_CLK	MEM_70D	MEM_CLK	MEM B CLK N<5..0>	15 27
MEM_B_CKE	MEM_40S	MEM_CTRL	MEM B CKE<3..0>	15 21 27
MEM_B_CNTRL	MEM_40S	MEM_CTRL	MEM B CS L<3..0>	15 27
MEM_B_CNTRL	MEM_40S	MEM_CTRL	MEM B ODT<3..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	15 27
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	15 27
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DOS N<3>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	15
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	15

8

7

6

5

4

3

2

1

Apple Inc.

051-8561

C.0.0

101 OF 109

70 OF 76

Memory Constraints

051-8561

C.0.0

101 OF 109

70 OF 76

8

7

6

5

4

3

2

1

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
CLK_PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.3

NEED PCIe Gen1/Gen2 notes!

Analog Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CRT	*	20 MIL	?
CRT_2CRT	*	15 MIL	?
CRT_2CLK	*	50 MIL	?
CRT_2SWITCHER	*	250 MIL	?
CRT_SYNC	*	=4x_DIELECTRIC	?
MCP_DAC_COMP	*	=2x_DIELECTRIC	?

CRT signal single-ended impedance varies by location:

- 37.5-ohm from MCP to first termination resistor.
- 50-ohm from first to second termination resistor.
- 75-ohm from output of three-pole filter to connector (if possible).

R/G/B signals should be matched as close as possible and < 10 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.1.

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	TOP,BOTTOM	=4x_DIELECTRIC	?
LVDS	TOP,BOTTOM	=4x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be matched within 100 mils.
NOTE: NV DG recommends 90 ohm differential for LVDS, but cable/display assume 100 ohm.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 100 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max trace length: LVDS 10 inches, DP 8.5 inches.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.4.2

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=3x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SATA intra-pair matching should be 1 ps.
Max trace length: 12 inches for SATA Gen1/Gen2, TBD for SATA Gen3.
SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.6

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE_90D	PCIE	PEG R2D P<15..0>
	PCIE_90D	PCIE	PEG R2D N<15..0>
PEG_R2D	PCIE_90D	PCIE	PEG R2D C P<15..0>
	PCIE_90D	PCIE	PEG R2D C N<15..0>
PEG_D2R	PCIE_90D	PCIE	PEG D2R P<15..0>
	PCIE_90D	PCIE	PEG D2R N<15..0>
	PCIE_90D	PCIE	PEG D2R C P<15..0>
	PCIE_90D	PCIE	PEG D2R C N<15..0>
	PCIE_90D	PCIE	PCIE AP R2D P
	PCIE_90D	PCIE	PCIE AP R2D N
PCIE_AP_R2D	PCIE_90D	PCIE	PCIE AP R2D C P
	PCIE_90D	PCIE	PCIE AP R2D C N
PCIE_AP_D2R	PCIE_90D	PCIE	PCIE AP D2R P
	PCIE_90D	PCIE	PCIE AP D2R N
	PCIE_90D	PCIE	PCIE ENET R2D P
	PCIE_90D	PCIE	PCIE ENET R2D N
PCIE_ENET_R2D	PCIE_90D	PCIE	PCIE ENET R2D C P
	PCIE_90D	PCIE	PCIE ENET R2D C N
PCIE_ENET_D2R	PCIE_90D	PCIE	PCIE ENET D2R P
	PCIE_90D	PCIE	PCIE ENET D2R N
	PCIE_90D	PCIE	PCIE ENET D2R C P
	PCIE_90D	PCIE	PCIE ENET D2R C N
	PCIE_90D	PCIE	PCIE FW R2D P
	PCIE_90D	PCIE	PCIE FW R2D N
PCIE_FW_R2D	PCIE_90D	PCIE	PCIE FW R2D C P
	PCIE_90D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_90D	PCIE	PCIE FW D2R P
	PCIE_90D	PCIE	PCIE FW D2R N
	PCIE_90D	PCIE	PCIE FW D2R C P
	PCIE_90D	PCIE	PCIE FW D2R C N
MCP_PE0_BECLK	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M P
	CLK_PCIE_100D	CLK_PCIE	PEG CLK100M N
MCP_PE1_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M AP N
MCP_PE2_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M ENET N
MCP_PE3_BECLK	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW P
	CLK_PCIE_100D	CLK_PCIE	PCIE CLK100M FW N
MCP_PEX_CLK_COMP	MCP_PEX_COMP	MCP_PEX_COMP	MCP_PEX0_TERM
CRT_RED	CRT_50S	CRT	CRT IG R C PR
CRT_GREEN	CRT_50S	CRT	CRT IG G Y Y
CRT_BLUE	CRT_50S	CRT	CRT IG B COMP PB
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG HSYNC
CRT_SYNC	CRT_50S	CRT_SYNC	CRT IG VSYNC
MCP_DAC_RSET		MCP_DAC_COMP	MCP_TV_DAC_RSET
MCP_DAC_VREF		MCP_DAC_COMP	MCP_TV_DAC_VREF
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC P
TMDS_IG_TXC	DP_90D	DISPLAYPORT	TMDS IG TXC N
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD P<5..0>
TMDS_IG_TXD	DP_90D	DISPLAYPORT	TMDS IG TXD N<5..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML P<3..0>
DP_EXT_ML	DP_90D	DISPLAYPORT	DP IG ML N<3..0>
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH P
DP_EXT_AUX_CH	DP_90D	DISPLAYPORT	DP IG AUX CH N
MCP_TMDS0_RSET	MCP_DV_COMP		MCP_TMDS0_RSET
MCP_TMDS0_VPROBE			MCP_TMDS0_VPROBE
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK P
LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS IG A CLK N
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA P<2..0>
LVDS_IG_A_DATA	LVDS_100D	LVDS	LVDS IG A DATA N<2..0>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA P<3>
LVDS_IG_A_DATA3	LVDS_100D	LVDS	LVDS IG A DATA N<3>
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK P
LVDS_IG_B_CLK	LVDS_100D	LVDS	LVDS IG B CLK N
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA P<2..0>
LVDS_IG_B_DATA	LVDS_100D	LVDS	LVDS IG B DATA N<2..0>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA P<3>
LVDS_IG_B_DATA3	LVDS_100D	LVDS	LVDS IG B DATA N<3>
MCP_IFPAB_RSET	MCP_DV_COMP		MCP_IFPAB_RSET
MCP_IFPAB_VPROBE			MCP_IFPAB_VPROBE
SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P
	SATA_90D	SATA	SATA HDD R2D C N
	SATA_90D	SATA	SATA HDD R2D P
	SATA_90D	SATA	SATA HDD R2D N
SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P
	SATA_90D	SATA	SATA HDD D2R N
	SATA_90D	SATA	SATA HDD D2R C P
	SATA_90D	SATA	SATA HDD D2R C N
SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P
	SATA_90D	SATA	SATA ODD R2D C N
	SATA_90D	SATA	SATA ODD R2D P
	SATA_90D	SATA	SATA ODD R2D N
SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P
	SATA_90D	SATA	SATA ODD D2R N
	SATA_90D	SATA	SATA ODD D2R C P
	SATA_90D	SATA	SATA ODD D2R C N
MCP_SATA_TERM		SATA_TERM	MCP_SATA_TERM

8

7

6

5

4

3

2

1

SYNC_MASTER=T27_MLB

SYNC_DATE=02/16/2010

PAGE TITLE

MCP Constraints 1

Apple Inc.

DRAWING NUMBER

051-8561

SIZE

D

REVISION

C.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

BRANCH

PAGE

102 OF 109

SHEET

71 OF 76

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=1.5x_DIELECTRIC	?
CLK_LPC	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.7

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIA5	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.8

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.10

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	= 1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.11

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=1.5x_DIELECTRIC	?

SOURCE: MCP89 Interface DG (DG-04625-001_v0.9), Section 2.12

MCP89 Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	LPC_AD	LPC_55S	LPC	LPC AD<3..0>	19 35 37
	LPC_FRAME_L	LPC_55S	LPC	LPC FRAME L	19 35 37
	LPC_RESET_L	LPC_55S	LPC	LPC RESET L	19 26
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC R	19 25
		CLK_LPC_55S	CLK_LPC	LPC CLK33M SMC	25 35
		CLK_LPC_55S	CLK_LPC	LPC CLK33M LPCPLUS	25 37
	USB_EXTN	USB_90D	USB	USB EXTN P	18 34
		USB_90D	USB	USB EXTN N	18 34
		USB_90D	USB	USB EXTN MUXED P	34 75
		USB_90D	USB	USB EXTN MUXED N	34 75
	USB_MINI	USB_90D	USB	USB MINI P	9 18
		USB_90D	USB	USB MINI N	9 18
	USB_EXTD	USB_90D	USB	USB EXT D P	9 18
		USB_90D	USB	USB EXT D N	9 18
	USB_CAMERA	USB_90D	USB	USB CAMERA P	18 64
		USB_90D	USB	USB CAMERA N	18 64
	USB_BT	USB_90D	USB	USB BT P	18 30
		USB_90D	USB	USB BT N	18 30
	USB_TPAD	USB_90D	USB	USB T PAD P	18 43
		USB_90D	USB	USB T PAD N	18 43
	USB_IR	USB_90D	USB	USB IR P	9 18
		USB_90D	USB	USB IR N	9 18
	USB_EXTR	USB_90D	USB	USB EXTB P	18 34
		USB_90D	USB	USB EXTB N	18 34
	USB_T57	USB_90D	USB	USB T57 P	9 18
		USB_90D	USB	USB T57 N	9 18
	USB_EXTC	USB_90D	USB	USB EXTC P	9 18
		USB_90D	USB	USB EXTC N	9 18
	USB_SDCARD	USB_90D	USB	USB SDCARD P	9 18
		USB_90D	USB	USB SDCARD N	9 18
	USB_WM	USB_90D	USB	USB WM P	9 18
		USB_90D	USB	USB WM N	9 18
	MCP_USB_RBIA5	MCP_USB_RBIA5		MCP USB RBIA5 GND	16
	SMBUS_MCP_0_CLK	SMR_55S	SMR	SMBUS MCP 0 CLK	13 19 38
	SMBUS_MCP_0_DATA	SMR_55S	SMR	SMBUS MCP 0 DATA	13 19 38
	(SMBUS_SMC_MGMT_SCL)	SMR_55S	SMR	SMBUS MCP 1 CLK	19 38
	(SMBUS_SMC_MGMT_SDA)	SMR_55S	SMR	SMBUS MCP 1 DATA	19 38
	HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK	19 48
		HDA_55S	HDA	HDA BIT CLK R	19
	HDA_SYNC	HDA_55S	HDA	HDA SYNC	19 48
		HDA_55S	HDA	HDA SYNC R	19
	HDA_RST_L	HDA_55S	HDA	HDA RST R L	19
		HDA_55S	HDA	HDA RST L	19 48
	HDA_SDIN0	HDA_55S	HDA	HDA SDIN0	19 48
		HDA_55S	HDA	HDA SDIN CODEC	48
	HDA_SDOUT	HDA_55S	HDA	HDA SDOUT	19 48
		HDA_55S	HDA	HDA SDOUT R	19
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP HDA PULLDN COMP	19
	MCP_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK R	19 25
		CLK_SLOW_55S	CLK_SLOW	PM CLK32K SUSCLK	25 35
	SPI_CLK	SPI_55S	SPI	SPI CLK R	19 37
		SPI_55S	SPI	SPI CLK	7 37
	SPI_MOSI	SPI_55S	SPI	SPI MOSI R	19 37
		SPI_55S	SPI	SPI MOSI	7 37
	SPI_MISO	SPI_55S	SPI	SPI MISO	7 19 37
	SPI_CS0	SPI_55S	SPI	SPI CS0 R L	19 37
		SPI_55S	SPI	SPI CS0 L	7 37
		SPI_55S	SPI	SPI MLB CLK	37 47
		SPI_55S	SPI	SPI MLB MOSI	37 47
		SPI_55S	SPI	SPI MLB MISO	37 47
		SPI_55S	SPI	SPI MLB CS L	37 47
		SPI_55S	SPI	SPI ALT CLK	37
		SPI_55S	SPI	SPI ALT MOSI	37
		SPI_55S	SPI	SPI ALT MISO	37
		SPI_55S	SPI	SPI ALT CS L	37

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
NCP_MIL_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MIL_555	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?


























SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	+100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M BUF0 R 9
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 31
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR L 18
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO 18 31
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 9 31
	ENET_PWRDWN_L	ENET_MII_55S	ENET_MII	ENET PWRDWN L 18
		ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK R 31
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M RXCLK 18 31
		ENET_MII_55S	ENET_MII	ENET RXD R<3..0> 31
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<0> 18 31
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1> 18 31
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL 18 31
		ENET_MII_55S	ENET_MII	ENET RXCTL R 31
		ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK R 31
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M TXCLK 9 31
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0> 9 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1> 9 31
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL 9 31
		ENET_MII_55S	ENET_MII	ENET RESET L 9 31
	ENET_MDI	ENET_MDI_100P	ENET_MDI	ENET MDI P<3..0> 31 32
		ENET_MDI_100P	ENET_MDI	ENET MDI N<3..0> 31 32
		ENET_MDI_100P	ENET_MDI	ENET MDI TRAN P<3..0> 31 32
		ENET_MDI_100P	ENET_MDI	ENET MDI TRAN N<3..0> 32

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
MEM_POWER	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_POWER	*	PWR_P2MM
MEM_CMD	MEM_POWER	*	PWR_P2MM
MEM_CTRL	MEM_POWER	*	PWR_P2MM
MEM_DATA	MEM_POWER	*	PWR_P2MM
MEM_DQS	MEM_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

MCP Fanout Constraint Relaxations

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIAS OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE

Misc Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	(PCIE_AP)	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M AP CONN P
		CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M AP CONN N
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A MIXED P
	(USB_EXT_A)	USB_90D	USB	USB_EXT_A MIXED N
	(USB_EXT_A)	USB_90D	USB	USB LT1 P
	(USB_EXT_A)	USB_90D	USB	USB LT1 N
	(USB_TPAD)	USB_90D	USB	USB_TPAD R P
	(USB_TPAD)	USB_90D	USB	USB_TPAD R N
	(USB_CAMERA)	USB_90D	USB	USB_CAMERA CONN P
	(USB_CAMERA)	USB_90D	USB	USB_CAMERA CONN N
		USB_90D	USB	USB LT2 P
		USB_90D	USB	USB LT2 N
		ENET_MDI 100D	ENETCONN	ENETCONN P<3..0>
		ENET_MDI 100D	ENETCONN	ENETCONN N<3..0>
		SATA_90D	SATA	SATA_ODD_R2D_UF_P
		SATA_90D	SATA	SATA_ODD_R2D_UF_N
		SATA_90D	SATA	SATA_ODD_D2R_UF_P
		SATA_90D	SATA	SATA_ODD_D2R_UF_N
		SATA_90D	SATA	SATA_HDD_D2R_FILT_P
		SATA_90D	SATA	SATA_HDD_D2R_FILT_N
		SATA_90D	SATA	SATA_HDD_D2R_UF_P
		SATA_90D	SATA	SATA_HDD_D2R_UF_N
		SATA_90D	SATA	SATA_HDD_R2D_UF_P
		SATA_90D	SATA	SATA_HDD_R2D_UF_N
		SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_P
		SATA_90D	SATA	SATA_HDD_D2R_RDRV_IN_N
		SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_P
		SATA_90D	SATA	SATA_HDD_R2D_RDRV_IN_N
		SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_P
		SATA_90D	SATA	SATA_HDD_D2R_RDRV_OUT_N
		SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_P
		SATA_90D	SATA	SATA_HDD_R2D_RDRV_OUT_N
		SATA_90D	SATA	SATA_HDD_D2R_NORDRV_P
		SATA_90D	SATA	SATA_HDD_D2R_NORDRV_N
		SATA_90D	SATA	SATA_HDD_R2D_NORDRV_P
		SATA_90D	SATA	SATA_HDD_R2D_NORDRV_N
	PCIE_AP_D2R	PCIE_90D	PCIE	CONN_PCIE_MINI_D2R_P
		PCIE_90D	PCIE	CONN_PCIE_MINI_D2R_N
	PCIE_AP_R2D	PCIE_90D	PCIE	CONN_PCIE_MINI_R2D_P
		PCIE_90D	PCIE	CONN_PCIE_MINI_R2D_N
	USB_BT	USB_90D	USB	CONN_USB2_BT_P
		USB_90D	USB	CONN_USB2_BT_N
	LVDS_IG_A_CLK	LVDS_100D	LVDS	LVDS_IG_A_CLK_F_P
		LVDS_100D	LVDS	LVDS_IG_A_CLK_F_N
	MCP_P01_REFCLK	CLK_PCIE 100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P
		CLK_PCIE 100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N
FEED	USB_EXT_A	USB_90D	USB	CONN_USB_EXT_A_P
FEED		USB_90D	USB	CONN_USB_EXT_A_N
FEED	USB_EXT_B	USB_90D	USB	CONN_USB_EXT_B_P
FEED		USB_90D	USB	CONN_USB_EXT_B_N











Power Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	CPU1THMSNS_D2	THERM 1T01 558	THERM	CPUTHMSNS D1 P 41
		THERM 1T01 558	THERM	CPUTHMSNS D1 N 41
RES	CPU1THMSNS_D2	THERM 1T01 558	THERM	CPUTHMSNS D2 P 41
RES		THERM 1T01 558	THERM	CPUTHMSNS D2 N 41
	CPU1 THERMD	THERM 1T01 558	THERM	CPU1 THERMD P 10 41
		THERM 1T01 558	THERM	CPU1 THERMD N 10 41
	MCPTHMSNS_D2	THERM 1T01 558	THERM	MCPTHMSNS D2 P
		THERM 1T01 558	THERM	MCPTHMSNS D2 N
	MCP_THMDIODE	THERM 1T01 558	THERM	MCP_THMDIODE P 19 41
		THERM 1T01 558	THERM	MCP_THMDIODE N 19 41
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS 1V5 S3 P
		SENSE 1T01 558	SENSE	ISNS 1V5 S3 N
		SENSE 1T01 558	SENSE	ISNS 1V5 S3 R P
		SENSE 1T01 558	SENSE	ISNS 1V5 S3 R N
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS AIRPORT P 30 46
		SENSE 1T01 558	SENSE	ISNS AIRPORT N 30 46
		SENSE 1T01 558	SENSE	ISNS AIRPORT R P 46
		SENSE 1T01 558	SENSE	ISNS AIRPORT R N 46
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS HDD P 33 46
		SENSE 1T01 558	SENSE	ISNS HDD N 33 46
		SENSE 1T01 558	SENSE	ISNS HDD R P 46
		SENSE 1T01 558	SENSE	ISNS HDD R N 46
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS LCDBKLT P 46 67
		SENSE 1T01 558	SENSE	ISNS LCDBKLT N 46 67
		SENSE 1T01 558	SENSE	ISNS LCDBKLT R P
		SENSE 1T01 558	SENSE	ISNS LCDBKLT R N
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS ODD P 33 46
		SENSE 1T01 558	SENSE	ISNS ODD N 33 46
		SENSE 1T01 558	SENSE	ISNS ODD R P 46
		SENSE 1T01 558	SENSE	ISNS ODD R N 46
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	ISNS CPUVTT P 40
		SENSE 1T01 558	SENSE	ISNS CPUVTT N 40
	SENSE_DIFFPATR	SENSE 1T01 558	SENSE	MCPCORES0 VSEN P 22 59
		SENSE 1T01 558	SENSE	MCPCORES0 VSEN N 22 59
		MEM_POWER		PP1V5R1V35 S3 7 8
		SR_POWER		PP3V3 S5 7 8 62
		SR_POWER		PP3V3 S0 7 8 62
		SR_POWER		PP1V5 S0 7 8 62
		GND		GND

Audio Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DIFFPAIR	AUDIO	AUD SPKRAMP LIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP LIN N
		DIFFPAIR	AUDIO	AUD SPKRAMP SUBIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP SUBIN N
		DIFFPAIR	AUDIO	AUD SPKRAMP RIN P
		DIFFPAIR	AUDIO	AUD SPKRAMP RIN N
		DIFFPAIR	AUDIO	SSM2315L P
		DIFFPAIR	AUDIO	SSM2315L N
		DIFFPAIR	AUDIO	SSM2315S P
		DIFFPAIR	AUDIO	SSM2315S N
		DIFFPAIR	AUDIO	SSM2315R P
		DIFFPAIR	AUDIO	SSM2315R N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN L OUT P
		DIFFPAIR	AUDIO	SPKRCONN L OUT N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN S OUT P
		DIFFPAIR	AUDIO	SPKRCONN S OUT N
	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN R OUT P
		DIFFPAIR	AUDIO	SPKRCONN R OUT N
		DIFFPAIR	AUDIO	BI MIC P
		DIFFPAIR	AUDIO	BI MIC N
		DIFFPAIR	AUDIO	HS MIC P
		DIFFPAIR	AUDIO	HS MIC N

GRAPHICS NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	(DP_EXT_ML)	DP_90D	DISPLAYPORT	DP EXT ML P<3..0>	9 66
		DP_90D	DISPLAYPORT	DP EXT ML N<3..0>	9 66
		DP_90D	DISPLAYPORT	DP EXT ML C P<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML C N<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML F P<3..0>	66
		DP_90D	DISPLAYPORT	DP EXT ML F N<3..0>	66
	(DP_EXT_AUX_CH)	DP_90D	DISPLAYPORT	DP EXT AUX CH C P	9 66
		DP_90D	DISPLAYPORT	DP EXT AUX CH C N	9 66
		DP_90D	DISPLAYPORT	DP EXT DDC DATA	65
		DP_90D	DISPLAYPORT	DP EXT DDC CLK	65

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		PAGE	
K87 SPECIFIC CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8561	SIZE D
		REVISION C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 108 OF 109	
		SHEET 75 OF 76	

8	7	6	5	4	3	2	1
K87 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS							
BOARD LAYERS			BOARD AREAS		BOARD UNITS (MIL, OZ, MM)	ALLEGRO VERSION	
TOP, 10L2, 10L3, 10L4, 10L5, 10L6, 10L7, 10L8, 10L9, 10L10, 10L11, BOTTOM			BG, TYPE, BGA, P10M		MM	15.5.1	
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	<50_OHM_SE	0.100MM	30 MM	0 MM	0 MM
STANDARD	*	Y	<DEFAULT	<DEFAULT	12.7 MM	<DEFAULT	<DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	<STANDARD	<STANDARD	<STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.115 MM	0.115 MM			
50_OHM_SE	*	Y	0.076 MM	0.076 MM	<STANDARD	<STANDARD	<STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.100 MM			
40_OHM_SE	*	Y	0.126 MM	0.100 MM	<STANDARD	<STANDARD	<STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	*	Y	0.222 MM	0.222 MM	<STANDARD	<STANDARD	<STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
70_OHM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.151 MM	0.100 MM	<STANDARD	0.224 MM	0.224 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.185 MM	0.100 MM		0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
90_OHM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.095 MM	0.095 MM		0.234 MM	0.234 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.112 MM	0.112 MM		0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
100_OHM_DIFF	10L3, 10L4, 10L9, 10L10	Y	0.075 MM	0.075 MM		0.244 MM	0.244 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.091 MM	0.091 MM		0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	<STANDARD	<STANDARD	<STANDARD	0.1 MM	0.1 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
DEFAULT	*	0.1 MM		?			
STANDARD	*	<DEFAULT		?			
BGA_P10M	*	<DEFAULT		?			
BGA_P20M	*	<DEFAULT		?			
BGA_P30M	*	<DEFAULT		?			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
1.5:1_SPACING	*	0.15 MM		?			
2:1_SPACING	*	0.2 MM		?			
2.5:1_SPACING	*	0.25 MM		?			
3:1_SPACING	*	0.3 MM		?			
4:1_SPACING	*	0.4 MM		?			
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING		WEIGHT			
1.5X_DIELECTRIC	TOP, BOTTOM	0.105 MM		?			
2X_DIELECTRIC	TOP, BOTTOM	0.140 MM		?			
3X_DIELECTRIC	TOP, BOTTOM	0.210 MM		?			
4X_DIELECTRIC	TOP, BOTTOM	0.280 MM		?			
5X_DIELECTRIC	TOP, BOTTOM	0.350 MM		?			
1.5X_DIELECTRIC	*	0.095 MM		?			
2X_DIELECTRIC	*	0.126 MM		?			
3X_DIELECTRIC	*	0.169 MM		?			
4X_DIELECTRIC	*	0.252 MM		?			
5X_DIELECTRIC	*	0.315 MM		?			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA_P10M	BGA_P10M				
MEM_CLK	*	BGA_P10M	BGA_P20M				
CLK_FSB	*	BGA_P10M	BGA_P20M				
CLK_LPC	*	BGA_P10M	BGA_P20M				
CLK_PCIE	*	BGA_P10M	BGA_P20M				
CLK_SLOW	*	BGA_P10M	BGA_P20M				
FSB_DSTB	FSB_DSTB	BGA_P10M	BGA_P30M				
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET					
MEM_400	BGA_P10M	STANDARD					

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
K87 RULE DEFINITIONS			
 Apple Inc.		DRAWING NUMBER	051-8561
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	109 OF 109
		SHEET	76 OF 76