Model Name: A5WAM File Name: LA-B981P

Compal Confidential

EA51_BM DIS M/B Schematics Document


Intel Bay Trail M + N15V-GL/N15V-GM

2014-05-12

REV: 0.1

| PCB@ DAX PCB 15Y LA-B | 981P REV0 MB 2 |
|--------------------------|----------------------------|
| Part Number | Description |
| DA60019D000 | PCB 15Y LA-B981P REV0 MB 2 |
| | |

| Security Classification | Con | npal Secret Data | | | Compal Electronics, Inc. | |
|-------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------|----------------------------------------------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | Comm. Dono. | |
| THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS | RING DRAWING IS THE PROPRIETARY P RMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONIC | ROPERTY OF COMPALELE ANSFERED FROM THE CU S, INC. NEITHER THIS SH | ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F EET NOR THE INFORMATION IT CONTAINS | Size Documen | Cover Page tNumber WAM Ray Trail M I A-R981D | Rev 0.1 |



Voltage Rails

| Power Plane | Description | S0 | S3 | S4/S5 |
|-------------|-------------------------------------------------------|------|-----|-------|
| VIN | 19V Adapter power supply | ON | ON | ON |
| BATT+ | 12V Battery power supply | ON | ON | ON |
| B+ | AC or battery power rail for power circuit. (19V/12V) | ON | ON | ON |
| +RTCVCC | RTC Battery Power | ON | ON | ON |
| +1.0VALW | +1.0v Always power rail | ON | ON | ON |
| +1.8VALW | +1.8v Always power rail | ON | ON | ON |
| +3VALW | +3.3v Always power rail | ON | ON | ON |
| +5VALW | +5.0v Always power rail | ON | ON | ON |
| +1.35V | +1.35V power rail for DDR3L | ON | ON | OFF |
| +3V_PTP | +3.3V power rail for PTP | ON | ON | OFF |
| +SOC_VCC | Core voltage for SOC | ON | OFF | OFF |
| +SOC_VNN | GFX voltage for SOC | ON | OFF | OFF |
| +0.675VS | +0.675V power rail for DDR3L Terminator | ON | OFF | OFF |
| +1.0VS | +1.0v system power rail | ON | OFF | OFF |
| +1.05VS | +1.05v system power rail | ON | OFF | OFF |
| +1.35VS | +1.35v system power rail | ON | OFF | OFF |
| +1.5VS | +1.5v system power rail | ON | OFF | OFF |
| +1.8VS | +1.8v system power rail | ON | OFF | OFF |
| +3VS | +3.3v system power rail | ON | OFF | OFF |
| +5VS | +5.0v system power rail | ON | OFF | OFF |
| +3VSDGPU | +3.3V dGPU power rail | ON** | OFF | OFF |
| +VGA_CORE | Core voltage for dGPU | ON** | OFF | OFF |
| +1.5VSDGPU | +1.5V dGPU power rail | ON** | OFF | OFF |
| +1.05VSDGPU | +1.05V dGPU power rail | ON** | OFF | OFF |

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

Note : ON** dGPU optimus on

Board ID / SKU ID Table for AD channel

| Vcc | 3.3∀ | 1 | | | |
|----------|-------------|--------|---------|---------|-------------|
| Ra | 100K +/- 1% | | | | |
| Board ID | Rb | V min | V typ | V max | EC AD |
| 0 | 0 | | 0.000V | 0.300V | 0x00 - 0x0B |
| 1 | 12K +/- 1% | 0.347V | 0.354V | 0.360V | 0x0C - 0x1C |
| 2 | 15K +/- 1% | 0.423V | 0.430V | 0.438V | 0x1D - 0x26 |
| 3 | 20K +/- 1% | 0.541V | 0.550V | 0.559V | 0x27 - 0x30 |
| 4 | 27K +/- 1% | 0.6917 | 0.702V | 0.713V | 0x31 - 0x3B |
| 5 | 33K +/- 1% | 0.807V | 0.819V | 0.831 V | 0x3C - 0x46 |
| 6 | 43K +/- 1% | 0.978V | 0.992V | 1.006V | 0x47 - 0x54 |
| 7 | 56K +/- 1% | 1.169V | 1.185V | 1.200V | 0x55 - 0x64 |
| 8 | 75K +/- 1% | 1.398V | 1.414V | 1.430V | 0x65 - 0x76 |
| 9 | 100K +/- 1% | 1.634V | 1.650V | 1.667V | 0x77 - 0x87 |
| 10 | 130K +/- 1% | 1.849V | 1.865V | 1.881 V | 0x88 - 0x96 |
| 11 | 160K +/- 1% | 2.015V | 2.031 V | 2.046V | 0x97 - 0xA3 |
| 12 | 200K +/- 1% | 2.185¥ | 2.200V | 2.215V | 0xA4 - 0xAD |
| 13 | 240K +/- 1% | 2.316V | 2.329V | 2.343V | 0xAE - 0xB7 |
| 14 | 270K +/- 1% | 2.395V | 2.408V | 2.421 V | 0xB8 - 0xC0 |
| 15 | 330K +/- 1% | 2.521¥ | 2.533V | 2.544 V | 0xC1 - 0xC9 |
| 16 | 430K +/- 1% | 2.667V | 2.677V | 2.687V | 0xCA - 0xD3 |
| 17 | 560K +/- 1% | 2.791V | 2.800 V | 2.808V | 0xD4 - 0xDC |
| 18 | 750K +/- 1% | 2.905V | 2.912V | 2.919V | 0xDD - 0xE6 |
| 19 | NC | 3.000V | 3.300V | | 0xE7 - 0xFF |


BOARD ID Table LA-B212

| Board ID | PCB Revision |
|----------|-----------------|
| 10 | EVT_LA-B212PR01 |
| 11 | PVT_LA-B981PR01 |
| | |
| | |
| | |
| | |
| | |
| | |
| | |


A5WAM Bay Trail M LA-B981P
Monday, May 12, 2014 | Sheet 3 of 43


43 level BOM table

| 43 Level | Description | BOM Structure |
|-------------|------------------------------------|-----------------------------------------------------------|
| 4319URBOL01 | SMT MB AB212 A5WAM GM2G N3530 HDMI | N3530@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGM@/X762G@ |
| 4319URBOL02 | SMT MB AB212 A5WAM GL1G N2930 HDMI | N2930@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X761G@ |
| 4319URBOL03 | SMT MB AB212 A5WAM GL1G N2830 HDMI | N2830@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X761G@ |
| 4319URBOL04 | SMT MB AB212 A5WAM GL1G N3530 HDMI | N3530@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGM@/X761G@ |
| 4319URBOL05 | SMT MB AB212 A5WAM GM2G N2930 HDMI | N2930@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X762G@ |
| 4319URBOL06 | SMT MB AB212 A5WAM GM2G N2830 HDMI | N2830@/9022@/DBG@/EMC@/PCB@/1DMIC@/NTPM@/VGA@/VGL@/X762G@ |





| | ВОМ Ор | tion Table | BOM Opti | ion Table | | |
|--------------|---------------------|--------------------|-------------|------------------|-------------------------|-----------|
| | Item | BOM Structure | Item | BOM Structure | 1 | 4 |
| | Unpop | @ | X76 1G VRAM | X761G@ | 1 | |
| | Connector | CONN@ | X76 2G VRAM | X762G@ | 1 | |
| | EMC requirement | EMC@ | | 1GHYN@ | 1 | |
| | EMC requirement dep | op @EMC@ | | 1GFFR@ | 1 | |
| | KB9012 | 9012@ | | 1GSAM@ | 1 | |
| | KB9022 | 9022@ | | 2GAFR@ | | |
| | Touch Screen I2C | TSI@ | | 2GSAM@ | | |
| | KB BL | BL@ | | 2GMIC@ | | 3 |
| | DMIC*1 | 1DMIC@ | | | | |
| | DMIC*2 | 2DMIC@ | | |] | |
| | TPM | TPM@ | | | | |
| | NTPM | NTPM@ | | | | |
| | Debug SW | DBG@ | | | | |
| | dGPU | VGA@ | | | | |
| | N15V-GL SKU | VGL@ | 2.2K | | 2.2K | |
| | N15V-GM SKU | VGM@ | | 7 — | —— ~~~ | Н |
| | | | 2.2K | +1.8VS | 2.2K → +3V_PTP | |
| | | BG25 SOC I2C2 DATA | | | I2C2 SDA TP | - |
| | | BJ25 SOC_I2C2_CLK | | BSS138 BSS138 | 12C2_SCL_TP Touch Pad | |
| | | | 2.2K | | 2.2K | - |
| | soc | | 2.2K | +1.8vs | 2.2K +TS_PWR | |
| | | BH28 SOC_I2C5_DATA | | BSS138 | I2C5_SĎA_PNL | ٦ľ |
| | | BG28 SOC_I2C5_CLK | | BSS138 | I2C5_SCL_PNL Touch Pane | el |
| Classificati | on | Compal Secret Data | | Compal | Electronics, Inc. | _ |
| d Date | 2014/03/19 | Deciphered Date | 2015/03/18 | | tes List | \exists |
| | 1 | | | | , vu | - 11 |







www.laptopblue.vn USOC1C DDI1_TXP_0 DDI1_TXN_0 DDI1_TXP_1 HDMI TY24 EDD TYPO 23 23 23 23 23 23 23 23 23 HDMI_TX2+ HDMI_TX1+ HDMI_TX1-HDMI_TX0+ 1.0V 1.0V AV2 AT2 AT3 AR3 AR1 AP3 AP2 DDIO_TXP_0 DDIO_TXN_0 DDIO_TXP_1 EDP_TXN0 EDP_TXP1 EDP_TXN1 DDI0_TXN_1 DDI0_TXP_2 DDI0_TXN_2 DDI1_TXN_1 DDI1_TXP_2 DDI1_TXN_2 HDMI_TX0+ HDMI_TX0-HDMI_CLK+ eDP Panel DDI1_TXP_; DDI1_TXN_; DDIO TYP 3 HDMI 1.0V 1.0V DDI1_AUXP EDP_AUXP EDP_AUXN DDIO AUXP DDIO_AUXN DDI1 AUXN 1.8V HDMI_HPD# DDI0_HPD 1.8V DDI1_HPD EDP_HPD# 23 HDMI_DDCDATA DDIO_DDCDATA 1.8V DDIO_DDCCLK 1.8V 1.8V DDI1_DDCDATA 1.8V DDI1_DDCCLK P30 DDI1_ENABLE R967 1 2 2.2K_0402_5% O+1.8VS 1.8V DDI1_VDDEN 1.8V DDI1_BKLTEN 1.8V DDI1_BKLTCTL DDIO_VDDEN DDIO_BKLTEN DDIO_BKLTCTL VSS_AH3 VSS_AH2 Follow CRB v2.0 0ohm till to GND Follow CRB v2.0 0ohm till to GND AM2 VSS AM3 VSS AM3 DDI0 RCOMP N RESERVED_AH14 RESERVED_AH13 RESERVED_AF14 VGA_RED VGA_BLUE VGA_GREEN VGA_IREF VGA_IREF VGA_IREF RESERVED AF13 CRT_R CRT_B CRT_G 2 357_0402_1% CRT VGA_HSYNC VGA_VSYNC CRT HSYNC 3.3V VGA_DDCCLK 3.3V VGA_DDCDATA CRT DDC CLK CRT_DDC_DATA RESERVED T2 RESERVED TO RESERVED_T3 RESERVED_AB3 RESERVED_T9 RESERVED_AB13 RESERVED AB2 RESERVED AB12 RESERVED_Y3 RESERVED_Y2 RESERVED_W3 RESERVED_Y12 RESERVED_Y13 RESERVED_V10 CRT RESERVED W1 RESERVED_V2 RESERVED_V3 RESERVED R3 RESERVED_R1 RESERVED_AD6 +1.8VS RESERVED AD4 RESERVED AB9 RESERVED_AB7 RESERVED_Y4 @ R970 10K_0402_5% RESERVED_P14 GPIO_S0_NC_15 M32 GPIO_S0_NC_16 M32 GPIO_S0_NC_16 M32 GPIO_S0_NC_17 M32 GPIO_S0_NC_18 M34 GPIO_S0_NC_18 M34 GPIO_S0_NC_19 M34 GPIO_S0_NC_19 M34 GPIO_S0_NC_21 M34 GPIO_S0_NC_21 M34 GPIO_S0_NC_22 M34 GPIO_S0_NC_23 M34 GPIO_S0_NC_24 M34 GPIO_S0_NC_24 M34 GPIO_S0_NC_25 M32 GPIO_S0_NC_26 M32 GPIO_S0_NC_26 M32 +1.8VS eDP RESERVED YE RESERVED_V4 RESERVED_V6 GPIO_S0_NC_13 T186 NC₀ GPIO SO NC14 RESERVED_AB14 GPIO_S0_NC_12 RESERVED_C30 ENBKL GPIO_NC12 DDI1_ENBK R971 10K_0402_5% NL17SZ07DFT2G_SC70-NL17SZ07DFT: SA00004BV00 9012@ ENBKL 1 9012@ 2 4.7K_0402_5% R1159 R11421 RS@ 2 0_0402_5% Follow CRB v2.0 3 OF 10 ENVDD 1 4.7K_0402_5% R1160 2 FH8065301546401 FCBGA131170 PVT modify INVT_PWM_SOC 1 4.7K_0402_5% R1161 GPIO_S0_NC[13]: ^{LO} U62 Multiplexed with Hardware Straps Pin: MDSI DDCDATA NC⁰ DDI1_ENVDD 2 NL17SZ07DFT2G_SC70-5 +1.8VAI W PVT modify NVT_PWM_SOC 22 DDI1_PWM NL17SZ07DFT2G_SC70-5 SA00004BV00 Compal Electronics, Inc. Security Classification Compal Secret Data 2014/03/19 2015/03/18 Issued Date VLV-M SOC Display Deciphered Date THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDE THAN AND TRADE SCORET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FRI DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. ₹ev 0.1 A5WAM Bay Trail M LA-B981P Monday, May 12, 2014 | Sheet 6 of 4











| Security Classification | Con | npal Secret Data | | | Compal Electr | ronics, I | nc. | | |
|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------------------------------------|-----------|-------|-----|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | VLV-M SOC | Power | | | |
| | RING DRAWING IS THE PROPRIETARY P RMATION. THIS SHEET MAY NOT BE TR. AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT | | ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC. | | A5WAM Bay 1 Monday, May 12, 2014 | rail M | LA-B9 | 81P | Rev 0.1 |



500


| Security Classification | Co | mpal Secret Data | | | Compal Electronics, Inc. | |
|-------------------------|------------|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|-------|-----------------------------------------------------------------------------------------------------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | WWW.COC.Damas | |
| DEPARTMENT EXCEPT AS | | IICS, INC. NEITHER THIS SH | ECTRONICS, INC. AND CONTAINS CONFIL ISTODY OF THE COMPETENT DIVISION O EET NOR THE INFORMATION IT CONTAIN NT OF COMPAL ELECTRONICS, INC. | | VLV-M SOC Power Occument Number A5WAM Bay Trail M LA-B981P Monday, May 12, 2014 Sheet 11 of 4 | Rev 0.1 |





U16 AN16

FH8065301546401_FCBGA131170

| Security Classification | Com | npal Secret Data | | | Compal Electronics, Inc. | |
|-------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----------------------------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | VLV-M SOC GND | |
| | RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT | | ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF I EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC. | Custo Date: | A5WAWI Bay Irali W LA-B981P | Rev 0.1 |











www.laptopblue.vn **VRAM** Interface MDA[15..0] 20 MDA[15..0] Part 2 of 6 CMDA[31..0] 20,21 MDA[31..16] MDA[31, 16] FBA_CMD0 FBA_CMD1 FBA_CMD3 FBA_CMD4 FBA_CMD4 FBA_CMD6 FBA_CMD7 FBA_CMD8 FBA_CMD8 MDA0 MDA1 MDA2 MDA3 MDA3 MDA3 MDA3 MDA3 MDA6 MDA7 MDA6 MDA7 MDA8 MDA10 MDA10 MDA11 MDA11 MDA11 MDA12 MDA13 MDA14 MDA16 MDA17 MDA18 MDA17 MDA18 MDA17 MDA18 MDA17 MDA18 MDA18 MDA18 MDA18 MDA18 MDA19 MDA20 M MDA[47..32] ### FBA DUD ### FB MDA[63..48] CMDA5 CMDA6 CMDA7 CMDA8 CMDA9 CMDA10 CMDA11 CMDA12 CMDA13 CMDA14 CMDA15 FBA_CMD10 FBA_CMD11 FBA_CMD12 FBA_CMD13 FBA_CMD13 FBA_CMD15 FBA_CMD16 FBA_CMD17 FBA_CMD18 FBA_CMD19 FBA_CMD20 FBA_CMD21 FBA_CMD21 CMDA15 CMDA16 CMDA17 CMDA18 CMDA19 CMDA20 CMDA21 CMDA21 FBA CMD2 FBA_CMD23 FBA_CMD24 FBA_CMD26 FBA_CMD27 FBA_CMD27 FBA_CMD29 FBA_CMD30 FBA_CMD31 CMDA26 CMDA27 PVT modify 01/13 DQSA, DQSA# reverse DQMA[3..0] 20 FBA_DQM0 FBA_DQM1 FBA_DQM2 FBA_DQM3 FBA_DQM4 FBA_DQM5 FBA_DQM6 FBA_DQM7 DQMA1 DQMA2 DQMA3 DQMA4 DQMA5 DQMA6 MEMORY INTERFACE / DQMA[7..4] 21 DQMA7 NV 15x DG-06803-V03 DQSA#0 DQSA#1 DQSA#2 DQSA#3 DQSA#4 DQSA#5 DQSA#6 DQSA#7 DQSA#[3..0] 20 FBA_DQS_RN0 FBA_DQS_RN1 FBA_DQS_RN2 FBA_DQS_RN3 Package Capacitor Type Population Location Rail Footprint DQSA#[7..4] GB2B-64 FBx_PLL_AVDD 0.1 μF X7R 0402 Under GPU FBA_DQS_RN3 FBA_DQS_RN5 FBA_DQS_RN6 FBA_DQS_RN7 2 X5R Near GPU 22 μF 0805 FB_DLL_AVDD Bead Type DQSA[3..0] 20 DQSA0 DQSA1 DQSA2 DQSA3 DQSA4 DQSA5 DQSA6 DQSA7 Combined FBA_DQS_WP 30 Ω (ESR=0.010 Ω) 0603 Near GPU FBA_DQS_WP1 FBA_DQS_WP2 FBA_DQS_WP3 DQSA[7..4] 21 SM010019400 3000ma 33ohm@100mhz DCR 0.05 FBA_DQS_WP4 FBA_DQS_WP5 FBA_DQS_WP6 FBA_DQS_WP7 +1.05VSDGPU 15+55mA VGA@ 2 1 L2002 CHILISIN PBY160808T-330Y N CLKA0 CLKA0# FBA_CLK0 FBA_CLK0_N FB_PLLAVDD_1 C20089 1 DF 0 FB_PLLAVDD_2 C2010: VGA@ CLKA1 CLKA1# FBA_CLK1 FBA_CLK1_N **197 @** D23 FB_VREF_PROBE FBA_WCK01 FBA_WCK01_N FBA_WCK23 FBA_WCK23_N Place Near GPU Place Under F16 P22 H22 B_DLLAVDD 1 VGA@ 2 FB_CLAMP F3 ₩ NC B_CLAMP FBA_WCK45 FBA_WCK45_N FBA_WCK67 FBA_WCK67_N FBA_CMD34 FBA_CMD35 +1.5VSDGPUO-GM108-ES-S-A1_FCBGA59

| Security Classification | Con | npal Secret Data | | | Compal Electronics, Inc. | |
|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------|---------------------------------------------------------------------------------------------------------------------|----------------|--------------------------------------------------------------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | | |
| DEPARTMENT EXCEPT AS | RING DRAWING IS THE PROPRIETARY PO DRMATION. THIS SHEET MAY NOT BE TR. BAUTHORIZED BY COMPAL ELECTRONIC SLOSED TO ANY THIRD PARTY WITHOUT | CS, INC. NEITHER THIS SHI | CTRONICS, INC. AND CONTAINS CONFIDER STODY OF THE COMPETENT DIVISION OF R EET NOR THE INFORMATION IT CONTAINS | Size Custom | N15X VRAM 2/7 Document Number A5WAM Bay Trail M LA-B981P | Rev 0.1 |
| WAT BE USED BT OR DISC | LUSED TO ANT THIRD PARTY WITHOUT | PRIOR WRITTEN CONSER | II OF COMPALELECTRONICS, INC. | Date: | Monday May 12, 2014 Sheet 16 of 47 | |









NV 15x DG-06803-V03

| GPU Package Type | Capacite Type | Capacitor Type | | int | Population | Location | Comments |
|---------------------|------------------|-------------------|------|-----|------------|-----------|------------|
| GB2B-64 | 4.7 μF | X6S | 0603 | 10 | 10 | Under GPU | 1/2 |
| | 1 μF | X6S | 0402 | 4 | 4 | Under GPU | |
| | 47 μF | X5R | 0805 | 1 | 1 | Near GPU | . G |
| | 22 μF | X5R | 0805 | 1 | 1 | Near GPU | 0.50 |
| | 4.7 μF | X5R | 0805 | 5 | 5 | Near GPU | 39. |
| | 330 μF | POS | 7343 | 1 | 1 | Near GPU | ESR ≤ 6 mΩ |

DA-06925-V05

Table 6. EDP-Peak at $T_1 = 102^{\circ}C$

| | N15V-GM-S | | |
|-------------------|-----------|--|--|
| Power Supply Rail | DDR3/L | | |
| (V) | (A) | | |
| GPU Core Max | 51.50 | | |
| FB Total | 4.25 | | |
| PEXVDD | 2.29 | | |

DA07075-V01 Table 7. EDP-Peak at $T_J = 102$ °C

| | N15V-GL |
|-------------------|---------|
| Power Supply Rail | DDR3 |
| (V) | (A) |
| GPU Core Max | 28.26 |
| FB Total | 4.07 |
| PEXVDD | 1.82 |





Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

| Symbol | Description | Min | Max | Units |
|--------|-----------------------------------------------------------|-----|-----|-------|
| T0 | PEX_RST# assertion to GPU_PWR_EN=0 | >0 | 5 | ms |
| T1 | All GPU power rail up and stable to PEX_RST# de-assertion | 0.1 | 5 | ms |

| Security Classification | Compal Secret Data | | | | Compal Electronics, Inc. |
|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|-------------------------------------------------------------------------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | MIST DOWED & CND 5/7 |
| | RING DRAWING IS THE PROPRIETARY P RMATION. THIS SHEET MAY NOT BE TR AUTHORIZED BY COMPAL ELECTRONI LOSED TO ANY THIRD PARTY WITHOUT | | ECTRONICS, INC. AND CONTAINS CONFID STODY OF THE COMPETENT DIVISION OF EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC. | NFSIZE R&Custon | N15X POWER & GND 5/7 Document Number A5WAM Bay Trail M LA-B981P Rev 0.1 |





Notes: - All 3.3V includes all rails powered at 3.3V - PEX_VDD 1.05V includes all rails that are shared

Figure 3-6. Example of Power-up Sequencing Order


Note:


The ramp time for any rail must be more than 40 us and is recommended to be







LCD POWER CIRCUIT










Intel recommends having a pull-up resistor of 100 k Ω for AUXN and a pull-down resistor of 100 k Ω for AUXP between the AC capacitor and the connector, to assist source detection by the sink device.




LCD/ LED PANEL Conn.











| Security Classification | Sification Compal Secret Data | | | Compal Electronics, Inc. | |
|-----------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-----------------|------------|--------------------------|-----|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | eDP CONN. | |
| THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE IN DOCUMENT Number 1. | | | | | Rev |
| | | | | | 0.1 |
































| Security Classification | Compal Secret Data | | | | Compal E | lectronic | s, Inc. | |
|-------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------------|-------|---------------------------------------|-----------|---------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | ПDI | /II CONN | | |
| | THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFID AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL TORONICS, INC. | | | | Document Number Monday, May 12, 2014 | | | 1P Rev 0.1 |




| Security Classification | Compal Secret Data | | | Coi | mpal Electronics, Inc. | |
|-------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------|----------------------|------------------------|--|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | CRT CONN. | |
| THIS SHEET OF ENGINEER | THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTAL AND TRADE SCORET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RED ¹²⁰ DOCUMENT NUMBER REPERATURE SCORET AS AUTHORIZED BY COMPAL ELECTRONICS INC. METHER THIS SHEET NOT THE COMPANIANC OF CONTAINS. OUR PROPERTY OF THE CONTAINS OF THE PROPERTY OF THE PR | | | | | |
| | S AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT | | Custom A5WAM | Bay Trail M LA-B981P | 0.1 | |





LAN Connector







For Wireless LAN








| Security Classification | Compal Secret Data | | | | Compal Electronics, Inc. | |
|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------|------------|-------|--------------------------|------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | T A NIGHT A NI/DT | |
| DEPARTMENT EXCEPT AS | THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFID AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPALETCRONICS, INC. | | | | LAN/WLAN/BT | Rev 0.1 |

























| Security Classification | | | | Compal Electronics, Inc. |
|-------------------------|-----------------------------------|--------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | DCIN / RTC |
| DEPARTMENT EXCEPT AS | KWATION. THIS SHEET WAT NOT BE TK | S, INC. NEITHER THIS SHI | ECTRONICS, INC. AND CONTAINS CONFIDER STODY OF THE COMPETENT DIVISION OF R EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC. | Document Number Re |



| Battery pin define | Battery Con pin define |
|--------------------|------------------------|
| PIN1 GND | PIN8 GND |
| PIN2 GND | PIN7 GND |
| PIN3 SMD | PIN6 SMD |
| PIN4 SMC | PIN5 SMC |
| PIN5 TS | PIN4 TS |
| PIN6 B/I | PIN3 B/I |
| PIN7 Batt+ | PIN2 Batt+ |
| PIN8 Batt+ | PIN1 Batt+ |






40W


| | For KB9012 OTP | For KB9022 OTP |
|-------|-------------------|-------------------|
| 92 | 1.2V | 1.0V |
| 56 | 1.2V | 1.0V |
| PR216 | 22.6K ohm | 32.4K ohm |
| PR227 | 26.1K ohm | 30.9K ohm |


| Need confirm | the setting | |
|--------------------------|--------------|-------------|
| For KB9012 sense 10mΩ | Active | Recovery |
| | | |
| 65W | 69.55W,0.73V | 55.9W,0.59V |
| | | |

42.8W, 0.73V 34.4W, 0.59V





| Security Classification | Cor | mpal Secret Data | | Compal Electronics, | , Inc. | |
|-------------------------|----------------------------------|---------------------------|------------------------------------|---------------------|---------------------|--------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | BATTERY CON | N / OTD |
| THIS SHEET OF ENGINEER | ING DRAWING IS THE PROPRIETARY P | ENTING DOC | Current Number | Rev | | |
| DEPARTMENT EXCEPT AS | | S, INC. NEITHER THIS SHEE | ET NOR THE INFORMATION IT CONTAINS | s Custom | A5WAM_Bay Trail M_I | LA-B981P 0.1 |





www.laptopblue.vn Pin19 need pull separate from +1.35VP. 0.675Volt +/- 5% If you have +1.35V and +0.675V sequence question, EMI@ PL501 HCB2012KF-121T50_0805 you can change from +1.35VP to +1.35VS. TDC 0.84A PR501 Peak Current 1.2A 2.2_0603_5% → +1.35VP +0.675VSP DH_1.35V PC501 SW_1.35V 0.1U_0603_25V7 ш COMMON PART PAD DL_1.35V 15 LGATE VITCHI VTTSNS PR502 UH_11A_20%_7X7X3_M 9.1K_0402_1% CS_1.35V 13 +1.35VP [○] -^\2 RT8207MZQW_WQFN20_3X3 1U_0603_10V6K VTTREF_1.35\ VDDF VTTREF @EMI@ PR503 4.7_1206_5% PR504 SF000002Z00 H=4шШ 5.1 0603 5% VDD_1.35V PC510 0.033U_0402_16V7K ⊦**\$**VALW ∽ VDDQ ° +1.35VP PAR' ESR=15m oh @EMI@ PC512 680P_0402_50V7K 83 PC513 : 1U_0603_10V6K +5VALW COMMON PR506 8.06K_0402_1% +1.35VP 887K_0402_1% 1.35V_B+ MOSFET: 3x3 DFN Co-Lay H/S Rds(on): 27mohm(Typ), 34mohm(Max) PR508 10K_0402_1% Idsm: 7.5A@Ta=25C, 5.5A@Ta=70C PR509 680K_0402_1% 28,29 SYSON +0.675VSP VTTREF 1.35V L/S Rds(on): 9.9mohm(Typ), 13mohm(Max) S5 off Idsm: 13.5A@Ta=25C, 11A@Ta=70C off @ PC514 0.1U_0402_16V7K s3 off on S0 Choke: 7x7x3 Rdc=8.3mohm(Typ), 10mohm(Max) Note: S3 - sleep; S5 - power off Switching Frequency: 285kHz 10,29,32,38,39 SUSP# .35VP +1.35V Ipeak=10A PC51 Iocp~13A 0.1U_040P_16V7K @ P.1502 OVP: 110%~120% VFB=0.75V, Vout=1.515V SUSP MOSFET footprint: SIS412DN @ PQ503 2N7002KW_SOT323-3 +0.675VSP O → +0.675VS Compal Electronics, Inc. Security Classification Compal Secret Data 2014/03/19 2015/03/18 Issued Date Deciphered Date 1.35VP/0.675VSP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAB DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. A5WAM Bay Trail M LA-B981P







Compal Electronics, Inc.

1.05VS/1.0VALW

A5WAM_Bay Trail M_LA-B981P






PWR Rule 需確認最新SPEC. Modify 8/6. 3 X 330u/9m(47W) 2 X 330u/9m(37W) 24 pcs 22uF and reserve 4 pcs 2013/08/16

+SOC_VCC =+CPU_CORE

Output Cap (330uF*2+22uF*4)


Package Edge Cap (22uF*3)

Back Side Cap (10uF*1+4.7uF*2+2.2uF*2)




+SOC_VNN =+VGFX_CORE

Output Cap (330uF*3+22uF*4)




Package Edge Cap (22uF*3)

Back Side Cap (1uF*3)



| Security Classification | Com | pal Secret Data | | Compal Electronics, Inc. | |
|-------------------------|------------|--------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------------|------------------------------------------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | CPU/GFX capacitor |
| DEPARTMENT EXCEPT AS | | S, INC. NEITHER THIS SHE | CTRONICS, INC. AND CONTAINS CONFIDENT TODY OF THE COMPETENT DIVISION OF RE ET NOR THE INFORMATION IT CONTAINS | Size Docum Custom | nent Number A5WAM Ray Trail M I A-R981P |



Module model information: RT8813A_V1A for IC module RT8813A_V1B for SW module Vboot=Vvref*Rref2/(Rref1+Rref2+Rboot) Rt=Rrefadj // (Rboot+Rref2)

Vmin= Vvref*[Rref2/(Rref2+Rboot)]*[Rt/(Rref1+Rt)]
Vmax=Vvref*Rref2/[(Rref1//Rrefadj)+Rboot+Rref2]
Vout=Vmin+N*Vstep

Vstep=(Vmax-Vmin)/Nmax

PWM-VID Spec and component Values

| PWM-VID Spec | | Config B | Config C | Config D |
|-------------------|--------|----------|----------|----------|
| Vmin | | 0.6V | 0.65V | 0.9V |
| Vmax | | 1.2V | 1.15V | 1.15V |
| Vboot | | 0.9V | 0.9V | 1.028V |
| Voltage step | | 6.25mV | 25mV | 12.5mV |
| N of Voltage leve | el | 96 | 20 | 20 |
| Rrefadj | PR1206 | 20K | 39K | 27K |
| Rref1 | PR1204 | 20K | 30K | 7.5K |
| Rboot | PR1205 | 2K | 3K | 0 |
| Rref2=PR1209 | PR1209 | 18K | 24K | 6.2K |
| +PR1212 | PR1212 | 0 | 3K | 1.74K |
| С | PC1209 | 2.7nf | 1.8nf | 5.6nf |
| | | M1EC CT | M1EV CI | M1EV CM |

Current Limit threshold setting Rocset= (Ivalley * Rds(on) + 40 mV) / 10uA

I_ripple=(19-0.9)*0.9/ (304.89Khz*0.36u*19)=7.811A

OCP=54A/2=27A per phase lvalley=27A-7.811A/2=23.1A

H-side MOS:AON6552 Rds(on): 5.6mohm@Vgs=10V 6.7mohm@Vgs=4.5V Id:20A@Ta=25 degC

L-side MOS:AON6554 Rds(on): 3.2mohm@Vgs=10V 3~3.8mohm@Vgs=4.5V Id:85A@Ta=25 degC

> PR1226 2.2_0603_5%

VGA@ = PC1221 1U_0402_6.3V6K


Choke: 0.22uH (Size:7*7*4) Rdc=0.97mohm +-5% Heat Rating Current=34A


C=3*330uF (9mohm)=990uF Vripple=Iripple*ESR(min)=7.811A*3mohm=23.4mV

@VGA@ PR1202 1K 0402 5%


Different VGA Chip (different EDP-Peak Current) need select different solution

| VGA Chip | N14P-GV | N14P-GV2 | N14M-GS | N14M-LP | N14P-LP | N14P-GE | N14P-GS | N14P-GT | N15S-GT | N15V-GM |
|------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------------------|---------------------------|-------------|-----------|
| OpenVReg Configurations | Config B | Config B | Config B | Config C |
| Rated TDP Power at Tj=102C | 18W | 25W | 18W | 13W | 18.9W | 25W | 25.6W | 35.5W | 18W | 18.16W |
| Boosted GPU Total at Tj=102C | 25W | 32W | 25W | 20W | 23W | N/A | 30W | 40W | 25W | 24.72W |
| EDP-Continuous at Tj=102C | 24A | 32A | 26A | 22A | 25A | 27A | 38A | 45A | 31A | 29.2A |
| EDP-Peak at Tj=102C | 35A | 55A | 45A | 35A | 35A | 40A | 60A | 75A | 60A | 44.3A |
| Istep max (Evaluation) | 15A | 27A | 25A | 20A | 14A | 12A | 31.5A | 35A | | |
| OCP Setting Current | 42A | 66A | 54A | 42A | 42A | 48A | 72A | 90A | 72A | 54A |
| Rocset | 8.96K | 12.45K | 10.7K | 8.96K | 8.96K | 9.83K | 8.3K | 9.39K | 13K | 10.2K |
| Recommendation | 2phase 1H1L | 2phase 1H2L | 2phase 1H2L | 2phase 1H1L | 2phase 1F |
| Polymer Cap (330uF) | 6mohm * 2 | 9mohm * 3 | 9mohm * 3 | 6mohm * 2 | 6mohm * 2 | 6mohm * 2 | 6mohm * 3 (L=0.22uH) | 4.5mohm * 3 (L=0.15uH) | | |
| Or OSCON (390uF) | 10mohm * 3 | NULL | NULL | GT@ | GM@ |





| Security Classification | Cor | npal Secret Data | Compal Electronics, Inc. | |
|-------------------------|--------------------------------------------------------------------------------------------------------------|-----------------------|----------------------------------|-----------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | +VGA CORE |
| THIS SHEET OF ENGINEER | RING DRAWING IS THE PROPRIETARY F | ROPERTY OF COMPAL ELE | CTRONICS, INC. AND CONTAINS CONF | |
| AND TRADE SECRET INFO | RING DRAWING IS THE PROPRIETARY F PRIMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONI | ANSFERED FROM THE CU | STODY OF THE COMPETENT DIVISION | OF H&DL |



PR1225


100K_0402_1%


Fsw=(Vin-0.5)/(2*Vin*Rton*3.2p)=304.89

3. Thermal monitoring: (VGPU_VREF-VTSNS)/PR23=VTSNS/Rth

| | T_min | T_typical | T_max |
|--------------|---------|-----------|--------|
| PR1221=18.7K | 96.73C | 100C | 103.1C |
| PR1221=13K | 106.38C | 110C | 113.4C |

89Khz 89Khz Rth Rth 33.1C Common bart 37500002E00





2014/03/19

Compal Secret Data

Deciphered Date

Security Classification

Issued Date

www.laptopblue.vn

Compal Electronics, Inc. 2015/03/18 VGA_CORE CAP THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCPET AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET NOR THIS FORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

A5WAM_Bay Trail M_LA-B981P

Security Classification

Version change list (P.I.R. List)

Page 1 of 2 for PWR

Compal Secret Data

Deciphered Date

Compal Electronics, Inc.

PWR_PIR

| Item | Fixed Issue | Reason for change | Rev. | PG# | Modify List | Date | Phase |
|--------|--------------------|-------------------|------|-----|------------------------------|------|-------|
| | | | | | | | |
| 1 | CPU tranistion | | | 40 | PR839 change to 280 ohm | 4/9 | DVT |
| 2 | NV power sequence | | | 43 | PR1222 VGA@->@VGA@ | 4/9 | DVT |
| 3 4 | | | | | PR1238 0->15K_0402_1% | 4/9 | DVT |
| 5 | | | | | PC1210 pop 0.1U(SE00000G880) | 4/9 | DVT |
| 6 | For EMI test | | | 42 | PR1007 change to 9.31K | 4/23 | PVT |
| 7 | unused part | | | 38 | PR607 change to R-Short 0402 | 4/23 | PVT |
| 8 | | | | | PR601 change to R-Short 0603 | 4/23 | PVT |
| 9 | | | | 36 | PR407 change to R-Short 0603 | 4/23 | PVT |
| 10 | For voltage adjust | | | 38 | PR606 change to 15.4K | 5/6 | PVT |
| 11 | | | | | | | |
| 12 | | | | | | | |
| 13 | | | | | | | |
| 14 | | | | | | | |
| 15 | | | | | | | |
| | | | | | | | |
| 16 | | | | | | | |
| 17 | | | | | | | |
| 18 | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | İ | | | | | İ | T |

Version Change List (P. I. R. List) Page 1/1 for HW

| <i>I tem</i> | Page# | Function | Date | Request Owner | Issue Description | Solution Description | Rev. |
|--------------|---------|--------------------|------|------------------|----------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 1 | P.6/8/2 | 8/32 _{HW} | 5/8 | | Fix S3/S5 have pluse at singal | U63.5/U58.5/U53.5/U62.5/U64.5 change power source from +1.8VS to +1.8VALW | |
| 2 | P.8/15/ | 29 HW | 5/8 | | Change R-short for cost down | R236,R237 change to R-Short 0805 R1044 change to R-Short 0402 R1015 change to R-Short 0402 | |
| 3 | P.31 | HW | 5/8 | EMI | Request from EMI add Bead at speaker | R1094/R1095/R1096/R1097 change from 0ohm to BEAD(SM01000CC00) | |
| 4 | P.29 | HW | 5/8 | | Change EC version to latest | change EC U28 to SA000075S30(KB9022QD) R506 change from 130K->160K_0402_1%(SD034160380) | 0.2 |
| 5 | P.9 | HW | 5/8 | | Add for Debug | ADD R973 0_0402_5%(@) at USB_HUB reset (connect to SYSON) ADD R1176/R1173 0_0402_5% for DGPU_PWR_EN_SOC1.8V ADD R1175/R1174 0_0402_5% for DGPU_HOLD_RST#_SOC1.8V ADD JP2@ R1081@ R1082@(for debug) | 1) |
| 6 | P.15 | HW | 5/8 | | Add PH resistor | R1043 change from 0ohm->10K_0402_5% unpop R2018(DGPU_HOLD_RST#_SOC1.8V) PH resistor | |
| 7 | P.11 | HW | 5/8 | | change cap to improve +1.0VS power rai | 1 C1056 C1057 C1059 change footprint from 22U_0805->0603 | |
| 8 | P.4 | HW | 5/8 | | Update DA P/N | DA P/N change to DA60019D000 | |

| Security Classification | Cor | mpal Secret Data | | Compal Electronics, Inc. | | |
|-------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| Issued Date | 2014/03/19 | Deciphered Date | 2015/03/18 | Title | HW P.I.R (1/3) | |
| THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS | RING DRAWING IS THE PROPRIETARY I RMATION. THIS SHEET MAY NOT BE TI AUTHORIZED BY COMPAL ELECTRON | PROPERTY OF COMPALELE RANSFERED FROM THE CUI ICS, INC. NEITHER THIS SHI | ECTRONICS, INC. AND CONTAINS CONFIDER STODY OF THE COMPETENT DIVISION OF R EET NOR THE INFORMATION IT CONTAINS | ŠĺŽe I Custor | Document Number TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL TOTAL T | Rev 0 |

