### www.qdzbwx.com

# DV14 CP UMA+DIS Schematics Document Arrandale Intel Ibex Peak-M


2011-03-18


**REV: X01** 

**DY: Nopop Component** 


**UMA: POP for UMA option DIS: POP for DIS option** 


65 BOM: Nopop for 65 BOM option





#### www.qdzbwx.com RT8207LGQW Adapter 1000mA 16825mA ISL62882 RT8237AGQW TPS51611RHBR +V DDR REE +0.75V DDR VT +1.5V\_SUS AO4407A 1760mA Charger 48000mA 24800mA +1.05V VTT +CPU GFX CORE B024707 +VCC CORE RT8208BGOW +PBATT Battery A04468 RT9025 3500mA VGA\_CORE\_PWR 1956.5m +1.5V\_RUN TPS51123RGER PA102FMG 82mA 10330mA +3.3V\_ALW +5V ALW2 +5V\_ALW 2016mA +1.5V RUN\_GP AO4468 UP7534BRA8 AO4468 UP7534BRA8 PA102FMG RT9025 RT9025 , 6661mA 300mA 6330mA 2000mA 2000mA 1761mA 1761mA +3.3V\_RU +5V\_RUN +5V\_USB2 +1.8V RUN +1.8V RUN GP RTS5138 SI3456DDV-T1 DMP2130L , 300mA 140mA 2000mA +LCDVDD +3.3V\_RUN\_GFX Power Shape LDO Regulator Switch Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Power Block Diagram Rev **X00 DV14 CP UMA+DIS**





#### PCH Strapping

Calpella Schematic Checklist Rev.0 7

resistor.  NC_CLE Weak internal pull-up. Do not pull low.  HAD_DCCK_EN# Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.  HDA_SDO Weak internal pull-down. Do not pull high.  HDA_SYNC Weak internal pull-down. Do not pull high.  GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating)		Carpetra Demenatic Checking Rev. U_/
Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k - 10-k weak pull-up resistor.  INIT3_3V# Weak internal pull-down. Do not pull high.  GNT3#/ GPI055 Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).  INTVRMEN High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled  GNT0#, GNT1#/GPI051  GNT1#/GPI051  Boot from PCI: Connect GNT0# and GNT1# floating. No pull up required.  Boot from PCI: Connect GNT1# to ground with 1-k pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# and GNT1# to ground with 1-l pull-down Boot From LPC*** CSNT0# to GNT0# to	Name	Schematics Notes
No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k   -10-k   weak pull-up resistor.   Weak internal pull-down. Do not pull high.	SPKR	
8.2-k		
INIT3_3V#   Weak null-up resistor.   Weak internal pull-down. Do not pull high.   GNT3#/ GPI055   Default Mode: Internal pull-up.   Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).   INTVRMEN   High (1) = Integrated VRM is enabled   Low (0) = Integrated VRM is disabled   GNT0#, GNT1#/GPI051   Boot from PCI: Connect GNT1# to ground with 1-k pull-down   Bö85**From LPGY**ec8NT0**Et**Fb88*high**T0# and GNT1# to ground with 1-k pull-down   Bö85**From LPGY**ec8NT0**Et**Fb88*high**T0# and GNT1# to ground with 1-k pull-down   CONTO**		
Default Mode: Internal pull-up.		
Low (0) = Top Block Swap Mode (Connect to ground with 4.7-k weak pull-down resistor).	INIT3_3V#	Weak internal pull-down. Do not pull high.
Weak   pull-down resistor).		
Default   SPI   Left both GNT0# and GNT1# floating. No pull up required.    Boot from PCI: Connect GNT1# to ground with 1-k pull-down   Boot from PCI: Connect GNT1# to ground with 1-k pull-down   Boot from PCI: Connect GNT1# to ground with 1-k   Default	GPIO55	
Low (0) = Integrated VRM is disabled		
Default (SPI): Left both GNTO# and GNT1# floating. No pull up required.   Boot from PCI: Connect GNT1# to ground with 1-k pull-down   B88t*sffom Left*Yec8NTO#th*Seft*B8ft*IgMTO# and GNT1# to ground with 1-k	INTVRMEN	High (1) = Integrated VRM is enabled
GNT1#/GPI051  Required.  Boot from PCI: Connect GNT1# to ground with 1-k pull-down B888t*Ffom LPRY*CSNT0E*t*F88t*LRRT0# and GNT1# to ground with 1-k  GNT2#/ GPI053  Default**Internal pull-up. GPI033  Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.  SPI_MOSI  Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up Disable*ITFM:  NV_ALE  Enable Danbury:**Connect to Vcc3_8 with 8.2-k weak pull-up resistor.  Disable Danbury:**Connect to ground with 4.7-k weak pull-up resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# /GPI0[33]  HOA_SPOO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPI05  GPI05  Weak internal pull-down. Do not pull high.  GPI068  Weak internal pull-down. Do not pull high.  GPI07  Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter		
pull-down  B886*From EpcYecShToctFb8chicGT0# and GNT1# to ground with  1-k  GNT2#/ GPI053  Default** Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for seronly. Not for mobile/desktops).  GPI033  Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.  SPI_MOSI  Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up DisableriTFM:  NV_ALE  Enable Danbury*** Connect to ground with 4.7-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD DOCK_EN#  (GPI0[33]  HDA_SYNC  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPI05  Weak internal pull-down. Do not pull high.  GPI06  GPI07  Default = Do not connect (floating) High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter		
B88is From LeRY CSNTC# F188 HighTo# and GNT1# to ground with 1-k		
GNT2#/ GPIO53  Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.  SPI_MOSI  Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up Disable TiffM: Connect to Vcc3_8 with 8.2-k weak pull-up Disable Danbury: Connect to Wcd3_8 with 8.2-k weak pull-up resistor.  NV_ALE  Enable Danbury: Connect to Wcd3_8 with 8.2-k weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD DOCK_EN# (GPIO[33]  HDA_SYNC  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPIO5  Weak internal pull-down. Do not pull high.  GPIO5  Weak internal pull-down. Do not pull high.  GPIO7  Default = Do not connect (floating) High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter		Bootsfrom Lpc. CSNTO trlett F188th 1 GMTO# and GNT1# to ground with
Low (0) = Configures DMI for ESI compatible operation (for seronly. Not for mobile/desktops).    GPIO33   Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.    SPI_MOSI   Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up DisableriTFM:	CNIEC# /	
only. Not for mobile/desktops).  GPIO33  Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.  SPI_MOSI  Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up Disable_iTFM:  NV_ALE  Enable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# /GPIO[33]  High (1): Flash Descriptor Security will be overridden. HDA_SPOC  Weak internal pull-down. Do not pull high.  GPIO5  Weak internal pull-down. Do not pull high.  GPIO68  Weak internal pull-down. Do not pull high.  GPIO7  Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter		
Disable ME in Manufacturing Mode: Connect to ground with 1-k pull-down resistor.  SPI_MOSI  Enable iTFM: Connect to Vcc3_3 with 8.2-k weak pull-up DisableriTFM:  NV_ALE  Enable Danbury: Connect to Vcc3_3 with 8.2-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.  HDA_SDO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPIO15  Weak internal pull-down. Do not pull high.  GPIO8  Weak internal pull-down. Do not pull high.  GPIO8  Weak internal pull-up. Do not pull low.  GPIO27  Default = Do not connect (floating)  High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter		
pull-down resistor.  SPI_MOSI  Enable iTPM: Connect to Vcc3_3 with 8.2-k weak pull-up DisableriTPM:  Enable Danbury! Connect to ground with 8.2-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# (GPIO(33)	GPIO33	
DisableritPM:  NV_ALE  Enable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD DOCK EN# Low (0): Flash Descriptor Security will be overridden.  High (1): Flash Descriptor Security will be in effect.  HDA_SYDO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPIO15  Weak internal pull-down. Do not pull high.  GPIO8  Default = Do not connect (floating)  High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter		<b>Disable ME in Manufacturing Mode:</b> Connect to ground with 1-k pull-down resistor.
NV_ALE  Enable Danbury: Connect to ground with 4.7-k weak pull-up resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-downess.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN#  /GPIO(33]  High (1): Flash Descriptor Security will be overridden.  High (1): Flash Descriptor Security will be in effect.  HDA_SDO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPIO15  Weak internal pull-down. Do not pull high.  GPIO8  Weak internal pull-down. Do not pull high.  GPIO27  Default = Do not connect (floating)  High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter	SPI_MOSI	
resistor.  Disable Danbury: Connect to ground with 4.7-k weak pull-down resistor.  NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.  HDA_SDO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPI015  Weak internal pull-down. Do not pull high.  GPI08  Weak internal pull-down. Do not pull high.  GPI08  Weak internal pull-up. Do not pull low.  GPI027  Default = Do not connect (floating) High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter	NV ALE	Enable Danbury Left floating vone gull-down 2 required null-up
resistor.  NC_CLE Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# Low (0): Flash Descriptor Security will be overridden.  HGPIO[33] High (1): Flash Descriptor Security will be in effect.  HDA_SDO Weak internal pull-down. Do not pull high.  HDA_SYNC Weak internal pull-down. Do not pull high.  GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating)  High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter	***-***	
NC_CLE  Weak internal pull-up. Do not pull low.  HAD_DOCK_EN# Low (0): Flash Descriptor Security will be overridden.  High (1): Flash Descriptor Security will be in effect.  HDA_SDO  Weak internal pull-down. Do not pull high.  HDA_SYNC  Weak internal pull-down. Do not pull high.  GPI015  Weak internal pull-down. Do not pull high.  GPI08  Weak internal pull-up. Do not pull low.  GPI027  Default = Do not connect (floating)  High (1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter		Disable Danbury: Connect to ground with 4.7-k weak pull-down
HAD DOCK EN# Low (0): Flash Descriptor Security will be overridden.  High (1): Flash Descriptor Security will be in effect.  HDA_SDO Weak internal pull-down. Do not pull high.  HDA_SYNC Weak internal pull-down. Do not pull high.  GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter		resistor.
GPTO[33]   High (1): Flash Descriptor Security will be in effect.	NC_CLE	Weak internal pull-up. Do not pull low.
HDA_SDO Weak internal pull-down. Do not pull high.  HDA_SYNC Weak internal pull-down. Do not pull high.  GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter	HAD DOCK EN#	Low (0): Flash Descriptor Security will be overridden.
HDA_SYNC Weak internal pull-down. Do not pull high.  GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter	/GPIO[33]	High (1) : Flash Descriptor Security will be in effect.
GPIO15 Weak internal pull-down. Do not pull high.  GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter	HDA_SDO	Weak internal pull-down. Do not pull high.
GPIO8 Weak internal pull-up. Do not pull low.  GPIO27 Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter	HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO27  Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter	GPIO15	Weak internal pull-down. Do not pull high.
High(1) = Enables the internal VccVRM to have a clean supply analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter	GPIO8	Weak internal pull-up. Do not pull low.
	GPIO27	High(1) = Enables the internal VCCVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter

#### PCIE Routing

LANE2	MiniCard WLAN
T.ANE3	T.AN


#### **USB Table**

USB			
Pair	Device		
0	х		
1	USB1		
2	USB2		
3	USB3		
4	x		
5	x		
6	x		
7	x		
8	x		
9	WLAN for BLUETOOTH		
10	CARD READER		
11	CAMERA		
12	x		
13	x		

## Processor Strapping QdZbwx.com


Calpella Schematic Checklist Rev.			
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort.  0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor  Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MOW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **Table of Content** X00 **DV14 CP UMA+DIS** 



SSID = CPU

## www.qdzbwx.com



2nd = 62.10040.821


3rd = 62.10055.551


Wistron Corporation
21F, 88, Sec. 1, Hein Tel Wu Rd., Heichih,
Telipel Heien 221, Telwan, R.O.C.

Size Document Number


A3 DV14 CP UMA+DIS

DV14 CP UMA+DIS ry, March 23, 2011 Sheet 8 X00






SSID = CPU



#### PCI-Express Configuration Select 1:Single PEG

0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal

15 -> 0, 14 -> 1, ...

1 :Normal Operation
0 :Lane Numbers Reversed

tion

Change to Normal operation 20100202




CFG4 - Display	Port Presence
----------------	---------------

CFG4

CFG0

1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port




#### CFG7(Reserved) - Temporarily used for early Clarksfield samples.

CFG7 Clarksfield (only for early s

Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor.

Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor shouble be used. Does not impact AUB functionality.

## www.qdzbwx.com




CPU (RESERVED)


Size Document Number


A3 DV14 CP UMA+DIS


Date: Monday, March 07, 2011


Sheet 11 of 100























SSID = PCH


## www.qdzbwx.com

































www.qdzbwx.com


(Blanking)






## www.qdzbwx.com


SSID = SDIO

































DCIN Jack
DV14 CP UMA+DIS

X00


SSID = PWR.Support

## DCin CONN




SSID = PWR.Support

## **Batt Connecter**



For actual location, need to be swap all pin



Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


BATT CONN


Size Document Number
A3 DV14 CP UMA+DIS X00


Date: Wednesday, March 23, 2011 Sheet 44 of 100


#### www.qdzbwx.com SSID = Charger PR4503 100KR2J-1-GP 92 AO4407AL-GP 84.04407.G37 1 (B) '1 EE need pull high and net name ØЪ, ØЪ 2nd = 84.03604.A37 2nd = 84.03604.A37 PR4505 470KR2J-2-GP PR4501 10KR2F-2-GP **D**Y **69** 2N7002KDW-GP 84.2N702.A3F CHG\_AGND PWR CHG REGN 83.1R504.A8F SC1U25V3KX-1-GP CHG AGND 2nd = 83.1R504.B8F 2nd = 84.04178.037 PWR CHG ACDET PC4512 SCD01U50V2KX-1GP Charger Current=1.4~3.6A (**1**) 68.5R610.20B +KBC\_PWR PR4518 100KR2J-1-GP 2nd = 84.04178.037 PWR CHG REGN x01-0116 need check pull high CHG\_AGND ROSA Adapter Type 65W 24K 84.2N702.E31 90W 33.2K 2nd = 84.2N702.031 130W 59K EC code only BQ24707 AD\_IA\_HW2 H PROCHOT# AD IA HW Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichilh, Taipei Hsien 221, Taiwan, R.O.C. **CHARGER BQ24707** \*X00 **DV14 CP UMA+DIS**























## RT9025 for +1.8V RUN
















SSID = SATA

# www.qdzbwx.com

## **SATA HDD Connector**



## **SATA ODD Connector**





Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tal Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Size | Document Number | A3 | DV14 CP UMA+DIS | X00

Dete: Wednesday, March 23, 2011 | Sheet 56 of 100







SSID = User.Interface

#CPURST# use pull-up Resistor close
ITP connector 500 mil ( max ),
others place near CPU side.


CPU

TCK (PIN AC5)

ITP Connector

CK(PIN 5)


FBO(PIN 11)








#### SPI FLASH ROM (32M bits) for PCH WWW.qdzbwx.com SSID = Flash.ROM+3.3V\_RUN C6203 SCD1U10V2KX-5GP C6201 SC10U6D3V5MX-3GP © \_\_sc R6202 SRN4K7J-8-GP +3.3V RUN U6201 SO/SIO1 HOLD# -<<< PCH\_SPI\_CLK 24 -R6201 WP# SCLK R6212 EC6203 EC6202 COSC4D7P50V2CN-1GP SC4D7P50V2CN-1GP EC6201 P50V2CN-1GP


72.25320.C01 2ND = 72.25Q32.A01
















11/29 change USB2 to 22.10321.S01



#### 11/1 Stuff TR6101 for EMI





Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


USB


Size
Document Number
A3
DV14 CP UMA+DIS
Z000
Date: Wednesday, March 23, 2011
Sheet 63 of 100


SSID = Wireless


# www.qdzbwx.com


## Mini Card Connector(802.11a/b/g)















#### SSID = KBC**Internal KeyBoard Connector** 0 NP1 —>> KB DET# KROW7 KROW6 KROW2 KROW5 KROW1 KROW0 KCOL5 KCOL4 KCOL7 KCOL6 KCOL3 KCOL2 KCOL12 KCOL16 KCOL15 KCOL14 KCOL9 KCOL11 99 0 X01 0307


12/8 Add Cap LED control circuit

### CAP LED CONTROL

20.K0597.030




ssid = Touch .W.W. QdZbwx.com



11/23 change TPAD1 to 20.K0320.004





www.qdzbwx.com SSID = User.Interface **A**00 +3.3V\_RUN LPC\_LAD0\_R 20 30 40 50 60 70 LPC\_LAD1\_R LPC\_LAD2\_R LPC\_LAD3\_R LPC\_LFRAME#\_R DY 9,21,31,37,64,83 PLT\_RST# 8 9 21 PCLK\_FWH>> 10<sub>C</sub> 11<sub>C</sub> 12<sub>C</sub> (GP) MLX-CON10-7-GP <Core Design> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved Document Number Rev **DV14 CP UMA+DIS** X00 Date: Wednesday, March 23, 2011

(Blanking)

Core Design>

Wistron Corporation
21F, 88, Sec.1, Hain Tei Wu Rd., Hsichih,
Taipei Hsten 221, Taiwan, R.O.C.

Fitte

Reserved


Size | Document Number | Docu


www.qdzbwx.com (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. RESERVED Rev **X00 DV14 CP UMA+DIS** 








#### SD/XD/MS Card Reader
















SSID = User.Interface


### www.qdzbwx.com














R6902 100KR2J-1-GP R6903 LID CLOSE# CS903 OR2J-2-GP

+3.3V\_ALW


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.







www.qdzbwx.com (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved X00 **DV14 CP UMA+DIS** 




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


DV14 CP UMA+DIS


Rev **X00** 






































www.qdzbwx.com (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved Rev **X00 DV14 CP UMA+DIS** 

www.qdzbwx.com (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Reserved Rev **X00 DV14 CP UMA+DIS** 

#### DV14 Calpella UMA&DIS Power Up Sequence (AC mode) red word: KBC GPIO +3.3V\_RTC\_LDO KBC GPIO36 control TPS51125 to KBC GPIO46 PCH to KBC GPI94 SUS\_PWR\_DN\_ACP KBC GPIO43 to PCH PCH to KBC GPIO00 Press Power button KBC PWRBTN EC# GPIO3 KBC GPO84 to PCH KBC GPO16 to LAN +V\_DDR\_REF(0.9V) +3.3V\_RUN\_GPU(Discrete only) G9731\_PGOOD\_1V(Discrete only) TPS51218 to KBC GPI34 KBC GPO53 to ISL62883 - CPU CORE Power +VCC CORE CLK\_CPU\_BCLK ISL62883 to CLOCKGEN ISL62884 to KBC GPO14 KBC GPIO47 to PCH KBC LRESET#

## www.qdzbwx.com

