

JE40 HR
DIS/UMA/Muxless Schematics Document
Sandy Bridge
Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

JE40 HR Block Diagram (Discrete/UMA/co-lay)

SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

Project code : 91.4IQ01.001
PCB P/N : 48.4IQ01.0SA
Revision : 10267-1

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHRD 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**

Size A3 Document Number: **JE40-HR** Rev: **-1**

Date: Thursday, December 02, 2010 Sheet 2 of 102



PGH Strapping Huron River Schematic Checklist Rev.0.7	
Pin Name	Strap Description
SPI	Reboot: Optical Pull-up. Default Mode: Internal weak pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping Huron River Schematic Checklist Rev.0.7			
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

USB Table

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SMBus ADDRESSES

I2 C / SMBus Addresses		Ref Des	HURON RIVER ORS	
Device			Address	Hex Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA SMI1_CLK/SMI1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

HR UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number		Rev -1
JE40-HR			
Date:	Thursday, December 02, 2010	Sheet 3 of	102

SSID = CPU

OP ID
32.100.5.4
Change: 62.10055.321
2nd = 62.10055.321
3rd = 62.10040.821

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel DMI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.

Note:
Lane reversal does not apply to FDI sideband signals.



Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics function for power saving.




NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.



NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect


PEG Static Lane Reversal

PEG_TXN15	Do Not Stuff	PEG_TXN15
PEG_TXN14	Do Not Stuff	PEG_TXN14
PEG_TXN13	Do Not Stuff	PEG_TXN13
PEG_TXN12	Do Not Stuff	PEG_TXN12
PEG_TXN11	Do Not Stuff	PEG_TXN11
PEG_TXN10	Do Not Stuff	PEG_TXN10
PEG_TXN9	Do Not Stuff	PEG_TXN9
PEG_TXN8	Do Not Stuff	PEG_TXN8
PEG_TXN7	Do Not Stuff	PEG_TXN7
PEG_TXN6	Do Not Stuff	PEG_TXN6
PEG_TXN5	Do Not Stuff	PEG_TXN5
PEG_TXN4	Do Not Stuff	PEG_TXN4
PEG_TXN3	Do Not Stuff	PEG_TXN3
PEG_TXN2	Do Not Stuff	PEG_TXN2
PEG_TXN1	Do Not Stuff	PEG_TXN1
PEG_TXN0	Do Not Stuff	PEG_TXN0



SSID = CPU1

shop619767.r7stafibacom




SSID = CPU

shop619767.r7stafibac.com

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



- AK28 CFG0
- AK29 CFG1
- AL26 CFG2
- AL27 CFG3
- AK26 CFG4
- AL29 CFG5
- AL30 CFG6
- AM31 CFG7
- AM32 CFG8
- AM30 CFG9
- AM28 CFG10
- AM26 CFG11
- AN28 CFG12
- AN31 CFG13
- AN26 CFG14
- AM27 CFG15
- AK31 CFG16
- AN29 CFG17

- AJ31 RSVD#AJ31
- AH31 RSVD#AH31
- AJ33 RSVD#AJ33
- AH33 RSVD#AH33

- AJ26 RSVD#AJ26

- B4 RSVD#B4
- D1 RSVD#D1

- F25 RSVD#F25
- F24 RSVD#F24
- F23 RSVD#F23
- D24 RSVD#D24
- G25 RSVD#G25
- G24 RSVD#G24
- F23 RSVD#E23
- D23 RSVD#D23
- C30 RSVD#C30
- A31 RSVD#A31
- B30 RSVD#B30
- B29 RSVD#B29
- D30 RSVD#D30
- B31 RSVD#B31
- A30 RSVD#A30
- C29 RSVD#C29

- J20 RSVD#J20
- B18 RSVD#B18
- A19 RSVD#A19

- J15 RSVD#J15

SANDY

RESERVED

SANDY

- L7 RSVD#L7
- AG7 RSVD#AG7
- AE7 RSVD#AE7
- AK2 RSVD#AK2
- W8 RSVD#W8

- AT26 RSVD#AT26
- AM33 RSVD#AM33
- AJ27 RSVD#AJ27

- T8 RSVD#T8
- I16 RSVD#J16
- H16 RSVD#H16
- G16 RSVD#G16

- AR35 RSVD#AR35
- AT34 RSVD#AT34
- AT33 RSVD#AT33
- AP35 RSVD#AP35
- AR34 RSVD#AR34

- B34 RSVD#B34
- A33 RSVD#A33
- A34 RSVD#A34
- B35 RSVD#B35
- C35 RSVD#C35

- AJ32 RSVD#AJ32
- AK32 RSVD#AK32

- AH27 RSVD#AH27

- AN35 RSVD#AN35
- AM35 RSVD#AM35

- AT2 RSVD#AT2
- AT1 RSVD#AT1
- AR1 RSVD#AR1

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size A3

Document Number JE40-HR

Rev -1

Date: Thursday, December 02, 2010


Sheet 7 of 102

SSID = CPU

shop619767.r7stafibacom

PROCESSOR CORE POWER

53A



VCC Output Decoupling Recommendation:
4 x 470 uF at Bottom Socket Edge
8 x 22 uF at Top Socket Cavity
8 x 22 uF at Top Socket Edge
8 x 22 uF at Bottom Socket Cavity

VCC_CORE

- AG35 VCC
- AG34 VCC
- AG33 VCC
- AG32 VCC
- AG31 VCC
- AG30 VCC
- AG29 VCC
- AG28 VCC
- AG27 VCC
- AG26 VCC
- AG25 VCC
- AG24 VCC
- AG23 VCC
- AG22 VCC
- AG21 VCC
- AG20 VCC
- AG19 VCC
- AG18 VCC
- AG17 VCC
- AG16 VCC
- AG15 VCC
- AG14 VCC
- AG13 VCC
- AG12 VCC
- AG11 VCC
- AG10 VCC
- AG9 VCC
- AG8 VCC
- AG7 VCC
- AG6 VCC
- AG5 VCC
- AG4 VCC
- AG3 VCC
- AG2 VCC
- AG1 VCC
- AG0 VCC
- AG-1 VCC
- AG-2 VCC
- AG-3 VCC
- AG-4 VCC
- AG-5 VCC
- AG-6 VCC
- AG-7 VCC
- AG-8 VCC
- AG-9 VCC
- AG-10 VCC
- AG-11 VCC
- AG-12 VCC
- AG-13 VCC
- AG-14 VCC
- AG-15 VCC
- AG-16 VCC
- AG-17 VCC
- AG-18 VCC
- AG-19 VCC
- AG-20 VCC
- AG-21 VCC
- AG-22 VCC
- AG-23 VCC
- AG-24 VCC
- AG-25 VCC
- AG-26 VCC
- AG-27 VCC
- AG-28 VCC
- AG-29 VCC
- AG-30 VCC
- AG-31 VCC
- AG-32 VCC
- AG-33 VCC
- AG-34 VCC
- AG-35 VCC
- AG-36 VCC
- AG-37 VCC
- AG-38 VCC
- AG-39 VCC
- AG-40 VCC
- AG-41 VCC
- AG-42 VCC
- AG-43 VCC
- AG-44 VCC
- AG-45 VCC
- AG-46 VCC
- AG-47 VCC
- AG-48 VCC
- AG-49 VCC
- AG-50 VCC
- AG-51 VCC
- AG-52 VCC
- AG-53 VCC
- AG-54 VCC
- AG-55 VCC
- AG-56 VCC
- AG-57 VCC
- AG-58 VCC
- AG-59 VCC
- AG-60 VCC
- AG-61 VCC
- AG-62 VCC
- AG-63 VCC
- AG-64 VCC
- AG-65 VCC
- AG-66 VCC
- AG-67 VCC
- AG-68 VCC
- AG-69 VCC
- AG-70 VCC
- AG-71 VCC
- AG-72 VCC
- AG-73 VCC
- AG-74 VCC
- AG-75 VCC
- AG-76 VCC
- AG-77 VCC
- AG-78 VCC
- AG-79 VCC
- AG-80 VCC
- AG-81 VCC
- AG-82 VCC
- AG-83 VCC
- AG-84 VCC
- AG-85 VCC
- AG-86 VCC
- AG-87 VCC
- AG-88 VCC
- AG-89 VCC
- AG-90 VCC
- AG-91 VCC
- AG-92 VCC
- AG-93 VCC
- AG-94 VCC
- AG-95 VCC
- AG-96 VCC
- AG-97 VCC
- AG-98 VCC
- AG-99 VCC
- AG-100 VCC

CPU#

POWER SANDY

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES


VIDALERT#
VIDSCLK
VIDSOUT

VCC_SENSE
VSS_SENSE


VCCIO_SENSE
VSSIO_SENSE

- VCCIO AH13
- VCCIO AH10
- VCCIO AG10
- VCCIO Y10
- VCCIO U10
- VCCIO P10
- VCCIO L10
- VCCIO J14
- VCCIO J13
- VCCIO J12
- VCCIO J11
- VCCIO H14
- VCCIO H12
- VCCIO H11
- VCCIO G14
- VCCIO G13
- VCCIO G12
- VCCIO F14
- VCCIO F13
- VCCIO F12
- VCCIO F11
- VCCIO F10
- VCCIO E11
- VCCIO D14
- VCCIO D13
- VCCIO D12
- VCCIO D11
- VCCIO C14
- VCCIO C13
- VCCIO C12
- VCCIO C11
- VCCIO B14
- VCCIO B12
- VCCIO B11
- VCCIO A14
- VCCIO A13
- VCCIO A12
- VCCIO A11
- VCCIO J23


VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
5 x 22 uF & 5 x 0805 no-stuff at Bottom
7 x 22 uF & 2 x 0805 no-stuff at Top



No-stuff sites outside the socket may be removed.
No-stuff sites inside the socket cavity need to remain.



For CRB VIDSOUT need to pull high 130 ohm closer to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU




HR UMA

緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (VCC_CORE)			
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	8 of 102

SSID = CPU1



VAXG Output Decoupling Recommendation:
2 x 470 uF at Bottom Socket Edge
1 x 22 uF at Top Socket Cavity
4 x 10 uF at Top Socket Edge
2 x 22 uF at Bottom Socket Cavity
4 x 22 uF at Bottom Socket Edge

R906,R907 close to CPU



SID = CPU

shop61976717stafibacom






shop61976717.taobao.com

JE40 delete XDP function

[illegible]

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



PART NUMBER	Height	TYPE

DM1
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.V51
3rd = 62.10017.M51
4th = 62.10017.X41

HR UMA			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR3-SODIMM1			
Size Custom	Document Number		Rev
	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 14	of 102


SSID = MEMORY

shop61076717.taobao.com



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA



Layout Note:
Place these Caps near
SO-DIMMB.

-2

Place these caps
close to VTT1 and
VTT2.

H = 8mm

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DDR3-SODIMM2
Size	Document Number	Rev	
Custom	JE40-HR	-1	
Date:	Thursday, December 02, 2010	Sheet	15 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DDR3-SODIMM2</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 16 of 102



--	--



Year	1990	1995	2000	2005	2010
1990	1.0	1.0	1.0	1.0	1.0
1995	1.0	1.0	1.0	1.0	1.0
2000	1.0	1.0	1.0	1.0	1.0
2005	1.0	1.0	1.0	1.0	1.0
2010	1.0	1.0	1.0	1.0	1.0



KBC CI K FMI

OC[3:0]# for Device 29 (Ports 0-7)

DMI & FDI Termination Voltage

check P1808 P1809 阻值

QDD - 2 235

СЕРИЯ Т. 14

✖ USB Ext. port 1 (HS)

Pair	Device
------	--------

SB add USB port 5

JE40 co-lay USB2 0



USB 2.0 Overcurrent Pin Default Usage

	Default Port		Default Port
--	--------------	--	--------------

HR UMA

德創次字 Wistron Corporation


Title	
-------	--

PCH (PCI/ISB/NVRAM)


IF40-HR

Rev

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.






Deep S4/S5 Supported Deep S4/S5 Not Supported



For platforms not supporting Deep S4/S5
1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)
3.SLP_SUS# and SUSACK# are left as 'no connect'
4.SUSWARN# used as SUSPWRDNACK/GPIO30




DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled










SSID = PCH



shop61976717.taobao.com






This signal has a weak internal pull down. On Die PLL VR is supplied by 1.5V when sampled high, 1.8 V when sampled low. Needs to be pulled High for Huron River platform. co-operate with R2310



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.



0.5cm x 2cm

27 EC_SCI# <<<

```



21 PSW_CLR# <<<-
JE40 delete FP function

```




```

21 PSW_CLR# <<<-
JE40 delete FP function

```





VRAM Size



6 OF 10

H4/GPIO68	C40	>>>	SATA_ODD_PWRGT	56
H5/GPIO69	B41	>>>	UMA_DIS#	20
H6/GPIO70	C41	VRAM_SIZE1		
H7/GPIO71	A40	VRAM_SIZE2		



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
 should not float on the motherboard. They should
 be tied to GND directly.

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY)- DISABLED [DEFAULT] LOW (R2211)- ENABLED

ICC_EN#

1

R2211
1KR2J-1-GP


2

G/P

+

-


PLL_ODVR_EN



R2212
Do Not Suff


NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

SSID = PCH 6A




U2301 for ANNIE flicker issue
R2312 for don't flicker solution

3.3V CRT LDO




-1M add LDO for VCCVRM_S0



$V_{out} = 1.25 * (1 + R1/R2)$

Refer to NPCE795 shared SPI flash architecture





SB 公板 suggest delete 3D3V_S0, R2313
SPI only support 3D3V_S5
The same BIOS SPI ROM power

HR UMA



SSID = PCH

shop619767.r7stafkacoom






shop61976717stafibacom


HR UMA

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>Clock(colay)</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 26 of 102


D




C



B



A



5


4

3

2

1

557D - The Thermal sensor P2800



Layout notice :
Both DXN and DXP routing 10 mil
trace width and 10 mil spacing.


ADJ Table (Reference to SYNTON-TECH Metal Film Resistor E-96 ±1% Series)

RADJ1 (KΩ)	RADJ2 (KΩ)	VADJ (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9


VGA Thermal sensor P2800


SMBUS modify to Page 84

Fan controller P2793



For PWM FAN










-1 PVDD timing 需要比 AVDD晚, 使用PW 74.00545.079 去開
vensor suggest , 需要導入嗎

CLOSE TO PIN1 and 9


CLOSE TO PIN39 and 46



MIC2V Ref voltage is 2.5V
because Vgs(th) concern
can't use 2N702 for desing



SB modify



AUDIO OF AMPLIFIER

JE40 delete AMP function

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Audio AMP</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 30 of 102





Title			
RTS5159 (CARD READER)			
Size	Document Number	Rev	
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 32 of	102

shop61976717.taobao.com

(Blanking)

HR UMA

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Reserved


Size A4	Document Number JE40-HR	Rev -1
------------	-----------------------------------	------------------

Date: Thursday, December 02, 2010 Sheet 33 of 102




shop61976717.taobao.com

HR UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Controller			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 35 of 102



ANNIE Run Power




-1 co-layout SLG55221




SB modify part number

1D5V_S0

MAX Current 3000 mA
Design Current 2100 mA
Total= 11.39A




Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




5 S3 Power Reduction X01 20091111 JE40 HR modify 驗證R3710上件


SB to -1 reserve R3723



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



For U3701 not OD AND gate
R3719 to 64.15015.6DL
R3720 to 64.75005.6DL
R3702 to DY


SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

HR UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ADAPTER		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 37	of 102

Adaptor in to generate DCBATOUT




JE40 change DCIN1 part number



HR UMA

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DCIN JACK			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	38 of 102

BATTERY CONNECTOR



EC Protect

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4

Document Number


JE40-HR


Rev
-1

Date: Thursday, December 02, 2010


Sheet 39 of 102

AD+ total power	R1	R2	AD+ total power	R1	R2
90w	121k	49.9k	80w	137k	49.9k










DCBATO UT PWR_DCBATO L_GFXCORE



84.00172.037
SIR172DP-T1-GE3
Id=20A, Qg=9.8~15nC,
Rdson=10.3~12.4mohm

PU4401
84.00172.037
2nd = 84.08030.037
UMA_Muxless



UMA_Muxless



PC4407
SCD22U25V3KX-GP
UMA_Muxless

42 PWR_GFXCORE_HG >>>
42 PWR_GFXCORE_PH >>>
42 PWR_GFXCORE_LG >>>

PU4403
SIR166DP-T1-GE3-GP
84.00166.037
2nd = 84.08028.037
UMA_Muxless


84.00164.037
SIR166DP-T1-GE3
Id=22.8A, Qg=40.6~61nC,
Rdson=2.6~3.2mohm

PWR_DCBATO UT_GFXCORE

UMA_Muxless
UMA_Muxless
UMA_Muxless

20100721

JE40 HR RF




20100721

VCC_GFXCORE
Iomax=12A
OCP>18A

VCC_GFXCORE

79.33719.2CL
Pana 330uF, 2.5V, 7343
ESR=9mΩ, Irripple=3A

SB 20100908




68.R3610.20K
0.36uH, Idc=24A
DCR=0.76+/-5% mohm

PTC4401
SE330U2VDM-L-GP
79.33719.L01
UMA_Muxless

PTC4402
SE330U2VDM-L-GP
79.33719.L01
UMA_Muxless

Place near choke



20100906





SB 20100831


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU Core-3(ISL95831)	
Size	Document Number	JE40-HR		Rev
A3				-1
Date:	Thursday, December 02, 2010	Sheet	44	of 102


TPS51218D for 1D05V





SS1D = PWR.Plane.Regulator_1p6v

RT9025 for 1D8V_S0



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LDO 1D8V(RT9025)

Size
A4

Document Number

JE40-HR

Rev	-1
-----	----

Date: Thursday, December 02, 2010

Sheet 47 of 102



VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V

The diagram illustrates the electrical connections for the LCD1 PS-CON30-GP connector (20.F1816.030). The connector pins are numbered 1 through 32. Key connections include:

- Pin 1:** DBC EN_C
- Pin 2:** BLON_OUT_C
- Pin 3:** LCD_BRIGHTNESS
- Pin 4:** USB CAMERA
- Pin 5:** USB CAMERA
- Pin 6:** 3D3V_CAMERA_S0
- Pin 7:** Do Not Stuff
- Pin 8:** Do Not Stuff
- Pin 9:** Do Not Stuff
- Pin 10:** Do Not Stuff
- Pin 11:** Do Not Stuff
- Pin 12:** Do Not Stuff
- Pin 13:** Do Not Stuff
- Pin 14:** Do Not Stuff
- Pin 15:** Do Not Stuff
- Pin 16:** Do Not Stuff
- Pin 17:** Do Not Stuff
- Pin 18:** Do Not Stuff
- Pin 19:** Do Not Stuff
- Pin 20:** Do Not Stuff
- Pin 21:** Do Not Stuff
- Pin 22:** Do Not Stuff
- Pin 23:** Do Not Stuff
- Pin 24:** Do Not Stuff
- Pin 25:** Do Not Stuff
- Pin 26:** Do Not Stuff
- Pin 27:** Do Not Stuff
- Pin 28:** Do Not Stuff
- Pin 29:** Do Not Stuff
- Pin 30:** Do Not Stuff
- Pin 31:** Do Not Stuff
- Pin 32:** Do Not Stuff

Other components and signals shown include:

- TP4901:** Do Not Stuff
- 3D3V_CAMERA_S0:** Do Not Stuff
- EC4906:** Do Not Stuff
- EC4901:** Do Not Stuff
- EC4902:** Do Not Stuff
- EC4903:** Do Not Stuff
- EC4904:** Do Not Stuff
- EC4905:** Do Not Stuff
- EC4906:** Do Not Stuff
- EC4907:** Do Not Stuff
- EC4908:** Do Not Stuff
- EC4909:** Do Not Stuff
- EC4910:** Do Not Stuff
- EC4911:** Do Not Stuff
- EC4912:** Do Not Stuff
- EC4913:** Do Not Stuff
- EC4914:** Do Not Stuff
- EC4915:** Do Not Stuff
- EC4916:** Do Not Stuff
- EC4917:** Do Not Stuff
- EC4918:** Do Not Stuff
- EC4919:** Do Not Stuff
- EC4920:** Do Not Stuff
- EC4921:** Do Not Stuff
- EC4922:** Do Not Stuff
- EC4923:** Do Not Stuff
- EC4924:** Do Not Stuff
- EC4925:** Do Not Stuff
- EC4926:** Do Not Stuff
- EC4927:** Do Not Stuff
- EC4928:** Do Not Stuff
- EC4929:** Do Not Stuff
- EC4930:** Do Not Stuff
- EC4931:** Do Not Stuff
- EC4932:** Do Not Stuff
- EC4933:** Do Not Stuff
- EC4934:** Do Not Stuff
- EC4935:** Do Not Stuff
- EC4936:** Do Not Stuff
- EC4937:** Do Not Stuff
- EC4938:** Do Not Stuff
- EC4939:** Do Not Stuff
- EC4940:** Do Not Stuff
- EC4941:** Do Not Stuff
- EC4942:** Do Not Stuff
- EC4943:** Do Not Stuff
- EC4944:** Do Not Stuff
- EC4945:** Do Not Stuff
- EC4946:** Do Not Stuff
- EC4947:** Do Not Stuff
- EC4948:** Do Not Stuff
- EC4949:** Do Not Stuff
- EC4950:** Do Not Stuff
- EC4951:** Do Not Stuff
- EC4952:** Do Not Stuff
- EC4953:** Do Not Stuff
- EC4954:** Do Not Stuff
- EC4955:** Do Not Stuff
- EC4956:** Do Not Stuff
- EC4957:** Do Not Stuff
- EC4958:** Do Not Stuff
- EC4959:** Do Not Stuff
- EC4960:** Do Not Stuff
- EC4961:** Do Not Stuff
- EC4962:** Do Not Stuff
- EC4963:** Do Not Stuff
- EC4964:** Do Not Stuff
- EC4965:** Do Not Stuff
- EC4966:** Do Not Stuff
- EC4967:** Do Not Stuff
- EC4968:** Do Not Stuff
- EC4969:** Do Not Stuff
- EC4970:** Do Not Stuff
- EC4971:** Do Not Stuff
- EC4972:** Do Not Stuff
- EC4973:** Do Not Stuff
- EC4974:** Do Not Stuff
- EC4975:** Do Not Stuff
- EC4976:** Do Not Stuff
- EC4977:** Do Not Stuff
- EC4978:** Do Not Stuff
- EC4979:** Do Not Stuff
- EC4980:** Do Not Stuff
- EC4981:** Do Not Stuff
- EC4982:** Do Not Stuff
- EC4983:** Do Not Stuff
- EC4984:** Do Not Stuff
- EC4985:** Do Not Stuff
- EC4986:** Do Not Stuff
- EC4987:** Do Not Stuff
- EC4988:** Do Not Stuff
- EC4989:** Do Not Stuff
- EC4990:** Do Not Stuff
- EC4991:** Do Not Stuff
- EC4992:** Do Not Stuff
- EC4993:** Do Not Stuff
- EC4994:** Do Not Stuff
- EC4995:** Do Not Stuff
- EC4996:** Do Not Stuff
- EC4997:** Do Not Stuff
- EC4998:** Do Not Stuff
- EC4999:** Do Not Stuff

SSID = VIDEO

94 LCDVDD_EN

LCDVDD

Layout 40 mil

U4901

EN

GND

OUT

IN#5

IN#4

G5285T11U-GP

74.05285.07F

2nd = 74.09724.09F

3D3V_S0

100kR4914


3.3GFC4909

C4908




SC4D7U6D3V3KX-GP

SC4D7U6D3V3KX-GP

C4907

[illegible][illegible]



The diagram illustrates the connection of the LCD_BRIGHTNESS signal to the LVDS_A_CLK_R# and LVDS_A_CLK_R signals across three EC components: EC4904, EC4905, and EC4902. The signal is shown as a single line that branches out to connect to the LVDS_A_CLK_R# pin of each EC component. The LVDS_A_CLK_R# pin is labeled with a '2' and a 'Do Not Stuff' note. The LVDS_A_CLK_R pin is labeled with a '2' and a 'Do Not Stuff' note. The signal is also connected to the LVDS_A_CLK_R# pin of each EC component.



0806 check RN5004 擺放位置

Pull High 5V Design on CRT Board

CRT DDCDATA & DDCCLK level shift



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size

Document Number

JE40-HR

Rev

-1


Date: Thursday, December 02, 2010

Sheet 50 of 102


SSID = VIDEO HDMI Level Shifter & CONNECTOR HDMI CONT

UMA_Muxless : default setting used PS8101. if don't used PS8101
please change C5103~C5110 to 0 ohm resister

HDMI DISCRETE/ UMA Co-lay




0806 SB Cap change schematic to Page 84



Close to Level Shift

HDMI CONN



SB to -1 add R5124,R5125 for DIS only HPD

SB to -1 for vendor suggest


5V Tolerance

HR UMA

 Wistron Corporation 21F, 88, Sec.1, Hsain Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title HDMI Level Shifter/Connector	
Size Custom Document Number JE40-HR	Rev -1
Date: munsday, december 02, 2010	Sheet 51 of 102

shop61976717.taobao.com

HR UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
eDP			
Size A3	Document Number		Rev
JE40-HR		-1	
Date: Thursday, December 02, 2010		Sheet 52 of	102


(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
S-VIDEO		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 53 of 102

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




HR UMA



<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
ITP		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 55 of 102

SSID = SATA

SATA HDD Connector



ODD Connector




0707 Modify:
Change Q5601 to DUAL 2N7002 for isolate MD/DA signal between PCH and ODD.

SB

SATA Zero Power ODD

SB modify part number



HR UMA



E-SATA Power

shop61976717.taobao.com

USB CHARGER

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA/USB CHARGER

Size
A3

Document Number
JE40-HR

Date: Thursday, December 02, 2010

Rev
-1

Sheet 57 of 102

SSID = AUDIO

shop61076717.taobao.com

Speaker Connector

LINE1 OUT
SPDIF

JE40 Modify LINE OUT




Audio at small board

MIC IN


Internal
Microphone

JE40 delete Line in function


```
SB modiyf Pin9 Pin10 SWAP
```






SB modify For EMI



HR UMA			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Flash/RTC			
Size	Document Number		Rev
Custom	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet 60 of	102

IO Board USB Power



HR UMA

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title</p> <p>USB Power SW</p>	
<p>Size A4</p>	<p>Document Number</p> <p>JE40-HR</p>
<p>Date: Thursday, December 02, 2010</p>	<p>Rev -1</p>
<p>Sheet 61 of 102</p>	<p>1</p>

shop61976717.taobao.com

HR UMA


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB 3.0 Port			
Size	Document Number		Rev
A3	JE40-HR		-1
Date:	Thursday, December 02, 2010		Sheet 62 of 102

shop61976717.taobao.com

ssip = user interface

Bluetooth Module conn.

ANNIE Bluetooth Module




HR UMA

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Bluetooth			
Size	Document Number		Rev
A4	JE40-HR		-1
Date:	Thursday, December 02, 2010	Sheet	63 of 102

Finger printer




JE40 delete FP function




HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	JE40-HR	-1
Date: Thursday, December 02, 2010		Sheet 64 of 102


Mini Card Connector(802.11a/b/g/n)



SB modify for SIV



RF suggestion




HR UMA

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MINICARD(WLAN)/ITP CONN		
Size	Document Number	Rev
A4	JE40-HR	-1
Date	Thursday, December 02, 2010	Sheet 65 of 102

Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size

Document Number

JE40-HR


Rev

-1


Date: Thursday, December 02, 2010

Sheet 66 of 102


Power button LED




Power STDBY_LED



Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)



FRONT_PWRLED#_Q 1 R6801 300R2F-GP
STDBY_LED#_Q 1 R6802 330R2F-GP
DC_BATFULL#_Q 1 R6803 330R2F-GP
CHARGE_LED#_Q 1 R6804 470R2J-2-GP


FRONT_PWRLED#_Q 1
CHARGE_LED#_Q 1
STDBY_LED#_Q 1
DC_BATFULL#_Q 1
DY EC6801 Not Stuff
DY EC6802 Do Not Stuff
DY EC6803 Not Stuff
DY EC6804 Do Not Stuff

PWR_LED1
LED-BO-5-GP-U1
83.00326.A70
2nd = 83.01220.I70




Do Not Stuff/TP6801 1 5V_AUX_S5

SATA HDD LED




MEDIA_LED1
LED-B-67-GP-U2
83.00110.F70
2nd = 83.01221.P70



COM_LED1
LED-BO-5-GP-U1
83.00326.A70
2nd = 83.01220.I70

WLAN_LED

From module




Q6806
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031

for factory test

3G LED

From module



Q6807
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031

for factory test


HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button	
Size	Document Number			Rev
Custom	JE40-HR			-1
Date:	Thursday, December 02, 2010	Sheet	68	of 102

SSID = KBC

Internal KeyBoard Connector





MB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


26

K/B

1 **SB to -1 modify Part number**



TOUCH PAD



FFC 異面

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size
A4

Document Number

JE40-HR

Rev
-1

Date: Thursday, December 02, 2010




Sheet 69 of 102

Sheet 71 of 102

(Blanking)

(Blanking)

SSID = SDIO





shop61976717.taobao.com

SS1D = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
New Card		
Size	Document Number	Rev
A3	JE40-HR	-1
Date:	Thursday, December 02, 2010	Sheet 75 of 102

(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 78 of 102

SSID = User.Interface

Free Fall Sensor

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

JE40 delete G Sensor Function

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Free Fall Sensor

Size
A4

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 79 of 102

shop61976717stafibacom


(Blanking)

HR UMA

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>JE40-HR</div>	Rev <div>-1</div>
Date: Thursday, December 02, 2010		Sheet 81 of 102

USBCN1 FFC 同面

PWRCN1 FFC 異面



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

B8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

29 COMBO_MIC
29 AUD_HP1_JACK_R2
29 AUD_HP1_JD#
29 AUD_HP1_JACK_L2

18 USB_PN8
18 USB_PP8

27,61 USB_PWR_EN#

5,18,27,31,36,65,66,71,97 PLT_RST#

3D3V_S5


20 USB3_PEGB_CLKREQ#

5V_S5

USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

0806 change 10Pin

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010



USBCN2 FFC 同面

-1 add RF connector
BAE40 Only





RF_CN1
ACES-CON2-11-GP
20.F0772.002
BAE40




27 Wireless_SW

Cabele Wire to BD



HR UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title IO Board Connector		
Size A4	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010		Sheet 82 of 102







VGA Thermal sensor P2800



SJM50-CP SUPPORT							
P-STATE	NVDD0_ALTV1	NVDD0_ALTV0	N11M-GE1	N11M-GE2	N11M-OP1	N11P-GE1	N11P-GE2
P12	0	0	0.85V	0.85V	0.85V	0.85V	0.85V
P8	0	1	0.85V	0.85V	0.85V	0.85V	0.9V
SP0	0	0	1.00V	1.00V	1.00V	0.95V	0.95V

NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0006 64*16*8 800MHZ	Samsung 1G 0011 128*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 0111 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL



GPU_ROM_SI	for 1Gbit Nynix YEAM RAM_CFG[0]=0 RAM_CFG[1]=1 RAM_CFG[2]=0 RAM_CFG[3]=0	for 2Gbit Nynix YEAM RAM_CFG[0]=0 RAM_CFG[1]=0 RAM_CFG[2]=1 RAM_CFG[3]=0	for 1Gbit Samsung V9A RAM_CFG[0]=0 RAM_CFG[1]=0 RAM_CFG[2]=1 RAM_CFG[3]=0
GPU_ROM_SO		VGA_DEVICE GMA_DEV_ADDR P_0_BAR_SIZE XCLE_417	=1 (low bit) =0 (high bit)

```
GPU_ROM_SCLK      PEK_PLL_EN_TERM =0
                  SLOT_CLK_CFG     =1
                  SUB_VENDOR        =0
                  PCI_DEVID[4]      =1
```

Shift	Logical Straps
VRAM	Resistor Pullup
PG[0]=1	5Kohms 10Kohms
PG[1]=1	10Kohms 15Kohms
PG[2]=1	15Kohms 20Kohms
PG[3]=0	20Kohms 25Kohms
	25Kohms 30Kohms
	30Kohms 35Kohms
	35Kohms 45Kohms

```

p Bit Mapping
all-up Pull-down
000 0000
001 0001
010 0010
011 0011
100 0100
101 0101
110 0110
111 0111

```

Hy2G_64.34825.6DL,Hy1G_64.15025.6DL,Sam1G512M_64.20025.6DL,Sam2G_64.45325.6D

TABLE	-1 modify N12P GV setting
NVIDIA 71.0N12P.E0U	71.0N12P.A0U

	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 48K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL

STRAP0 USER[0]=1
USER[1]=1
USER[2]=1
USER[3]=1

N12P-GV

N11P-G
Pull Low



N11P-GS
Pull Low


N12P-GE


```
STRAP1    3GIO_PADCWG[0]=0    0
           3GIO_PADCWG[1]=1    1
           3GIO_PADCWG[2]=1    1
           3GIO_PADCWG[3]=1    0
```

USE 0110 (35K)


```
STRAP2 PCI_DEVID[0]=1 N12P-GS GF108-730-A1 0x0D
      PCI_DEVID[1]=0 N12P-GV1 GF108-705-A1 0x0DF
      PCI_DEVID[2]=0 N11P-GS Fermi 0x0DF0 (0000)
      PCI_DEVID[3]=0
```










VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005	DG requires 4x0.1uF and 8x1.0uF per VRAM chip
VRAM HYNIX 2Gb VR.2GB0G.001	







SB to -1 modify to VRAM3_VREF

DIS_Muxless *SB to -1 delete R8906, R8905, modify to VRAM2_VREF*


VRAM = N12PGS N12PGV

FB CMD mapping Mode D-N12x


```
VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001
```




SB to -1 modify to VRAM5_VREF



SB to -1 modify to VRAM5_VREF




SB to -1 modify to VRAM5_VREF





VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001

FOR VRAM5




DG requires 4x0.1uF and 8x1.0uF per VRAM chip





VRAM = N12PGS



SB to -1 modify to VRAM7_VREF

17

1D5V_VGA_S0

VRAM = N12PGS

Do Not Stuff

C9101

C9102

C9103

C9104

C9105

C9106

DIS MuxIO16 MuxIO16 MuxIO16 MuxIO16 MuxIO16 MuxIO16 MuxIO16

CLOSE TO THE MEMORY

1D5V_VGA_S0

CLOSE TO THE MEMORY


M8

Do Na Sturf

C9110 C9111 C9112 C9113 C9114

DIS Mux DIS Mux DIS Mux DIS Mux DIS Mux


CLOSE TO THE MEMORY



DIS_Muxless
VRAM = N12PGS


```
VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001
```


1.05V to 1.05V_VGA_S0 Transfer



1D8V_S0_NV = IFPA_IOVDD & IFPB_IOVDD, it should be the latest ramp up rail.

-1 co-layout SLG55221



HR UMA

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE VGA POWER

Size





Document Number

JE40-HR




1

Date: Thursday, December 02, 2010

Sheet 93 of 102



Panel BL brightness/Power En/BL En



HR UMA

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

Document Number





JE40-HR

Rev


-1

Date: Thursday, December 02, 2010

Sheet 94 of 102





SB to -1 modify 4 port Logic



CRT Hsync & Vsync level shift

L=>B0 -DIS
H=>B1 -UMA




SB to -1 modify R9503,R9504 to 10 ohm




STD = SDIO

shop61976717stafibacom








SB to -1 BOM add SPR2




-2 delete SPR5




Change:34.40V16.001



3G Sku



Check test point




Test Point放在Dimm Door打開可量測處

HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		
Size A3	Document Number JE40-HR	Rev -1
Date: Thursday, December 02, 2010	Sheet 97 of 102	



HR UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size
A3

Document Number

JE40-HR

Rev

-1

Date: Thursday, December 02, 2010

Sheet 98 of 102


shop61976w.r7stafibacom

TEC WOR K O GPIO




red word: KBC GPIO






HR UMA


PCH SMBUS Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

