# Winery CALPELLA N11M-GE Schematics

**Mobile Arrandale** 

**Intel Ibex Peak-M** 

2010-01-18

**REV**: X-build

DY : Nopop Component


UMA : Pop when schematic is UMA
DIS : Pop when schematic is DIS


Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wi Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size Document Number
Custy Vostro Calpella


Date: Monday, January 18, 2010 Sheet 1 of 91









## Thermal Block Diagram



## Audio Block Diagram





B

#### PCH Strapping

Calpella Schematic Checklist Rev.0\_7

	Calpella Schematic Checklist Rev.0_7
Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k $\Omega$ - 10-k $\Omega$ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up.  Low (0) = Top Block Swap ModeNote: Connect to ground with 4.7-k? weak pull-down resistor. CRB uses a 1 k do not stuff resistor
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#/GPI051	Default (SPI): Left both GNTO# and GNT1# floating. No pull up required.
	Boot from PCI: Connect GNT1# to ground with $1-k\Omega$ pull-down resistor. Leave GNT0# Floating.
	Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-k $\Omega$ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up.  Low (0)= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-k $\Omega$ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with $8.2-k\Omega$ weak pull-up resistor Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor.
	Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

#### PCIE Routing

1 011 110 40 1119				
LANE1	Card reader			
LANE2	MiniCard WLAN			
LANE3	LAN			
LANE4	MiniCard WWAN			
LANE5	New Card			

### Processor Strapping

Calpella Schematic Checklist Rev.0 7

Е


		Calpella Schematic Checklist Rev.o_/		
Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value	
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1	
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1	
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1	
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MOW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0	

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wi Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title


Table of Content


Size Document Number Rev
Custlym Vostro Calpella X01
Date: Monday, January 18, 2010 Sheet 6 of 91





X01




























Date: Monday, January 18, 2010








(Blank) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Rev **X01** 91 Custom Vostro Calpella
Date: Monday, January 18, 2010 Sheet





































































SSID = User.Interface





### Note


- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.




























































SSID = Thermal

# **Fan Connector**





SSID = SATA

## **ODD Connector** NP1 \$2 = \$3 = \$4 = \$5 = \$6 = \$7 = \$7 1 SCD01U50V2KX-1GP 1 SCD01U50V2KX-1GP [24] SATA\_IRXN1\_OTXN1\_C \ \ [24] SATA\_IRXP1\_OTXP1\_C \ \ \ -SATA\_RX- and SATA\_RX+ Trace Length match within 20 mil C5915 SC10U6D3V5MX-3GP


SCD1U10V2KX-4GP


GP SKT-SATA7P+6P-51-GP


62.10065.671


SSID = SATA


# **SATA HDD Connector**













SSID = Flash.ROM

SPI FLASH ROM (256K bytes) for KBC




# SPI FLASH ROM (4M bytes) for PCH



SSID = RBATT

### RTC Connector

AFTP6201 O +RTC\_VCC





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**EEPROM/RTC Connector** 


Vostro Calpella

X01






# Mini Card Connector(802.11a/b/g/n)








# Place near MINI Card CONN \*\*3.37 PLU \*\* \*\*3.37 PL


# Mini Card Connector(WWAN)














### **Hall Sensor Connector**






### GOLDEN FINGER FOR DEBUG BOARD











(Blank) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. (Reserve) Rev **X01** 


Vostro Calpella














X01






## Finger Printer Connector




## 20.K0315.005





## LED&Capacity board CONN





















Core Designs


Wistron Corporation
21F. Rs. Sact. Hear To Will Rd. Heachs,
Taipel Heisen 221, Taiwan, R.O.C.


VRAM(1/2)

Size
A2
Document Number
Vostro Calpella
Date: Monday, January 18, 2010
Date: Monday, January 18,




Wistron Corporation
21F. 86, Sec.1 Han Tai Wi Rd. Helchin,
12F. 86 Sec







DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
2009/10/15	X01	1	25	Swapped Q2515 C,E Pin	For correct.	EE
		2	All	Combine pull-up/down resistors from single	For save more part counts	EE
				to series resistor		2.5
		3	37	Update 10mW circuit.	For DC mode power consumption can be less than 10mW under S5.	EE
		4	22	Add U2213,R2221	Added 3v/5v S5 power good to control resume reset sequence circuit prevent RTC data loss.	EE
		5	51	stuffed PC5105 with 1uF	For power sequencing of +1.8V_RUN , Delay timing	EE
		6	23	Added 25M Crystal	For DCI ( DisplayClock_Integration )	EE
		7	79	Added BOSS4	For Steady the thermal module	EE
		9	All	BOSS1 from 34.4W005.001 to 34.4CQ03.101 CON3 from 20.K0315.005 to 20.K0293.006 CON4 from 20.K0315.028 to 20.K0275.028 CON6 from 20.K0315.036 to 20.K0276.036 DM1 from 62.10017.U81 to 62.10017.P31 DM2 from 62.10017.U71 to 62.10017.Q31 HOLE1 from ZZ.00PAD.T71 to ZZ.00PAD.G51 HOLE2 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE3 from ZZ.00PAD.N81 to ZZ.00PAD.D71 HOLE4 from ZZ.00PAD.K11 to ZZ.00PAD.D71 HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.E11 HOLE6 from ZZ.00PAD.T71 to ZZ.00PAD.G51 HOLE7 from ZZ.00PAD.T71 to ZZ.00PAD.G51 HOLE8 from ZZ.00PAD.T71 to ZZ.00PAD.G51 HOLE9 from ZZ.00PAD.N91 to ZZ.00PAD.D31 HOLE9 from ZZ.00PAD.J01 to ZZ.00PAD.D11 LCD1 from 20.K0320.004 to 20.K0265.004	For ME request Changed connect PN:	ME
2009/10/16		1	37,87	Removed CAPA_RST# from Capacity board		EE
				Added Switch Baord Detection circuit	For software request.	EE
2009/10/19		1	77	Reversal CON6 Pin 36 <-> 1 ; 35 <-> 2	For new connect pin define.	EE
		2	9,27	Changed RN907,L2701,L2704	For update components	EE
		3	74	Swapped the RN7408,RN7409,RN7410,RN7411	For Layout request.	EE
I						
					<u> </u>	
I						
L	<b>I</b>	<u> </u>			1	<b>↓</b>



DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
						-
2009/10/19	X01	1	21,23	Changed EDID_SELECT# pin from PCH_GPIO66 to PCH_GPIO5	For fixed gitch.	EE
2009/10/22		1	All	Swapped resistance	For Layout request.	EE
		2	64,65	Merge WWAN and WLAN LED	Update SPEC	EE
		-	66,78	merge www. and whan hed	opace brac	2.5
		3	All	DM1 from 62.10017.U81 to 62.10017.P31	For ME request Changed connect PN	ME
				DM2 from 62.10017.U71 to 62.10017.Q31		
				HOLE5 from ZZ.00PAD.K11 to ZZ.00PAD.K81 TPM1 from 20.K0238.010 to 20.K0315.010		
i				WLAN1 from 20.F1286.052 to 62.10043.841		
				WWAN1 from 20.F1286.052 to 62.10043.841		
				Update H13 Footprint		
		4	24	X2401 from 82.30001.691 to 82.30001.A81	Update component	EE
		5	9,42 50	Stuff "S3 Power Reduction" circuit reserve component	Update schematic base on test result.	EE
			30			
2009/10/27		1	79	Add RFC7907 +5V ALW to GND 33pF Cap		RF
				Add RFC7908 +5V_ALW to GND 0.1uF Cap		
				Add RFC7909 +3.3V_RUN to GND 0.1uF Cap		
		2	All	Changed power rail netname from +1.5V_CPU to +1.5V_RUN	Merge +1.5V_CPU to +1.5V_RUN ,For CosDown.	EE
2009/10/28		1	42 87	Del U4204,R4213,C4206,R4215,R4217,R4218	Daniel of the New Court discharge singuity have a back would	
2009/10/28		1	87	Del Q8701,R8709 Add Q8706,R8718,R8720	Remove +1.5V_RUN_GPU discharge circuit,base on test result.  Reserve +1.8V_RUN_GPU discharge circuit,base on test result.	EE
		2	26	Del U2601,C2629,C2628	Remove reserve circuit +3.3V_CRT_LDO Circuit for LDO Regulators, base on test result.	
		3	26	Del R2602	Remove reserve resistor, For save more part counts	
		4	25	Del R2517	Remove reserve pull-Hi resistors, For not use it	
		5	27	Del R2708	Remove reserve resistor, For save more part counts	
		6	80 57	Del R8039	Remove reserve resistor,For save more part counts dummy D5703 Stuff R5773 ,For save more part counts base on test result.	
		8	37	Add R5773 between +5V_HDMI_C and +5V_HDMI.  Add SW1	Add mine switch to control PWR_BTN , Only on Sample stage	
2009/10/29		1	25,76	Assign PCH GPIO35 for TouchPanel_Stop	Add TouchPanel Stop Pin to control ON/OFF by PCH GPIO35	EE
2009/12/03	sc	1	24,63	Rename RFC***, USBESATA1 Part Referse	Rename Part Referse Ex: USBESATA1 to ESATA1 for manufactory request	EE
2009/12/03	50		79			
		2	37	Add R3720 damping resistor.	Add damping resistor for signal improvement	EE
		3	37 87	Add R3703,U3703,C3705 Changed Net Connect	Co-layout MUX and OR gate for BLON to solve white screen issue while iGPU to dGPU.  Changed Q8706.2 from 1.8_GFX_ON to RT9025_EN ,For correct.	EE EE
		5	79	For ME request Changed below connect PN:	Change P/N of "HOLE5" from ZZ.00PAD.K81 to ZZ.00PAD.Q41.	ME
2009/12/08	sc	1	38	Add PR8621 Pull-Lo resistor.	Reserve for control. +VCC_GFX_CORE power rail default to 0.85.	EE
		2	42	Add Q4205,Q4206,R4220,R4221	Added discharge circuit for +5_RUN,+3_RUN.	EE
2010/01/11	X-Bulid	1	76	Del AFTP7634 ~ 7662; 7664~7667 ;7669;7672;7302	Del AFTP For saved more layout space.	EE
		2	51 All	PR5102 short ; replacing PC5105 by 10K resistor to GND	prevent PM_SLP_S3# signal rebound	EE
		,	AII	Mount EMI CHOKE or Reserve colse Gap for Differential-Pair	Co-layout should not be allowed in X-build.	EE
		4	23	Del RN2327 , Reserve colse Gap	For saved more layout space.	EE
		5	37,62	Reserve threadhold 2.93V reset IC (74.00690.17B) in	Reserve For Flash ROM Damaged Issue.	EE
			37,62	PURE_HW_SHUTDOWN# pin		
				Reserve Pull-Lo resistor for SPI_WP#.		
2010/01/18	X-Bulid	1	21,73	Swap Camera USB Port from Port-10 to Port-7	For Camera USB issue	EE
[ ]						
[ ]						
						<del>                                     </del>
<b></b>					l	



DATE	VERSON	ITEM	PAGE	Modify List	Issue Description	OWNER
9/10/19	X01		81			
9/10/19	XUI	2		Remove R8149	For EMI team request	EMI
			21	PCLK_FWH \ CLK_PCI_FB \ PCLK_KBC \ PCLK_TPM reserve by pass cap		
			23	CLK_PCH_48M reserve by pass cap		
			23	Romove R2350 and C2324		
			37	Romove R3726 and C3704		
0 / 1 0 / 00				Reserve +PWR_SRC to GND cap		
9/10/22		3	79	Add EC7934 0.lu in +VCC_CORE	For EMI team request	EMI
				Add EC7911 0.1u +1.5V_SUS to GND cap*1		
				Add EC7935,EC7936 0.1u +1.5V_SUS to GND cap*2		
				Add EC7937 0.1u +1.5V_SUS to GND cap*1		
				Add EC7938 0.1u +PWR_SRC to GND cap*1		
				Update TR6304,TR6305 p/n to 68.00201.141		
09/10/23		4	73	Move EC7302	For EMI team request	EMI
			79	dummy 0.1u x 2 in green area 6135,195EC7939,EC7940		
				dummy 0.1u cap in red area 1755,4435EC7941		
				dummy 1000p in green area 5225,6950EC7942		
				dummy 1000p in green area 3780,6180EC7943		
				dummy 104p and 1000p in green area 5385,7010		
				EC7944,EC7945		
				dummy 0.1u in green area 3400,6300EC7946		
				dummy 0.1u in green area 1240,4035EC7947		
			55	add damping 33ohm on R,G,B SingelR5594,R5595,R5596		
009/12/08	sc	1	79	mount EC7948,EC7949,EC7934	For RF Team request	RF
2009/12/09	SC	1	73	mount LECM2012H-900QT-GP in L7301	For EMI team request	EMI
		2	24,77	change R2405 from 10 ohm to 56 ohm and mount 120 ohm		
				bead bead p/n:BLM15EG121SN1 L7702		
		3	73	mount 220p cap on EC7302 and EC7303		
		4	79	Add EC7950		
Į.	l					



DATE	VERSON	ITEM		Modify List	Issue Description	OWNER
2009/10/22	X011	1	46	PR4604,PR4605> 4.7ohm for RT, 0 ohm for TI	Change PU4603 from TPS51125 to RT8205B	Power Tea
				PR4622> 820k ohm for RT, DY for TI		
				PR4616> ASM for RT, DY for TI		
				PR4617> DY for RT, ASM for TI		
			53	PC5307 change to 68nF for Intel spec		
009/10/29		2	50	Add 4.7uF at +PWR_SRC_1D5V	Improve Jitter issue	Power Tea
		Щ.			4	<b>_</b>

