

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbwx.com

SCHEM,MLB_KEPLER_2PHASE,J31

FRB & RISK RAMP 02/15/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-15

Page	Contents	Sync
1	Table of Contents	MASTER
2	Revision History	J31_MLB
3	Power Block Diagram	K17_REF
4	Revision History	MASTER
5	BOM Configuration	K17_REF
6	Functional / ICT Test	K18_MLB
7	Power Aliases	J31_MLB
8	Signal Aliases	K18_MLB
9	CPU DMI/PEG/FDI/RSVD	J5_MLB
10	CPU CLOCK/MISC/JTAG	K92_MLB
11	CPU DDR3 INTERFACES	K92_SUMA
12	CPU POWER	K92_MLB
13	CPU POWER AND GND	K92_SUMA
14	CPU DECOUPLING-I	K92_MLB
15	CPU DECOUPLING-II	K92_MLB
16	PCH SATA/PCIe/CLK/LPC/SPI	J31_ANNIE
17	PCH DMI/FDI/PM/Graphics	J5_MLB
18	PCH PCI/USB/TP/RSVD	J31_ANNIE
19	PCH GPIO/MISC/NCTF	J31_ANNIE
20	PCH POWER	J5_MLB
21	PCH GROUNDS	J5_MLB
22	PCH DECOUPLING	J5_MLB
23	CPU & PCH XDP	J31_ANNIE
24	Chipset Support	K92_MLB
25	USB HUB & MUX	J31_LINDA
26	CPU Memory S3 Support	K18_MLB
27	DDR3 SO-DIMM Connector A	K92_SUMA
28	DDR3 Byte/Bit Swaps	K92_SUMA
29	DDR3 SO-DIMM Connector B	K92_SUMA
30	SD Card Connector	J31_YONAS
31	DDR3/FRAMEBUF VREF MARGINING	J31_ANNIE
32	X19/ALS/CAMERA CONNECTOR	J30_MLB
33	Thunderbolt Host (1 of 2)	T29_REF
34	Thunderbolt Host (2 of 2)	T29_REF
35	Thunderbolt Power Support	T29_REF
36	ETHERNET PHY (CAESAR IV)	K91_ERIC
37	Ethernet Connector	K91_TRINHNI
38	FireWire LLC/PHY (FW643)	K18_MLB
39	FireWire Port & PHY Power	K91_MLB
40	FireWire Connector	T27_REF
41	SATA Redriver/Conn, IR, SIL	J31_YONAS
42	External A USB3 Connector	J31_LINDA
43	External B USB3 Connector	J30_MLB
44	Front Flex Support	K18_MLB
45	SMC	J31_YONAS


Page	Contents	Sync
46	SMC Support	J31_YONAS
47	LPC+SPI Debug Connector	J5_MLB
48	SMBus Connections	K18_MLB
49	Power Sensors: Load Side	J31_YONAS
50	Power Sensors: High Side, CPU, AXG	J31_YONAS
51	Thermal Sensors	J31_YONAS
52	Fan Connectors	K18_MLB
53	WELLSPRING 1	J30_MLB
54	WELLSPRING 2	J31_LINDA
55	Digital Accelerometer	J31_YONAS
56	SPI ROM	K91_BEN
57	AUDIO: CODEC/REGULATOR	J31_AUDIO
58	AUDIO: LINE INPUT FILTER	J31_AUDIO
59	AUDIO: DETECT/MIC BIAS	J31_AUDIO
60	AUDIO: HEADPHONE FILTER	J31_AUDIO
61	AUDIO: SPEAKER AMP	J31_AUDIO
62	AUDIO: JACKS	J31_AUDIO
63	AUDIO: JACK TRANSLATORS	J31_AUDIO
64	DC-In & Battery Connectors	J31_JACK
65	PBus Supply & Battery Charger	J31_JACK
66	System Agent Supply	J31_JACK
67	5V / 3.3V Power Supply	J31_JACK
68	1.5V DDR3 Supply	J31_JACK
69	CPU IMVP7 & AXG VCore Regulator	J31_JACK
70	CPU IMVP7 & AXG VCore Output	J31_JACK
71	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	J31_JACK
72	Misc Power Supplies	J31_JACK
73	Power FETs	J31_MARY
74	Power Control 1/ENABLE	J31_MARY
75	KEPLER PCI-E	J31_SREE
76	KEPLER CORE/FB POWER	D2_MLB_2P
77	KEPLER FRAME BUFFER I/F	J31_SREE
78	1V05 GPU / 1V35 FB POWER SUPPLY	J31_JACK
79	GDDR5 Frame Buffer A	J31_SREE
80	GDDR5 Frame Buffer B	J31_SREE
81	KEPLER LVDS/DP/GPIO	J31_SREE
82	KEPLER GPIOs,CLK & STRAPS	J31_SREE
83	KEPLER PEX PWR/GNDS	J31_SREE
84	GFX IMVP VCore Regulator	D2_MLB_2P
85	LVDS Display Connector	K18_MLB
86	Muxed Graphics Support	K92_MLB
87	Thunderbolt MUXing A	J31_WILL
88	Thunderbolt Connector A	T29_REF
89	Graphics MUX (GMUX)	K91_MARY
90	LCD Backlight Driver	J31_KIRAN


Page	Contents	Sync
91	PCH VCCIO (1.05V) POWER SUPPLY	J31_JACK
92	Power Sequencing EG/PCH S0	J31_SREE
93	CPU Constraints	K92_MLB
94	Memory Constraints	K91_MLB
95	PCH Constraints 1	K92_MLB
96	PCH Constraints 2	J31_YONAS
97	Ethernet/FW Constraints	K91_ERIC
98	Thunderbolt Constraints	T29_REF
99	SMC Constraints	J31_YONAS
100	GPU (Kepler) CONSTRAINTS	K92_MLB
101	Project Specific Constraints	K18_MLB
102	PCB Rule Definitions	K18_MLB
103	Power Sensors: SMC Extended	J31_YONAS
104	Power Sensors: Debug ADC	J31_YONAS
105	Power Sensors: CPU Ripple	J31_YONAS


Schematic / PCB #'s


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9585	1	SCHEM,MLB_KEPLER_2PHASE,J31	SCH	CRITICAL	
820-3330	1	PCBP,MLB_KEPLER_2PHASE,J31	PCB	CRITICAL	

DRAWING ABBREV=DRAWING
TITLE=MLB
LAST MODIFIED=Wed Feb 15 20:30:03 2012

DRAWING TITLE		
SCHEM,MLB_KEPLER,J31		
 Apple Inc.	DRAWING NUMBER	051-9585
	REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	
	PAGE	1 OF 132
	SHEET	1 OF 105







D

C

B

A

BOM VARIANTS - FSB

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3860	PCBA_MLB_2P_FSB, 2.3, FOX, 512_HYN, REN, J31, F327	J31_CMNPTS, SOD1MM:FOXCONN, CPU:2.3GHZ, FB_512_HYNIX, FET:REN, DEVEL_BOM, GPUDEC:EXP, EEEE:F327
639-3861	PCBA_MLB_2P_FSB, 2.3, MOL, 512_SAM, FAIR, J31, F32C	J31_CMNPTS, SOD1MM:MOLEX, CPU:2.3GHZ, FB_512_SAMSUNG, FET:FAIR, DEVEL_BOM, GPUDEC:EXP, EEEE:F32C
639-3862	PCBA_MLB_2P_FSB, 2.6, MOL, 1G_HY, FAIR, J31, F325	J31_CMNPTS, SOD1MM:MOLEX, CPU:2.6GHZ, FB_1G_HYNIX_A_DIE, FET:FAIR, DEVEL_BOM, GPUDEC:EXP, EEEE:F325
639-3863	PCBA_MLB_2P_FSB, 2.6, FOX, 1G_SAM, REN, J31, F324	J31_CMNPTS, SOD1MM:FOXCONN, CPU:2.6GHZ, FB_1G_SAMSUNG, FET:REN, DEVEL_BOM, GPUDEC:EXP, EEEE:F324
639-3864	PCBA_MLB_2P_FSB, 2.7, FOX, 1G_HY, REN, J31, F328	J31_CMNPTS, SOD1MM:FOXCONN, CPU:2.7GHZ, FB_1G_HYNIX_A_DIE, FET:REN, DEVEL_BOM, GPUDEC:EXP, EEEE:F328
639-3865	PCBA_MLB_2P_FSB, 2.7, MOL, 1G_SAM, FAIR, J31, F329	J31_CMNPTS, SOD1MM:MOLEX, CPU:2.7GHZ, FB_1G_SAMSUNG, FET:FAIR, DEVEL_BOM, GPUDEC:EXP, EEEE:F329
607-9557	CMN PTS, PCBA_MLB_KEPLER, J31	J31_COMMON
085-4620	J31_MLB_KEP_2P DEVELOPMENT BOM	J31_DEVEL:PVT

SUB BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-4620	1	J31_MLB_KEP_2P DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9557	1	CMN PTS, PCBA_MLB_KEP_2P, J31	CMNPTS	CRITICAL	J31_CMNPTS

BOM GROUPS

BOM GROUP	BOM OPTIONS
J31_COMMON	ALTERNATE, COMMON, J31_COMMON1, J31_COMMON2, J31_PROGPARTS, J31_PROGPARTS1, UVGLUE, J31_PVT
J31_COMMON1	CPUMEM_S0, RAMCFG_SLOT, USBHUB2513B, HUB_3NONREM, SMC_PACKAGE:PROD, MATO:YES, TBTHV:P15V, SKIP_5V3V3:AUDIBLE
J31_COMMON2	BTWPR:84, TPAD:T2, T29:YES, TBFBST:Y, SDRV_PD, SDRV12C:MCU, T29_DP_HPD:ALL_OR, LPCPLUS_R:YES, MEM_VDD_SEL:GP1015, GPU:2P
J31_PROGPARTS	GMUX_PROG, IR_PROG, TPAD_PROG:FSB, ENETROM_PROG:FSB, T29ROM:PROG, T29MCU:PROG
J31_PROGPARTS1	SMC_PROG:RR, BOOTROM_PROG:FSB
J31_PVT	VREF:PROD, XDP, XDP_CPU:BPM, BKLT:PROD, LOADISNS:NO, XWLOADISNS:NO
J31_DEVEL:ENG	DDRREF_DAC, VREF:ENG_M3, IVB_PPT_XDP, GMUX_JTAG_CONN, LPCPLUS_CONN:YES, BKLT:ENG, S0PGOOD_ISL, CPURIPPLE_ENG, LOADISNS:YES, XWLOADISNS:YES, DEBUG_ADC
J31_DEVEL:FSB	DDRREF_DAC, VREF:ENG_M3, IVB_PPT_XDP, LPCPLUS_CONN:YES, BKLT:PROD, S0PGOOD_ISL, LOADISNS:YES, XWLOADISNS:NO
J31_DEVEL:PVT	LPCPLUS_CONN:YES, XDP_CONN_CPU
IVB_PPT_XDP	XDP, XDP_CONN_PCH, XDP_CONN_CPU, XDP_CPU:BPM, XDP_PCH

BOM GROUP	BOM OPTIONS
VREF:PROD	VREFDQ:M1_M3, VREFCA:LDO
VREF:ENG_M3	VREFDQ:M1_M3, VREFCA:LDO_DAC
VREF:ENG_LDO	VREFDQ:M1_DAC, VREFCA:LDO_DAC

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784266	1	IC, CPU, 1708, 0, 8000P, PRQ, 81, 2.3, 45W, 4+2.1, 2, 6W, 80A	U1000	CRITICAL	CPU:2.3GHZ
33784267	1	IC, CPU, 1708, 0, 8000P, PRQ, 81, 2.6, 45W, 4+2.1, 2, 6W, 80A	U1000	CRITICAL	CPU:2.6GHZ
33784268	1	IC, CPU, 1708, 0, 8000P, PRQ, 81, 2.7, 45W, 4+2.1, 2, 6W, 80A	U1000	CRITICAL	CPU:2.7GHZ
33784269	1	IC, PCM, PPT, C1, SLC28C, PRQ, 808, 20077	U1800	CRITICAL	
33784239	1	IC, GPU, 8P, 80207-002X-00-A2	U8000	CRITICAL	
33881072	1	IC, ASBP, 1.300T8000, PRQ, 0, L2V, PCBA, 1.551, 50W, C1	U3600	CRITICAL	T29:YES
33880753	1	IC, PM431-8, 1.394W, PRQ/ONC1, 1.18W, PCT-8, 12	U4100	CRITICAL	
35383055	1	IC, P12V080112, 02, 5100A000007, 21, 6W, 0W	U9390	CRITICAL	
33380619	4	IC, SDRAM, 08085, 12M032, 1.2, 250W, 0-010, 8P	U8400, U8450, U8500, U8550	CRITICAL	FB_512_SAMSUNG
33380620	4	IC, SDRAM, 08085, 12M032, 1.5, 50W, 0W0A, 4-00W, 0-010	U8400, U8450, U8500, U8550	CRITICAL	FB_512_HYNIX
33380621	4	IC, SDRAM, 08085, 44M032, 1.00W0, 0-010, 8P	U8400, U8450, U8500, U8550	CRITICAL	FB_1G_SAMSUNG
33380620	4	IC, SDRAM, 08085, 44M032, 1.00W0, 0-010, 8P	U8400, U8450, U8500, U8550	CRITICAL	FB_1G_HYNIX_A_DIE
33380609	4	IC, SDRAM, 08085, 44M032, 4, 100W0, 0-010, 8P	U8400, U8450, U8500, U8550	CRITICAL	FB_1G_HYNIX_M_DIE
725-1479	1	MLB, S0P7178, 0V, 8W, CPU, PCM, T29, CPU, 031	U1_0308, J31	CRITICAL	UVGLUE_J31
51680806	1	CONN, 204P, SOD1MM, SOCKET, 2043, RAM, 0W0A, P0A0C000W	J3100	CRITICAL	SOD1MM:FOXCONN
516-0246	1	CONN, 204P, SOD1MM, SOCKET, 2043, 0W0A, 0W0A0000	J3100	CRITICAL	SOD1MM:FOXCONN
51680805	1	CONN, 204P, SOD1MM, SOCKET, 2043, RAM, 0W0A, 0W0A00	J3100	CRITICAL	SOD1MM:MOLEX
516-0245	1	CONN, 204P, SOD1MM, SOCKET, 2043, 0W0A, 0W0A00	J3100	CRITICAL	SOD1MM:MOLEX
51680805	1	CONN, 204P, SOD1MM, SOCKET, 2043, RAM, 0W0A, 0W0A00	J3100	CRITICAL	SOD1MM:HYBRID
516-0246	1	CONN, 204P, SOD1MM, SOCKET, 2043, 0W0A, 0W0A0000	J3100	CRITICAL	SOD1MM:HYBRID
37680964	2	R303225	Q7330_Q8360	CRITICAL	FET:REN
37680965	2	R303225	Q7330_Q8361	CRITICAL	FET:REN
37680979	2	F0M03225	Q7330_Q8360	CRITICAL	FET:FAIR
37680874	2	F0M03223	Q7330_Q8361	CRITICAL	FET:FAIR
37680826	1	PFT, 0-010, 30V, 3, 4000W, LP, 8P, AL03232009	Q7030	CRITICAL	FET:REN
37680617	1	PFT, 0-010, 30V, 3.5A, 4, 7000W, AL03200009	Q7035	CRITICAL	FET:REN
37680917	1	PFT, 0-010, 30V, 3, 4000W, LP, 8P, F0M032350	Q7030	CRITICAL	FET:FAIR
37681018	1	PFT, 0-010, 30V, 3.5A, 1.7000W, F0M03235	Q7035	CRITICAL	FET:FAIR

PD Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
452-1708	2	ROM, M1, 600, 3500, 0, 104, 0W, 3, 0W0, 0W7	SOD1MM_S0000, SOD1MM_S0000	CRITICAL	
452-1708	2	ROM, M1, 600, 3500, 0, 104, 0W, 3, 0W0, 0W7	SOD1MM_S0000, SOD1MM_S0000	CRITICAL	
725-1607	1	INSULATOR, GPU, J31	GPU_INSULATOR	CRITICAL	

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F327]	CRITICAL	EEEE:F327
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F32C]	CRITICAL	EEEE:F32C
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F325]	CRITICAL	EEEE:F325
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F324]	CRITICAL	EEEE:F324
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F328]	CRITICAL	EEEE:F328
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE_F329]	CRITICAL	EEEE:F329

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
15780058	15780055		ALL	Delta alt to T29 Magnetics
15280896	15280518		ALL	MAG LAYERS ALT TO CIRCUC
15580457	15580329		ALL	MAG LAYERS ALT TO MURATA
35382805	35382603		ALL	Fairchild wafer option
12880264	12880257		ALL	Sanyo alt to Kemet
12880303	12880282		ALL	Panasonic alt to Sanyo
35383085	35381658		ALL	ST Micro alt to LT
37680972	37680612		ALL	ROHM alt to Toshiba N-PWT
37680855	37680613		ALL	ROHM alt to Toshiba dual N-PWT
13880676	13880691		ALL	Murata alt to Muramag mag
13880652	13880648		ALL	Samung / Renate alt to Fairchild
13880681	13880638		ALL	STC Value alt to Renate
15280685	15280796		ALL	Delta/Traco/080 alt to Renate
37680977	37680859		ALL	ROHM alt to Renate
35382592	35383199		ALL	STC Value alt to STC or Renate alt to Renate
33580550	33580777		ALL	Alt to Renate alt to Renate alt to Renate
37180709	37180652		ALL	ROHM alt to Renate alt to Renate
13880671	13880673		ALL	STC Value alt to Renate alt to Renate
514-0788	514-0671		ALL	Delta/Traco/080 alt to Renate
15580578	15580367		ALL	STC Value alt to Renate alt to Renate
13880681	13880638		ALL	STC Value alt to Renate mag
13880671	13880673		ALL	STC Value alt to Renate mag
15580625	15580559		ALL	Renate alt to Renate alt to Renate
37680777	37680761		ALL	Alt alt to Renate alt to Renate
15780084	15780055		ALL	Alt alt to Renate alt to Renate
35383312	35383055		ALL	Alt alt to Renate alt to Renate
37680958	37680953		ALL	Alt alt to Renate alt to Renate
37681053	37680604		ALL	Renate 17000708
37180713	37180558		ALL	Renate 17000708
12880311	12880329		ALL	Renate 17007044
12780134	12780111		ALL	Renate 17000708
12780127	12780090		ALL	Renate 17000708
19780431	19780432		ALL	BAICAR 10070210
19780434	19780343		ALL	BAICAR 10739227
19780435	19780343		ALL	BAICAR 10739227

Programmables - All Builds

PSOC

34183099	1	IC, TP, PSOC, 82W, 0V, PVT, J31	U5701	CRITICAL	TPAD_PROG:PROTO0
34183351	1	IC, TP, PSOC, 800701, J31	U5701	CRITICAL	TPAD_PROG:PROTO1
34183227	1	IC, TP, PSOC, 800702, 800703-02, J31	U5701	CRITICAL	TPAD_PROG:PROTO3
34183489	1	IC, TP, PSOC, 81W, J31	U5701	CRITICAL	TPAD_PROG:P1B
34183522	1	IC, TP, PSOC, P2B, J31	U5701	CRITICAL	TPAD_PROG:FSB

34182830	1	IC, CPU, LARTVIR, 0808, 831/831P, J31	U9600	CRITICAL	GMUX_PROG
33680042	1	IC, CPU, LARTVIR, 0808P, 08-8, 120, 0W0A, 0W0A	U9600	CRITICAL	GMUX_BLANK
34182384	1	18, 080080 11, CY7C03403-0800	U4800	CRITICAL	IR_PROG
34183430	1	IC, T29, 8000W, 0A, J30, J31	U3690	CRITICAL	T29ROM:PROG
33580777	1	IC, 8000W, 08010A, 800, 0W0C	U3690	CRITICAL	T29ROM:BLANK
34183365	1	IC, PRO08W, 080110A, T29 PORT MCU, PVT, 0W0000, J31	U9330	CRITICAL	T29MCU:PROG
33783997	1	IC, MCU, 32W, LARTVIR, 0808/080, 0W0000	U9330	CRITICAL	T29MCU:BLANK
33580852	1	IC, 0800W, J31, BLANK	U8701	CRITICAL	GPUROM:BLANK

ETHERNET ROM

33580663	1	IC, FLASH, SERIAL, SPI, 0M00C, PVT, 8P, 0W0C	U3990	CRITICAL	ENETROM:BLANK
34183096	1	IC, ENET ROM, 1M01C, PVT, PVT, 8P01/8P10, J31	U3990	CRITICAL	ENETROM_PROG:PROTO3
34183492	1	IC, PRO08W, ENET, SPI ROM, P2B, J30/J31	U3990	CRITICAL	ENETROM_PROG:FSB

SMC

33880895	1	IC, SMC, 08W/2117, 080000W, TLP	U4900	CRITICAL	SMC:BLANK
34183258	1	IC, SMC, DEVELOPMENT-PROTO0, J31	U4900	CRITICAL	SMC_PROG:PROTO0
34183294	1	IC, SMC, DEVELOPMENT-PROTO1, J31	U4900	CRITICAL	SMC_PROG:PROTO1
34183401	1	IC, SMC, EXTERNAL, PROTO2, PROTO3, J31	U4900	CRITICAL	SMC_PROG:PROTO3
34183481	1	IC, SMC, EXTERNAL, P2B, V2-1A03, A3, J31	U4900	CRITICAL	SMC_PROG:A3_P1B
34183296	1	IC, SMC, EXTERNAL, P2B, J2, 1A103, J31	U4900	CRITICAL	SMC_PROG:FSB
34183297	1	IC, SMC, EXTERNAL, 81000AMP, J31	U4900	CRITICAL	SMC_PROG:RR

EFI ROM


33580740	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM:BLANK
34183257	1	IC, SPI, ROM, PROTO0, J31	U6100	CRITICAL	BOOTROM_PROG:PROTO0
34183444	1	IC, SPI, ROM, PROTO1, J31	U6100	CRITICAL	BOOTROM_PROG:PROTO1
34183419	1	IC, SPI, ROM, PROTO2, J31	U6100	CRITICAL	BOOTROM_PROG:PROTO2
34183454	1	IC, SPI, ROM, PROTO3, J31	U6100	CRITICAL	BOOTROM_PROG:PROTO3
34183510	1	IC, SPI, ROM, P00T-P10, J31	U6100	CRITICAL	BOOTROM_PROG:P1B2
34183476	1	IC, SPI, ROM, P2B, J31	U6100	CRITICAL	BOOTROM_PROG:FSB

SYNC MASTER=K17 REF

SYNC DATE=05/28/2009

PAGE TITLE

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9585

REVISION
3.0.0


BRANCH


PAGE
5 OF 132


SHEET
5 OF 105


SIZE
D


8	7	6	5	4	3	2	1
Functional Test Points				ICT Test Points			
J5650 (LEFT FAN CONN)				CPU NO_TESTS			
FUNC_TEST				NO_TEST			
PP5V_S0				TP CPU RSVD<65..62>			
FAN LT PWM				TP CPU RSVD<58..45>			
FAN RT TACH				TP CPU RSVD<43..32>			
GND				TP CPU RSVD<27..26>			
J5660 (RIGHT FAN CONN)				TP CPU RSVD<24..15>			
PP5V_S0				TP CPU RSVD<2..1>			
FAN LT PWM				TP CPU RSVD NCTF<8..5>			
FAN RT TACH				NC NO_TESTS			
GND				TP FW641 AVRRG			
J6780 (MIC CONN)				TP FW641 TDI			
BI_MIC_N				TP DE IG C HPD			
BI_MIC_SHIELD				TP DE IG C CTRL_CLK			
BI_MIC_P				TP DE IG C CTRL_DATA			
GND				TP DE IG C MLP<3..0>			
J5100				TP DE IG C MML<3..0>			
GND				TP DE IG C AUXP			
PP5V_S0				TP DE IG D HPD			
PP3V42_G3H				TP DE IG D CTRL_CLK			
J6781 & J6782 (SPEAKERS CONN)				TP DE IG D CTRL_DATA			
SPKRCONN L OUT_P				TP DE IG D MLP<3..0>			
SPKRCONN L OUT_N				TP DE IG D MML<3..0>			
SPKRCONN R OUT_P				TP DE IG D AUXP			
SPKRCONN R OUT_N				TP DE IG D AUXN			
GND				TP SDVO TVCLKINN			
J9000 (LVDS CONN)				TP SDVO TVCLKINP			
PP3V3_SW_LCD				TP SDVO STALLN			
PP3V3_S0				TP SDVO STALLP			
PPVOUT_S0_LCDBKLT				TP SDVO INTN			
LVDS_KMC_CLK				TP SDVO INTTP			
LVDS_KMC_DATA				TP GPU BUFRST_L			
LVDS_CONN_A_DATA_P<0>				TP GPU GSTATE<0>			
LVDS_CONN_A_DATA_N<0>				TP GPU GSTATE<1>			
LVDS_CONN_A_DATA_P<1>				TP GPU MIOA_P<9..0>			
LVDS_CONN_A_DATA_N<1>				TP GPU MIOA_DE			
LVDS_CONN_A_DATA_P<2>				TP LVDS EG_BKL_PWM			
LVDS_CONN_A_DATA_N<2>				TP LVDS IG_B_CLKN			
LVDS_CONN_A_DATA_P<3>				TP LVDS IG_B_CLKP			
LVDS_CONN_A_DATA_N<3>				TP LVDS IG_BKL_PWM			
LVDS_CONN_B_DATA_P<0>				MEM A BA<2..0>			
LVDS_CONN_B_DATA_N<0>				MEM A CK<1..0>			
LVDS_CONN_B_DATA_P<1>				MEM A CLK_P<1..0>			
LVDS_CONN_B_DATA_N<1>				MEM A CLK_P<1..0>			
LVDS_CONN_B_DATA_P<2>				MEM A ODT<1..0>			
LVDS_CONN_B_DATA_N<2>				MEM A ODT<1..0>			
LVDS_CONN_B_DATA_P<3>				MEM A DQ<63..0>			
LVDS_CONN_B_DATA_N<3>				MEM A DQS_N<7..0>			
LVDS_CONN_B_DATA_P<4>				MEM A DQS_P<7..0>			
LVDS_CONN_B_DATA_N<4>				MEM A CAS_L			
LVDS_CONN_B_DATA_P<5>				MEM A CAS_L			
LVDS_CONN_B_DATA_N<5>				MEM A WE_L			
LVDS_CONN_B_DATA_P<6>				MEM B A<15..0>			
LVDS_CONN_B_DATA_N<6>				MEM B CAS_L			
LVDS_CONN_B_DATA_P<7>				MEM B CAS_L			
LVDS_CONN_B_DATA_N<7>				MEM B WE_L			
LVDS_CONN_C_DATA_P<0>				TP SMC P41			
LVDS_CONN_C_DATA_N<0>				TP SMC P41			
LVDS_CONN_C_DATA_P<1>				TP SMC P41			
LVDS_CONN_C_DATA_N<1>				TP SMC P41			
LVDS_CONN_C_DATA_P<2>				TP SMC P41			
LVDS_CONN_C_DATA_N<2>				TP SMC P41			
LVDS_CONN_C_DATA_P<3>				TP SMC P41			
LVDS_CONN_C_DATA_N<3>				TP SMC P41			
LVDS_CONN_C_DATA_P<4>				TP SMC P41			
LVDS_CONN_C_DATA_N<4>				TP SMC P41			
LVDS_CONN_C_DATA_P<5>				TP SMC P41			
LVDS_CONN_C_DATA_N<5>				TP SMC P41			
LVDS_CONN_C_DATA_P<6>				TP SMC P41			
LVDS_CONN_C_DATA_N<6>				TP SMC P41			
LVDS_CONN_C_DATA_P<7>				TP SMC P41			
LVDS_CONN_C_DATA_N<7>				TP SMC P41			
LVDS_CONN_D_DATA_P<0>				TP SMC P41			
LVDS_CONN_D_DATA_N<0>				TP SMC P41			
LVDS_CONN_D_DATA_P<1>				TP SMC P41			
LVDS_CONN_D_DATA_N<1>				TP SMC P41			
LVDS_CONN_D_DATA_P<2>				TP SMC P41			
LVDS_CONN_D_DATA_N<2>				TP SMC P41			
LVDS_CONN_D_DATA_P<3>				TP SMC P41			
LVDS_CONN_D_DATA_N<3>				TP SMC P41			
LVDS_CONN_D_DATA_P<4>				TP SMC P41			
LVDS_CONN_D_DATA_N<4>				TP SMC P41			
LVDS_CONN_D_DATA_P<5>				TP SMC P41			
LVDS_CONN_D_DATA_N<5>				TP SMC P41			
LVDS_CONN_D_DATA_P<6>				TP SMC P41			
LVDS_CONN_D_DATA_N<6>				TP SMC P41			
LVDS_CONN_D_DATA_P<7>				TP SMC P41			
LVDS_CONN_D_DATA_N<7>				TP SMC P41			
LVDS_CONN_E_DATA_P<0>				TP SMC P41			
LVDS_CONN_E_DATA_N<0>				TP SMC P41			
LVDS_CONN_E_DATA_P<1>				TP SMC P41			
LVDS_CONN_E_DATA_N<1>				TP SMC P41			
LVDS_CONN_E_DATA_P<2>				TP SMC P41			
LVDS_CONN_E_DATA_N<2>				TP SMC P41			
LVDS_CONN_E_DATA_P<3>				TP SMC P41			
LVDS_CONN_E_DATA_N<3>				TP SMC P41			
LVDS_CONN_E_DATA_P<4>				TP SMC P41			
LVDS_CONN_E_DATA_N<4>				TP SMC P41			
LVDS_CONN_E_DATA_P<5>				TP SMC P41			
LVDS_CONN_E_DATA_N<5>				TP SMC P41			
LVDS_CONN_E_DATA_P<6>				TP SMC P41			
LVDS_CONN_E_DATA_N<6>				TP SMC P41			
LVDS_CONN_E_DATA_P<7>				TP SMC P41			
LVDS_CONN_E_DATA_N<7>				TP SMC P41			
LVDS_CONN_F_DATA_P<0>				TP SMC P41			
LVDS_CONN_F_DATA_N<0>				TP SMC P41			
LVDS_CONN_F_DATA_P<1>				TP SMC P41			
LVDS_CONN_F_DATA_N<1>				TP SMC P41			
LVDS_CONN_F_DATA_P<2>				TP SMC P41			
LVDS_CONN_F_DATA_N<2>				TP SMC P41			
LVDS_CONN_F_DATA_P<3>				TP SMC P41			
LVDS_CONN_F_DATA_N<3>				TP SMC P41			
LVDS_CONN_F_DATA_P<4>				TP SMC P41			
LVDS_CONN_F_DATA_N<4>				TP SMC P41			
LVDS_CONN_F_DATA_P<5>				TP SMC P41			
LVDS_CONN_F_DATA_N<5>				TP SMC P41			
LVDS_CONN_F_DATA_P<6>				TP SMC P41			
LVDS_CONN_F_DATA_N<6>				TP SMC P41			
LVDS_CONN_F_DATA_P<7>				TP SMC P41			
LVDS_CONN_F_DATA_N<7>				TP SMC P41			
LVDS_CONN_G_DATA_P<0>				TP SMC P41			
LVDS_CONN_G_DATA_N<0>				TP SMC P41			
LVDS_CONN_G_DATA_P<1>				TP SMC P41			
LVDS_CONN_G_DATA_N<1>				TP SMC P41			
LVDS_CONN_G_DATA_P<2>							




















VAXG DECOUPLING

Intel recommendation: 2x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 6x 22uF 0805, 2x 22uF 0805 (NOSTUFF), 8x 10uF 0603, 2x 10uF 0603 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)
Apple Implementation: 2x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 6x 22uF 0603, 2x 22uF 0603 (NOSTUFF), 6x 10uF 0402, 2x 10uF 0402 (NOSTUFF), 9x 1uF 0402, 9x 1uF 0402 (NOSTUFF)


PLACEMENT_NOTE (C1700-C1708):

Place on bottom side of U1000




PLACEMENT_NOTE (C1718-C1723):

Place close to U1000 on bottom side




PLACEMENT_NOTE (C1726-C1731):

Place near inductors on bottom side.



PLACEMENT_NOTE (C1734-C1735):




CPU VDDQ/VCCDQ DECOUPLING


Intel recommendation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402
Apple Implementation: 1x 330uF, 8x 10uF 0603, 10x 1uF 0402

PLACEMENT_NOTE (C1738-C1747):


Place on bottom side of U1000




Place close to U1000 on bottom side



Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402







CPU VCCSA DECOUPLING


Intel recommendation: 1x 330uF, 3x 10uF 0603, 3x 1uF 0402
Apple Implementation: 1x 330uF, 5x 10uF 0603, 5x 1uF 0402

PLACEMENT_NOTE (C1758-C1762):


Place on bottom side of U1000


















SYNC MASTER=J5_MLB

SYNC DATE=03/21/2011

PAGE TITLE

PCH GROUNDS

 Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

3.0.0


BRANCH


PAGE


23 OF 132











SHEET

21 OF 105



SYNC MASTER=J5_MLB		SYNC DATE=05/26/2011	
PAGE TITLE			
PCH DECOUPLING			
	DRAWING NUMBER		051-9585
	REVISION		3.0.0
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	24 OF 132
		SHEET	22 OF 105





PCH ME Disable Strap

Q2620
SSM6N37FEAPE
SOT563

Q2620
SSM6N37FEAPE
SOT563

24 22 20 7 =PP3V3R1V5_S0_PCH_VCCSUSHDA

22 7 =PP5V_S0_PCH

SPI_DESCRIPTOR_OVERRIDE LS5V

SPI_DESCRIPTOR_OVERRIDE

HDA_SPOUT_R

IPD = 9-50k

R2620
100K
5%
1/20W
MF
201


R2621
1K
5%
1/20W
MF
201

5V

1.2V

16V

CVNFC MASTER-K02_MID

SYNC MASTER-K92 MLR		SYNC DATE=07/06/2010	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 26 OF 132	
		SHEET 24 OF 105	

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
0 : 0
1 : 1
1 : 1


STRAP PIN CFG
ALL PORTS ARE REMOVABLE
PORT 1 IS NON REMOVABLE
PORT 1&2 ARE NON REMOVABLE
PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H



BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
338S0923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
338S0983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B

J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



USB XHCI/EHCI2 PORT MUX FOR EXT B




PAGE TITLE		PAGE NUMBER	
USB HUB & MUX		051-9585	
Apple Inc.		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		27 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 105	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	0	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.


1V5 S0 "PGOOD" for CPU




MEMVTT Clamp

Ensures CKE signals are held low in S3





SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
CPU Memory S3 Support			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		28 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		26 OF 105	
IV ALL RIGHTS RESERVED			





SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
DRAWING NUMBER		051-9585	SIZE D
REVISION		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


8	7	6	5	4	3	2	1
D	CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0				
	94 11 6 MEM_A_DQS_N<0> == -MEM_A_DQS_N<0> 27		94 11 6 MEM_B_DQS_N<0> == -MEM_B_DQS_N<0> 29				
	94 11 6 MEM_A_DQS_P<0> == -MEM_A_DQS_P<0> 27		94 11 6 MEM_B_DQS_P<0> == -MEM_B_DQS_P<0> 29				
	94 11 6 MEM_A_DQ<7> == -MEM_A_DQ<7> 27		94 11 6 MEM_B_DQ<7> == -MEM_B_DQ<7> 29				
	94 11 6 MEM_A_DQ<6> == -MEM_A_DQ<6> 27		94 11 6 MEM_B_DQ<6> == -MEM_B_DQ<6> 29				
	94 11 6 MEM_A_DQ<5> == -MEM_A_DQ<5> 27		94 11 6 MEM_B_DQ<5> == -MEM_B_DQ<5> 29				
	94 11 6 MEM_A_DQ<4> == -MEM_A_DQ<4> 27		94 11 6 MEM_B_DQ<4> == -MEM_B_DQ<4> 29				
	94 11 6 MEM_A_DQ<3> == -MEM_A_DQ<3> 27		94 11 6 MEM_B_DQ<3> == -MEM_B_DQ<3> 29				
	94 11 6 MEM_A_DQ<2> == -MEM_A_DQ<2> 27		94 11 6 MEM_B_DQ<2> == -MEM_B_DQ<2> 29				
C	CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1				
	94 11 6 MEM_A_DQS_N<1> == -MEM_A_DQS_N<1> 27		94 11 6 MEM_B_DQS_N<1> == -MEM_B_DQS_N<1> 29				
	94 11 6 MEM_A_DQS_P<1> == -MEM_A_DQS_P<1> 27		94 11 6 MEM_B_DQS_P<1> == -MEM_B_DQS_P<1> 29				
	94 11 6 MEM_A_DQ<15> == -MEM_A_DQ<15> 27		94 11 6 MEM_B_DQ<15> == -MEM_B_DQ<15> 29				
	94 11 6 MEM_A_DQ<14> == -MEM_A_DQ<14> 27		94 11 6 MEM_B_DQ<14> == -MEM_B_DQ<14> 29				
	94 11 6 MEM_A_DQ<13> == -MEM_A_DQ<13> 27		94 11 6 MEM_B_DQ<13> == -MEM_B_DQ<13> 29				
	94 11 6 MEM_A_DQ<12> == -MEM_A_DQ<12> 27		94 11 6 MEM_B_DQ<12> == -MEM_B_DQ<12> 29				
	94 11 6 MEM_A_DQ<11> == -MEM_A_DQ<11> 27		94 11 6 MEM_B_DQ<11> == -MEM_B_DQ<11> 29				
	94 11 6 MEM_A_DQ<10> == -MEM_A_DQ<10> 27		94 11 6 MEM_B_DQ<10> == -MEM_B_DQ<10> 29				
B	CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2				
	94 11 6 MEM_A_DQS_N<2> == -MEM_A_DQS_N<2> 27		94 11 6 MEM_B_DQS_N<2> == -MEM_B_DQS_N<2> 29				
	94 11 6 MEM_A_DQS_P<2> == -MEM_A_DQS_P<2> 27		94 11 6 MEM_B_DQS_P<2> == -MEM_B_DQS_P<2> 29				
	94 11 6 MEM_A_DQ<23> == -MEM_A_DQ<23> 27		94 11 6 MEM_B_DQ<23> == -MEM_B_DQ<23> 29				
	94 11 6 MEM_A_DQ<22> == -MEM_A_DQ<22> 27		94 11 6 MEM_B_DQ<22> == -MEM_B_DQ<22> 29				
	94 11 6 MEM_A_DQ<21> == -MEM_A_DQ<21> 27		94 11 6 MEM_B_DQ<21> == -MEM_B_DQ<21> 29				
	94 11 6 MEM_A_DQ<20> == -MEM_A_DQ<20> 27		94 11 6 MEM_B_DQ<20> == -MEM_B_DQ<20> 29				
	94 11 6 MEM_A_DQ<19> == -MEM_A_DQ<19> 27		94 11 6 MEM_B_DQ<19> == -MEM_B_DQ<19> 29				
	94 11 6 MEM_A_DQ<18> == -MEM_A_DQ<18> 27		94 11 6 MEM_B_DQ<18> == -MEM_B_DQ<18> 29				
A	CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3				
	94 11 6 MEM_A_DQS_N<3> == -MEM_A_DQS_N<3> 27		94 11 6 MEM_B_DQS_N<3> == -MEM_B_DQS_N<3> 29				
	94 11 6 MEM_A_DQS_P<3> == -MEM_A_DQS_P<3> 27		94 11 6 MEM_B_DQS_P<3> == -MEM_B_DQS_P<3> 29				
	94 11 6 MEM_A_DQ<31> == -MEM_A_DQ<31> 27		94 11 6 MEM_B_DQ<31> == -MEM_B_DQ<31> 29				
	94 11 6 MEM_A_DQ<30> == -MEM_A_DQ<30> 27		94 11 6 MEM_B_DQ<30> == -MEM_B_DQ<30> 29				
	94 11 6 MEM_A_DQ<29> == -MEM_A_DQ<29> 27		94 11 6 MEM_B_DQ<29> == -MEM_B_DQ<29> 29				
	94 11 6 MEM_A_DQ<28> == -MEM_A_DQ<28> 27		94 11 6 MEM_B_DQ<28> == -MEM_B_DQ<28> 29				
	94 11 6 MEM_A_DQ<27> == -MEM_A_DQ<27> 27		94 11 6 MEM_B_DQ<27> == -MEM_B_DQ<27> 29				
	94 11 6 MEM_A_DQ<26> == -MEM_A_DQ<26> 27		94 11 6 MEM_B_DQ<26> == -MEM_B_DQ<26> 29				














Page Notes


Power aliases required by this page:

- PPVIN_SW_TSTBST (8-13V Boost Input)
- PP15V_TBT_REG (15V Boost Output)
- PP3V3_S0_P3V3TBTFT (3.3V FET Input)
- PP3V3_TBT_FET (3.3V FET Output)
- PP3V3_S0_TBTPMRCTL
- PP1V05_S0_P1V05TBTFT (1.05V FET Input)
- PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L


BOM options provided by this page:
TBTBST:Y - Stuffs 15V boost circuitry



Supervisor & CLKREQ# Isolation




3.3V Thunderbolt Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.3 mOhm Typ 24 mOhm Max

1.05V Thunderbolt Switch



Part	TPS22920
Type	Load Switch
R(on)	8 mOhm Typ
@ 1.05V	11.5 mOhm Max




Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K91 TRINHNT		SYNC DATE=05/26/2010	
PAGE TITLE			
Ethernet Connector		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	40 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	37 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
FireWire LLC/PHY (FW643)		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	41 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	38 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL
- =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_FW_PIV0FWFET (1.0V FET Input)
- =PP1V0_FW_FET_R (1.0V FET Output)
- =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.



FireWire PHY WAKE# Support

When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.




Dual-purpose output:

- 1) 5K Pull-down Detect when FW_PWR_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.


Pull-up provided on another page.

3.3V FW Switch



U4201 & U4202	
Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

1.0V FW Switch



SYNC MASTER=K91 MLB		SYNC DATE=06/17/2011	
PAGE TITLE			
FireWire Port & PHY Power		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PPVP_FW_PHY_CPS_FET (From Port)
- =PPVP_FW_PHY_CPS (To PHY)
- =PP3V3_FW_FWPHY
- =PP3V3_S0_FWLATEVG

Signal aliases required by this page:

- =FW_PHY_DS0
- =FW_PHY_DS1
- =FW_PHY_DS2

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.


BOM options provided by this page:

(NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.




Unused FireWire Ports

Disabled per LSI instructions
(All unused port signals TP/NC)




FireWire PHY Config Straps

Configures PHY for:
- Port "1" Bilingual (1394B)



Termination


Place close to FireWire PHY





Cable Power

CRITICAL
L4310
FERR-250-OHM


Note: Trace PPVP_FW_PORT1 must handle up to 5A




SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
PAGE TITLE			
FireWire Connector			
	DRAWING NUMBER		SIZE
	051-9585		D
Apple Inc.		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		43 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 105	
IV ALL RIGHTS RESERVED			




USB Port A (Front Port)





SYNC MASTER=J31 LINDA		SYNC DATE=09/21/2013	
PAGE TITLE			
External A USB3 Connector			
	Apple Inc.		DRAWING NUMBER 051-9585
			SIZE D
			REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 46 OF 132	
		SHEET 42 OF 105	

USB Port B (Back Port)



NOTE: Swapped pin4 and 5, pin6 and 7 for layout.

SYNC MASTER=J30_MLB		SYNC DATE=08/04/2011	
PAGE TITLE			
External B USB3 Connector			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		BRANCH	
		PAGE	47 OF 132
		SHEET	43 OF 105



D

C

B


A

D

C

B


A




NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


SYNC MASTER=J31 YONAS		SYNC DATE=12/19/2011	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-9585	
REVISION		SIZE	
3.0.0		D	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





LPC+SPI Connector




SPI Bus Series Termination







SYNC MASTER=J31 YONAS		SYNC DATE=01/19/2012	
PAGE TITLE			
Power Sensors: Load Side			
	Apple Inc.		DRAWING NUMBER 051-9585
			SIZE D
			REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED			PAGE 53 OF 132
			SHEET 49 OF 105






A

A




SYNC MASTER=J31 YONAS		SYNC DATE=09/08/2011	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	55 OF 132
		SHEET	51 OF 105




SYNC MASTER=K18_MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Fan Connectors			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 132
		SHEET	52 OF 105

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




Keyboard Connector




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




TPAD Buttons Disable




BOOSTER +18.5VDC FOR SENSORS

BOOSTER DESIGN CONSIDERATION:

- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection





To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.


Keyboard Backlight Connector





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383085	1	BT, BT422, 1-070300 LAMP DRIVER, 02200W-6	US850	CRITICAL	

SYNC MASTER=J31 LINDA		SYNC DATE=07/01/2013	
PAGE TITLE			
WELLSPRING 2			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	58 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	54 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		PAGE	62 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	57 OF 105
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D


C


B

A

LINE INPUT VOLTAGE DIVIDER


CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 0.36 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS



SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: LINE INPUT FILTER			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 132
		SHEET	58 OF 105


EXTERNAL (HEADSET) MIC INPUT CIRCUITRY

APN: 353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76



D

C

B

A

D


C


B


A


3X MONO SPEAKER AMPLIFIERS (SSM2375)
APN: 353S2958 as of July 2011
GAIN = +3 DB Rin=80k irrespective of gain
1ST ORDER FC (L&R) = ~737 HZ
1ST ORDER FC (SUB) = ~90 HZ

Gain Pin	Gain dB
Connect to VDD	6
Connect to VDD through 47k	12
Not connected	3
Connect to GND through 47k	9
Connect to GND	0





SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	66 OF 132
		SHEET	61 OF 105






MagSafe DC Power Jack



SYNC MASTER=J31 JACK		SYNC DATE=09/02/2011	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
		BRANCH	
		PAGE	69 OF 132
		SHEET	64 OF 105
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			








SYNC MASTER-031 JACK		SYNC DATE-09/14/2013	
PAGE TITLE			
System Agent Supply			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	71 OF 132
		SHEET	66 OF 105


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---










SYNOPSIS: PARTS=111, 12K5		SYNOPSIS: DATE=11/11/2011	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	74 OF 132
		SHEET	69 OF 105





CPU VCCIO REGULATOR





SYNC MASTER=J31 JACK		SYNC DATE=06/10/2013	
PAGE TITLE			
Misc Power Supplies			
	Apple Inc.	DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	77 OF 132
		SHEET	72 OF 105





```
Power aliases required by this page:
~PFWF3_GWT_VCD33
```

```
Signal aliases required by this page:
(BNONE)
```

```
BOM options provided by this page:
(BNONE)
```




93	R	PEG R2D C N<2>	C8025	0.22UF	1	2	PEG R2D N<2>	6 75 93
93	R	PEG R2D C P<3>	C8026	0.22UF	1	2	PEG R2D P<3>	6 75 92 93
93	R	PEG R2D C N<3>	C8027	0.22UF	1	2	PEG R2D N<3>	6 75 92 93
93	R	PEG R2D C P<4>	C8028	0.22UF	1	2	PEG R2D P<4>	6 75 93
93	R	PEG R2D C N<4>	C8029	0.22UF	1	2	PEG R2D N<4>	6 75 93
93	R	PEG R2D C P<5>	C8030	0.22UF	1	2	PEG R2D P<5>	6 75 92 93


未
注
明
的
部
分
均
按
图
中
所
示
的
尺
寸
和
数
据
进
行
制
作


AP17	PEX_RX5	AN17	PEG D2R C P<5>	6 75 93
AP18	PEX_RX5*	AG17	PEG D2R C N<5>	6 75 93
AN18	PEX_RX6	AK18	PEG D2R C P<6>	6 75 93
AM18	PEX_RX6*	AG18	PEG D2R C N<6>	6 75 93
AN20	PEX_RX7	AL19	PEG D2R C P<7>	6 75 93

[illegible]



Page Notes	
Power aliases required by this page:	
- vppcore_gpu	
- vppcore_gpu_fbvddq	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

SYMC MASTER-02 M2P 2P		SYMC DATE=01/18/2011	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE
	REVISION	3.0.0	
	BRANCH		
	PAGE	81 OF 132	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		76 OF 105	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










Page Notes

Power aliases required by this page:
- PPIV35_GPU_S0_FB
- PPIV05_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

SDR options provided by this page:
(NONE)



KEPLER FRAME BUFFER I/F

Apple Inc.

051-9585

3.0.0

82 OF 132


77 OF 105











D

C

B

A

D


C

B


A


STRAP NOTES:
CURRENTLY STUFFED FOR GK107-GTX (R8705)
STUFF R8711 = 5KOHM FOR HYNIX 1GB - M die
STUFF R8711 = 10KOHM FOR SAMSUNG 1GB
STUFF R8711 = 15KOHM FOR HYNIX 512MB
STUFF R8711 = 20KOHM FOR SAMSUNG 512MB
STUFF R8711 = 24.9KOHM FOR HYNIX 1GB - A die

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	Strap values
11880019	1	RES, 10.2KOHM, 0201	R8711	CRITICAL	FB_1G_SAMSUNG	0x01
11880414	1	RES, 5.1KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_M_DIE	0x00
11880105	1	RES,15KOHM, 0201	R8711	CRITICAL	FB_512_HYNIX	0x02
11880175	1	RES, 20KOHM, 0201	R8711	CRITICAL	FB_512_SAMSUNG	0x03
11880230	1	RES, 24.9KOHM, 0201	R8711	CRITICAL	FB_1G_HYNIX_A_DIE	0x04

SYNC MASTER=J31 SREE		SYNC DATE=11/16/2013	
PAGE TITLE			
KEPLER GPIOs,CLK & STRAPS			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		87 OF 132	
SHEET		82 OF 105	







SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
LVDS Display Connector			
 Apple Inc.	DRAWING NUMBER		SHEET
	051-9585		D
	REVISION		
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		85 OF 105	
IV ALL RIGHTS RESERVED			

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG




TBT/DP HOT PLUG IN



LVDS DDC MUX




SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
PAGE TITLE			
Muxed Graphics Support			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		92 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		86 OF 105	
IV ALL RIGHTS RESERVED			



3.3V/HV Power MUX


V3P3 must be S4 to support wake from Thunderbolt devices.



For 12V systems:


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES,MTL FILM,1/16W,384K,1,0402,SMD,LF	R9410	CRITICAL	TBTHV:P12V
114S0368	1	RES,MTL FILM,1/16W,36.5K,1,0402,SMD,LF	R9411	CRITICAL	TBTHV:P12V


	Nominal	Min	Max
IHV50	1120mA	1090mA	1170mA (12W minimum)
IHV53	125mA	124mA	126mA (1W minimum)



Thunderbolt Connector A


SYNC MASTER=T29 REF		SYNC DATE=06/14/2011	
PAGE TITLE			
Thunderbolt Connector A		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	94 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	88 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 KIRAN		SYNC DATE=03/21/2011	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		3.0.0	
		BRANCH	
		PAGE	
		97 OF 132	
		SHEET	
		90 OF 105	



PAGE TITLE		PAGE TITLE	
PCH VCCIO (1.05V) POWER SUPPLY		PCH VCCIO (1.05V) POWER SUPPLY	
DRAWING NUMBER		DRAWING NUMBER	
051-9585		051-9585	
REVISION		REVISION	
3.0.0		3.0.0	
BRANCH		BRANCH	
PAGE		PAGE	
98 OF 132		98 OF 132	
SHEET		SHEET	
91 OF 105		91 OF 105	

D

C

B



A

D




C


B

A



Unused PGOOD signal



SYNC MASTER=J31 SREE		SYNC DATE=09/19/2011	
PAGE TITLE			
Power Sequencing EG/PCH S0			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	99 OF 132
		SHEET	92 OF 105

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50G	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFFAIR PRIMARY GAP	DIFFFAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?


SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55G	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		PHYSICAL		SPACING		NET_TYPE	
		LPC_508	LPC	LPC	LPC_AD<3...0>	6	16 45 47 89
	LPC_FRAME_L	LPC_508	LPC	LPC	LPC_FRAME_L	6	16 45 47 89
	LPC_RESET_L	LPC_508	LPC	LPC	LPC_RESET_L	24	89
	RCH_LPC_CLK0	CLK_LPC_508	CLK_LPC	LPC	LPC_CLK33M_SMC_R	18	24
		CLK_LPC_508	CLK_LPC	LPC	LPC_CLK33M_SMC	24	45
		CLK_LPC_508	CLK_LPC	LPC	LPC_CLK33M_LPCPLUS	6	24 47
	SMBUS_PCH_CLK	SMB_508	SMB	SMBUS_PCH_CLK	SMBUS_PCH_CLK	16	48
	SMBUS_PCH_DATA	SMB_508	SMB	SMBUS_PCH_DATA	SMBUS_PCH_DATA	16	48
	SMBUS_PCH_0_CLK	SMB_508	SMB	SMB_PCH_0_CLK	SMB_PCH_0_CLK	16	48
	SMBUS_PCH_0_DATA	SMB_508	SMB	SMB_PCH_0_DATA	SMB_PCH_0_DATA	16	48
	SMBUS_PCH_1_CLK	SMB_508	SMB	SMB_PCH_1_CLK	SMB_PCH_1_CLK	16	48
	SMBUS_PCH_1_DATA	SMB_508	SMB	SMB_PCH_1_DATA	SMB_PCH_1_DATA	16	48
	HDA_BIT_CLK	HDA_508	HDA	HDA_BIT_CLK	HDA_BIT_CLK	16	57
		HDA_508	HDA	HDA_BIT_CLK_R	HDA_BIT_CLK_R	16	
	HDA_SYNC	HDA_508	HDA	HDA_SYNC	HDA_SYNC	16	57
		HDA_508	HDA	HDA_SYNC_R	HDA_SYNC_R	16	
	HDA_RST_L	HDA_508	HDA	HDA_RST_R_L	HDA_RST_R_L	16	
		HDA_508	HDA	HDA_RST_L	HDA_RST_L	16	57
	HDA_SDI0	HDA_508	HDA	HDA_SDI0	HDA_SDI0	16	57
		HDA_508	HDA	AUD_SDI_R	AUD_SDI_R	67	
	HDA_SDO0T	HDA_508	HDA	HDA_SDO0T	HDA_SDO0T	16	57
		HDA_508	HDA	HDA_SDO0T_R	HDA_SDO0T_R	16	24
	SPI_CLK	SPI_558	SPI	SPI_CLK_R	SPI_CLK_R	16	47
		SPI_558	SPI	SPI_CLK	SPI_CLK	47	
	SPI_MOSI	SPI_558	SPI	SPI_MOSI_R	SPI_MOSI_R	16	47
		SPI_558	SPI	SPI_MOSI	SPI_MOSI	47	
	SPI_MISO	SPI_558	SPI	SPI_MISO	SPI_MISO	16	47
	SPI_CS0	SPI_558	SPI	SPI_CS0_R_L	SPI_CS0_R_L	16	47
		SPI_558	SPI	SPI_CS0_L	SPI_CS0_L	47	
	PCIE_85D	PCIE	PCIE	PCIE_ENET_R2D_P	PCIE_ENET_R2D_P	36	
		PCIE_85D	PCIE	PCIE_ENET_R2D_N	PCIE_ENET_R2D_N	36	
	PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	PCIE_ENET_R2D_C_P	16	36
		PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	PCIE_ENET_R2D_C_N	16	36
	PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	PCIE_ENET_D2R_P	16	36
		PCIE_85D	PCIE	PCIE_ENET_D2R_N	PCIE_ENET_D2R_N	16	36
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	PCIE_ENET_D2R_C_P	36	
		PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	PCIE_ENET_D2R_C_N	36	
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_P	PCIE_AP_R2D_P	6	32
		PCIE_85D	PCIE	PCIE_AP_R2D_N	PCIE_AP_R2D_N	6	32
	PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	PCIE_AP_R2D_C_P	16	32
		PCIE_85D	PCIE	PCIE_AP_R2D_C_N	PCIE_AP_R2D_C_N	16	32
	PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	PCIE_AP_D2R_P	16	32
		PCIE_85D	PCIE	PCIE_AP_D2R_N	PCIE_AP_D2R_N	16	32
		PCIE_85D	PCIE	PCIE_AP_D2R_R_P	PCIE_AP_D2R_R_P	32	
		PCIE_85D	PCIE	PCIE_AP_D2R_R_N	PCIE_AP_D2R_R_N	32	
	PCIE_85D	PCIE	PCIE	PCIE_FW_R2D_P	PCIE_FW_R2D_P	38	
		PCIE_85D	PCIE	PCIE_FW_R2D_N	PCIE_FW_R2D_N	38	
	PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	16	38
		PCIE_85D	PCIE	PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	16	38
	PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	PCIE_FW_D2R_P	16	38
		PCIE_85D	PCIE	PCIE_FW_D2R_N	PCIE_FW_D2R_N	16	38
		PCIE_85D	PCIE	PCIE_FW_D2R_C_P	PCIE_FW_D2R_C_P	38	
		PCIE_85D	PCIE	PCIE_FW_D2R_C_N	PCIE_FW_D2R_C_N	38	
	CLK_PCIE_90D	CLK_PCIE	CLK_PCIE	PCIE_CLK100M_PCH_P	PCIE_CLK100M_PCH_P	16	
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_PCH_N	PCIE_CLK100M_PCH_N	16	
	PCIE_CLK100M_T2D	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_P	PCIE_CLK100M_TBT_P	16	33
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_TBT_N	PCIE_CLK100M_TBT_N	16	33
	PCIE_CLK100M_DOT_P	CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_P	PCH_CLK96M_DOT_P	16	
		CLK_PCIE_90D	CLK_PCIE	PCH_CLK96M_DOT_N	PCH_CLK96M_DOT_N	16	
	PCIE_CLK100M_SATA_P	CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_P	PCH_CLK100M_SATA_P	16	
		CLK_PCIE_90D	CLK_PCIE	PCH_CLK100M_SATA_N	PCH_CLK100M_SATA_N	16	
	CHU1_508	CLK_PCIE	CLK_PCIE	PCH_CLK14P3M_EFCLK	PCH_CLK14P3M_EFCLK	16	
		CLK_PCIE_90D	CLK_PCIE	PCH_CLK33M_PCLIN	PCH_CLK33M_PCLIN	16	24
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEX_TSTCLK_O_P	PEX_TSTCLK_O_P	75	
		CLK_PCIE_90D	CLK_PCIE	PEX_TSTCLK_O_N	PEX_TSTCLK_O_N	75	
	PCIE_CLK100M	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	PEG_CLK100M_P	16	75
		CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	PEG_CLK100M_N	16	75
	PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	PCIE_CLK100M_ENET_P	16	36
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	PCIE_CLK100M_ENET_N	16	36
	PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	PCIE_CLK100M_AP_P	16	32
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	PCIE_CLK100M_AP_N	16	32
	PCIE_CLK100M_FW	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	PCIE_CLK100M_FW_P	16	38
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	PCIE_CLK100M_FW_N	16	38
	PCIE_CLK100M_EXCARD	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_P	PCIE_CLK100M_EXCARD_P	8	16
		CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_EXCARD_N	PCIE_CLK100M_EXCARD_N	8	16
	PCIE_T2D_R2D	PCIE_85D	PCIE	PCIE_TBT_R2D_C_P<3...0>	PCIE_TBT_R2D_C_P<3...0>	8	33
		PCIE_85D	PCIE	PCIE_TBT_R2D_C_N<3...0>	PCIE_TBT_R2D_C_N<3...0>	8	33
	PCIE_T2D_D2R	PCIE_85D	PCIE	PCIE_TBT_D2R_P<3...0>	PCIE_TBT_D2R_P<3...0>	8	33
		PCIE_85D	PCIE	PCIE_TBT_D2R_N<3...0>	PCIE_TBT_D2R_N<3...0>	8	33
	PCIE_T2D_D2R	PCIE_85D	PCIE	PCIE_TBT_R2D_P<3...0>	PCIE_TBT_R2D_P<3...0>	33	
		PCIE_85D	PCIE	PCIE_TBT_R2D_N<3...0>	PCIE_TBT_R2D_N<3...0>	33	
	PCIE_T2D_D2R	PCIE_85D	PCIE	PCIE_TBT_D2R_C_P<3...0>	PCIE_TBT_D2R_C_P<3...0>	33	
		PCIE_85D	PCIE	PCIE_TBT_D2R_C_N<3...0>	PCIE_TBT_D2R_C_N<3...0>	33	

SYNC MASTER=731 YONAS		SYNC DATE=05/05/2011	
PAGE TITLE			
PCH Constraints 2			
	Apple Inc.		DRAWING NUMBER 051-9585
			REVISION 3.0.0
			SIZE D
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH	PAGE 103 OF 132
		SHEET	96 OF 105

CAESAR IV (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_3X	*	=3:1_SPACING	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_CR	*	=3X_DIELECTRIC	?

SOURCE: Attila Farkas Email - 8/2/10










CAESAR IV (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_10G0	*	+100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF	-100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	0.6 MM	?

SOURCE: Broadcom 5764-DS04-RDS Page 38

Ethernet Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	ENET_RESET_L	ENET_S04	ENET_V3	ENET_RESET_L
	ENET_MDI1	ENET_L001	ENET_MDI1	ENET_MDI P=3,,0>
	ENET_MDI1	ENET_L001	ENET_MDI1	ENET_MDI N=3,,0>
		ENET_S04	ENET_C0	SDCONN_DATA<7,,0>
	ENET_C0	ENET_S04	ENET_C0	SDCONN_CMD
	ENET_C0	ENET_S04	ENET_C0	SDCONN_CLK
	ENET_C0	ENET_S04	ENET_C0	SDCONN_CLK_B
	ENET_C0	ENET_S04	ENET_C0	SDCONN_CLK_B_L
	ENET_C0	ENET_S04	ENET_C0	SDCONN_B_DATA<7,,0>

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PW_110D	*	+110_OHM_DIFF	-110_OHM_DIFF	-110_OHM_DIFF	-110_OHM_DIFF	-110_OHM_DIFF	-110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINTSET		NETTYPE		
		SPWICAL	SPACING	
SW01	FW_E0_TPB	FW_1100	FW_72	FW_P0_TPB_P
SW02	FW_E0_TPB	FW_1100	FW_72	FW_P0_TPB_N
SW03	FW_E0_TPB	FW_1100	FW_72	FW_P0_TPB_P
SW04	FW_E0_TPB	FW_1100	FW_72	FW_P0_TPB_N
SW05	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_P
SW06	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_N
SW07	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_P
SW08	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_N
SW09	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_P
SW10	FW_F1_TPB	FW_1100	FW_72	FW_F1_TPB_N

Port 2 Not Used



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1701_550	*	<1:1_DIFFPAIR	>55_0HM_SE	>55_0HM_SE	>55_0HM_SE	<1:1_DIFFPAIR	<1:1_DIFFPAIR
THERM_1701_550	*	<1:1_DIFFPAIR	>55_0HM_SE	>55_0HM_SE	>55_0HM_SE	<1:1_DIFFPAIR	<1:1_DIFFPAIR
DIFFPAIR	*	<1:1_DIFFPAIR	>1:1_DIFFPAIR	>1:1_DIFFPAIR	>1:1_DIFFPAIR	<1:1_DIFFPAIR	<1:1_DIFFPAIR
AUDIODIFF	*	<1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	-2:1_SPACING	?
THERM	*	-2:1_SPACING	?
AUDIO	*	-2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONS	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GSD	*	-STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLE	QND	*	QND_P2984
MEM_QND	QND	*	QND_P2984
MEM_CTRG	QND	*	QND_P2984
MEM_QQS	QND	*	QND_P2984

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENRT_MDI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2000
PCIE	GND	*	GND_P2000
SATA	GND	*	GND_P2000
USB	GND	*	GND_P2000
CLK_PCIE	SB_POWER	*	PWR_P2000
SATA	SB_POWER	*	PWR_P2000
USB	SB_POWER	*	PWR_P2000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_52MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27F4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MM_72D	BOTTOM			0.127 MM	6.35 MM		
MM_85D	TOP			0.1 MM	6.35 MM		

J31 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		ENETCORN_1000	ENETCORN	ENETCORN P<3...0>
		ENET_1000	ENETCORN	ENETCORN N<3...0>
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D2 P
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D2 N
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D1 P
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D1 N
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D P
	SENSE DIFFPAIR	THERM_1700_550	THERM	CPUTHMSENS D N
	SENSE DIFFPAIR	THERM_1700_550	THERM	GPU_TDIODE_P
	SENSE DIFFPAIR	THERM_1700_550	THERM	GPU_TDIODE_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPUVCORE SENSE P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPUVCORE SENSE N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	VCCSASO_CS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	VCCSASO_CS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_I1V5_S3_DDR_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_I1V5_S3_DDR_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUVCCIO80_CS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUVCCIO80_CS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP6_CS_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP6_CS_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP6_CS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP6_CS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_AIRPORT_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_AIRPORT_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HDD_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HDD_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_LCDBKLT_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_LCDBKLT_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP_ISNS2_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP_ISNS2_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V0_S0GPU_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V0_S0GPU_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP_ISNS1_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GFXIMVP_ISNS1_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V05_S0GPU_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V05_S0GPU_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP3V3_S0GPU_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP3V3_S0GPU_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_TBT_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_TBT_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNSIG_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNSIG_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNSIG_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNSIG_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS20_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS20_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS1_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS1_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS2_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS2_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS3_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS3_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_OTHER_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_OTHER_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_GPU_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_GPU_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_COMPUTING_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_HS_COMPUTING_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISNS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V0_S0GPU_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V0_S0GPU_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP3V3_S3_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP3V3_S3_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPU_VCORE_RMC_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPU_VCORE_RMC_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_GPU_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_GPU_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_CPUVCCSA_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_CPUVCCSA_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_CPUVCCIO_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_CPUVCCIO_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISUM_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISUM_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISUMG_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	CPUIMVP_ISUMG_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP1V5_S3_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP0PUFB_S0_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_PP0PUFB_S0_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	P1V05_GPU_CS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	P1V05_GPU_CS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPUFB_CS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPUFB_CS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_AIRPORT_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_AIRPORT_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_TBT_R_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	ISNS_TBT_R_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	P1V05_GPU_PEX_IOVDD_SNS_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	P1V05_GPU_PEX_IOVDD_SNS_N
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPU_FRVDDO_SENSE_P
	SENSE DIFFPAIR	SENSE_1700_550	SENSE	GPU_FRVDDO_SENSE_N

J31 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SIGNAL_TYPE
PCIE_CLK100M_AP	CLK_PCIE_90D	CLK_PCIE
PCIE_CLK100M_AP_CONN_P		
6	32	
CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N
6	32	
ITOL_DIFFPAIR		CHGR_CSI_R_P
65		
ITOL_DIFFPAIR		CHGR_CSI_R_N
65		
ITOL_DIFFPAIR		CHGR_CSO_R_P
65		
ITOL_DIFFPAIR		CHGR_CSO_R_N
65		
AUDIO_DIFFPAIR	AUDIOIFF	B1_MIC_P
6	62	63
AUDIOIFF	AUDIO	B1_MIC_N
6	62	63
AUDIO_DIFFPAIR	AUDIOIFF	AUD_L01_L_P
AUDIOIFF	AUDIO	AUD_L01_L_N
AUDIO_DIFFPAIR	AUDIOIFF	AUD_L01_R_P
57	61	
AUDIOIFF	AUDIO	AUD_L01_R_N
57	61	
AUDIO_DIFFPAIR	AUDIOIFF	AUD_L02_L_P
57	61	
AUDIOIFF	AUDIO	AUD_L02_L_N
57	61	
AUDIO_DIFFPAIR	AUDIOIFF	AUD_L02_R_P
57	61	
AUDIOIFF	AUDIO	AUD_L02_R_N
57	61	
AUDIO_DIFFPAIR	AUDIOIFF	AUD_SPKRAMP_LIN_P
61		
AUDIOIFF	AUDIO	AUD_SPKRAMP_LIN_N
61		
AUDIO_DIFFPAIR	AUDIOIFF	AUD_SPKRAMP_RIN_P
61		
AUDIOIFF	AUDIO	AUD_SPKRAMP_RIN_N
61		
AUDIO_DIFFPAIR	AUDIOIFF	AUD_SPKRAMP_SUBIN_P
61		
AUDIOIFF	AUDIO	AUD_SPKRAMP_SUBIN_N
61		
AUDIO_DIFFPAIR	AUDIOIFF	SSM2175L_P
61		
AUDIOIFF	AUDIO	SSM2175L_N
61		
AUDIO_DIFFPAIR	AUDIOIFF	SSM2175S_P
61		
AUDIOIFF	AUDIO	SSM2175S_N
61		
AUDIO_DIFFPAIR	AUDIOIFF	SSM2175S_P
61		
AUDIOIFF	AUDIO	SSM2175S_N
61		
SPK_OUT	AUDIO	SPKRCONN_L_OUT_P
6	61	62
SPK_OUT	AUDIO	SPKRCONN_L_OUT_N
6	61	62
SPK_OUT	AUDIO	SPKRCONN_R_OUT_P
6	61	62
SPK_OUT	AUDIO	SPKRCONN_R_OUT_N
6	61	62
SPK_OUT	AUDIO	SPKRCONN_S_OUT_P
6	61	62
SPK_OUT	AUDIO	SPKRCONN_S_OUT_N
6	61	62
USB_50D	USB	USB_TP4D_R_P
25	53	95
USB_50D	USB	USB_TP4D_R_N
25	53	95
PP1V1_85	PP_POWER	PP1V1_85
6	7	
PP1V1_80	PP_POWER	PP1V1_80
6	7	
PP1V5_836SD	PP_POWER	PP1V5_836SD
7		
GND	GND	GND

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9585		D
	REVISION		
	3.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 108 OF 132	
		SHEET 101 OF 105	

8	7	6	5	4	3	2	1
J31 Board-Specific Spacing & Physical Constraints							
BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO. TYPE, BGA		MM	16.2
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	+50_OHM_SE	+50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	+DEFAULT	+DEFAULT	10 MM	+DEFAULT	+DEFAULT
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.090 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27H4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM			
27H4_OHM_SE	*	Y	0.250 MM	0.1 MM	+STANDARD	+STANDARD	+STANDARD
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM	0.200 MM	0.200 MM	0.200 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.105 MM	0.091 MM	0.120 MM	0.080 MM	0.080 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.091 MM	0.120 MM	0.080 MM	0.080 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM	0.160 MM	0.160 MM	0.160 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM	0.180 MM	0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM	0.190 MM	0.190 MM	0.190 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM	0.220 MM	0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM	0.230 MM	0.230 MM	0.230 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
100_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM	0.200 MM	0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM	0.220 MM	0.220 MM	0.220 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
DEFAULT	*	0.1 MM	?				
STANDARD	*	+DEFAULT	?				
BGA_P1MM	*	+DEFAULT	?				
BGA_P2MM	*	+DEFAULT	?				
P072_SPACE	*	0.071 MM	?				
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET				
*	*	BGA	P072_SPACE				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
2X_DIELECTRIC	*	0.140 MM	?				
3X_DIELECTRIC	*	0.210 MM	?				
4X_DIELECTRIC	*	0.280 MM	?				
5X_DIELECTRIC	*	0.350 MM	?				
7X_DIELECTRIC	*	0.490 MM	?				
10X_DIELECTRIC	*	0.700 MM	?				
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT				
1.5:1_SPACING	*	0.15 MM	?				
2:1_SPACING	*	0.2 MM	?				
2.5:1_SPACING	*	0.25 MM	?				
3:1_SPACING	*	0.3 MM	?				
4:1_SPACING	*	0.4 MM	?				
5:1_SPACING	*	0.5 MM	?				
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	+STANDARD	+STANDARD	+STANDARD	0.3 MM	0.1 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF_ALT	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
90_OHM_DIFF_ALT	ISL3, ISL4, ISL5, ISL10	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	ISL2, ISL11	Y	0.099 MM	0.099 MM	0.280 MM	0.280 MM	0.280 MM
90_OHM_DIFF_ALT	TOP, BOTTOM	Y	0.130 MM	0.130 MM	0.300 MM	0.300 MM	0.300 MM
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF	+100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	+STANDARD	+STANDARD	+STANDARD	+STANDARD	+STANDARD
110_OHM_DIFF	ISL3, ISL4, ISL5, ISL10	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM	0.2 MM	0.2 MM	0.2 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM	0.330 MM	0.330 MM	0.330 MM
8	7	6	5	4	3	2	1

SYNC MASTER=K18 MLB

SYNC DATE=04/27/2016

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9585


REVISION
3.0.0

BRANCH

PAGE
109 OF 132


SHEET
102 OF 105

SIZE
D




PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A
Rsense: 0.002 (R9840)
V accross Rsense: 22.8 mV
Gain needed: 144.7x




HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)
Rsense: 0.001 (R4599)
V accross Rsense: 2.5 mV
Gain needed: 1320x



Airport Current Sense (IAPC)


Gain: 606x, EDP: 1 A
Rsense: 0.005 (R3552)
V accross Rsense: 5 mV
Gain needed: 660x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
11780008	2	RES,100K,201	CD028,CD048		LOADISNS:NO
11780008	3	RES,100K,201	CD019,CD039,CD069		XWLOADISNS:NO


DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A
Rsense: 0.001 (RD010)
V accross Rsense: 14.1 mV
Gain needed: 234.1x




GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A
Rsense: 0.001 (RD8310)
V accross Rsense: 4.9 mV
Gain needed: 673.47x




GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A
Rsense: 0.001 (R8360)
V accross Rsense: 11 mV
Gain needed: 300x



GPU FB (1.35V/1.5V) Voltage Sense (VG3C)



DRAWING NUMBER		051-9585	SIZE	D
REVISION		3.0.0		
BRANCH				
PAGE		130	OF 132	
SHEET		103	OF 105	

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CPU Rippler Voltage Sense (VCRP)



PAGE TITLE		PAGE TITLE	
Power Sensors: CPU Ripple		Power Sensors: CPU Ripple	
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
		BRANCH	
		PAGE	132 OF 132
		SHEET	105 OF 105