

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

SCHM, MBP 15" MLB

12/07/2007

REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD	ENG APPD
				DATE	DATE
?		?	?	?	?










Page	(, csa)	Contents	Sync	Date
1	1	Table of Contents	N/A	N/A
2	2	System Block Diagram	(T9_MLB)	08/23/2006
3	3	Power Block Diagram	(T9_MLB)	08/23/2006
4	4	Power Block Diagram	N/A	N/A
5	5	BOM Configuration	N/A	N/A
6	6	Revision History	N/A	N/A
7	7	Functional / ICT Test	(MASTER)	(MASTER)
8	8	Power Aliases	(MASTER)	(MASTER)
9	9	Signal Aliases	(T9_MLB)	08/23/2006
10	10	CPU FSB	T9_NAME	03/16/2007
11	11	CPU Power & Ground	T9_NAME	03/16/2007
12	12	CPU Decoupling & VID	M76_MLB	03/19/2007
13	13	eXtended Debug Port (XDP)	T9_NAME	12/12/2006
14	14	NB CPU Interface	T9_NAME	03/16/2007
15	15	NB PEG / Video Interfaces	T9_NAME	03/16/2007
16	16	NB Misc Interfaces	T9_NAME	03/16/2007
17	17	NB DDR2 Interfaces	T9_NAME	03/16/2007
18	18	NB Power 1	T9_NAME	03/16/2007
19	19	NB Power 2	T9_NAME	03/16/2007
20	20	NB Grounds	T9_NAME	03/16/2007
21	21	NB Standard Decoupling	T9_NAME	01/17/2007
22	22	NB Graphics Decoupling	M76_MLB	03/12/2007
23	23	SB Enet, Disk, FSB, LPC	T9_NAME	03/16/2007
24	24	SB PCI, PCIE, DMI, USB	T9_NAME	03/16/2007
25	25	SB Pwr Mgt, GPIO, Clink	T9_NAME	03/16/2007
26	26	SB Power & Ground	T9_NAME	03/16/2007
27	27	SB Decoupling	T9_NAME	01/17/2007
28	28	SB Misc	(T9_MLB)	08/24/2006
29	29	Clock (CK505)	T9_NAME	03/16/2007
30	30	Clock Termination	(MASTER)	08/23/2006
31	31	DDR2 SO-DIMM Connector A	(M59_SYNC)	08/24/2006
32	32	DDR2 SO-DIMM Connector B	(M59_SYNC)	08/24/2006
33	33	Memory Active Termination	(T9_NAME)	11/14/2006
34	34	Left I/O Board Connector	(M59_SYNC)	08/24/2006
35	37	Ethernet (Yukon)	T9_NAME	03/16/2007
36	38	Yukon Power Control	T9_NAME	03/16/2007
37	39	Ethernet Connector	M76_MLB	03/19/2007
38	40	FireWire Link (TSB83AA22)	M76_MLB	03/19/2007
39	41	FireWire PHY (TSB83AA22)	M76_MLB	03/19/2007
40	42	FireWire Port Power	M76_MLB	03/19/2007
41	43	FireWire Ports	M76_MLB	03/19/2007
42	44	PATA Connector	(MASTER)	(MASTER)
43	46	External USB Connector	M88	08/02/2007
44	47	Left Clutch Barrel Interconnect	M87	07/16/2007
45	49	SMC	T9_NAME	01/17/2007


Page	(,csa)	Contents	Sync	Date
46	50	SMC Support	(MASTER)	
47	51	LPC+ Debug Connector	M76_MLB	03/19/2007
48	52	SMBus Connections	(MASTER)	(MASTER)
49	53	Current & Voltage Sensing	M87_MLB	05/22/2007
50	54	Current Sensing	M87_MLB	05/22/2007
51	55	Thermal Sensors	(MASTER)	(MASTER)
52	56	Fan Connectors	M76_MLB	03/19/2007
53	58	ALS Support	M76_MLB	03/19/2007
54	59	Sudden Motion Sensor (SMS)	M76_MLB	03/19/2007
55	61	SPI BootROM	T9_NOME	03/16/2007
56	69	PBus-In & Battery Connectors	(M59_SYNC)	09/09/2006
57	70	Power FETs	M76_MLB	03/19/2007
58	71	IMVP6 CPU VCore Regulator	M76_MLB	01/23/2007
59	73	5V / 3.3V Power Supply	M76_MLB	03/19/2007
60	74	1.25V / 1.05V Power Supply	M76_MLB	03/12/2007
61	75	1.8V DDR2 Supply	M76_MLB	03/19/2007
62	76	1.5V Power Supply	M76_MLB	03/12/2007
63	77	FW PHY Power Supplies	M76_MLB	03/19/2007
64	78	3.425V G3Hot Supply & Power Control	M88	08/02/2007
65	80	NV G84M PCI-E	(MASTER)	(MASTER)
66	81	NV G84M Core/FB Power	(MASTER)	(MASTER)
67	82	NV G84M Frame Buffer I/F	(MASTER)	(MASTER)
68	84	GDDR3 Frame Buffer A (Top)	(MASTER)	(MASTER)
69	85	GDDR3 Frame Buffer B (Top)	(MASTER)	(MASTER)
70	86	NV G84M GPIO/MIO/Misc	(MASTER)	(MASTER)
71	87	GPU Straps	M88	08/02/2007
72	88	NV G84M Video Interfaces	(MASTER)	(MASTER)
73	89	GPU (G84M) Core Supply	M88	08/02/2007
74	90	LVDS Display Connector	(MASTER)	(MASTER)
75	91	GDDR3 Frame Buffer A (Bot)	M88_MLB_VRAM_BOT	06/19/2007
76	92	GDDR3 Frame Buffer B (Bot)	M88_MLB_VRAM_BOT	06/19/2007
77	93	1.8V FB Power Supply	(MASTER)	(MASTER)
78	94	DVI Display Connector	(MASTER)	(MASTER)
79	96	Project Specific Connectors	(M59_SYNC)	08/24/2006
80	100	CPU/FSB Constraints	T9_NOME	01/17/2007
81	101	NB Constraints	T9_NOME	01/17/2007
82	102	Memory Constraints	T9_NOME	01/17/2007
83	103	SB Constraints (1 of 2)	T9_NOME	01/17/2007
84	104	SB Constraints (2 of 2)	T9_NOME	01/17/2007
85	105	Clock & SMC Constraints	T9_NOME	01/17/2007
86	106	FireWire Constraints	T9_NOME	01/17/2007
87	107	GPU (G84M) Constraints	(MASTER)	(MASTER)
88	108	Project Specific Constraints	(MASTER)	(MASTER)
89	109	PCB Rule Definitions	(MASTER)	(MASTER)

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-7413	1	SCHEM,TAUPO,M87	SCH	CRITICAL	
820-2249	1	PCBF,TAUPO,M87	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Wed Dec 12 10:44:22 2007

<div>DIMENSIONS ARE IN MILLIMETERS</div> <div>XX ± _____</div> <div>X.XX ± _____</div> <div>X.XXX ± _____</div> <div>ANGLES ± _____</div> <div>DO NOT SCALE DRAWING</div>	<div>METRIC</div>				<div> APPLE INC.</div>	
					<div>NOTICE OF PROPRIETARY PROPERTY</div> <div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div> <div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div>	
	<div>DRAFTER</div>	<div></div>	<div>DESIGN CK</div>	<div></div>	<div>TITLE</div> <div>SCHEM , TAUPO , M87</div>	
	<div>ENG APPD</div>	<div></div>	<div>MFG APPD</div>	<div></div>		
<div>QA APPD</div>	<div></div>	<div>DESIGNER</div>	<div></div>			
<div></div> <div>THIRD ANGLE PROJECTION</div>	<div>RELEASE</div>	<div></div>	<div>SCALE</div> <div>NONE</div>		<div>DRAWING NUMBER</div> <div>051-7413</div>	
	<div>MATERIAL/FINISH NOTED AS APPLICABLE</div>			<div>SIZE</div> <div>D</div>	<div>REV.</div> <div>16.0.0</div>	
					<div>SHT</div> <div>1</div> <div>OF</div> <div>89</div>	



System Block Diagram
SYNC_MASTER=(T9_MLB) SYNC_DATE=08/23/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


M87 POWER SYSTEM ARCHITECTURE







 APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 4 OF 89	

Power Block Diagram	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

	8	7	6	5	4	3	2	1							
D	BOM Variants														
	BOM NUMBER	BOM NAME	BOM OPTIONS												
	630-9089	PCBA, 2.5GHZ, 512SAM_VRAM, M87	M87_COMMON, EEE_Z3G, CPU_2_5GHZ, FB_512_SAMSUNG												
	630-9091	PCBA, 2.6GHZ, 512SAM_VRAM, M87	M87_COMMON, EEE_Z3J, CPU_2_6GHZ, FB_512_SAMSUNG												
	630-9088	PCBA, 2.5GHZ, 512HY_VRAM, M87	M87_COMMON, EEE_Z3F, CPU_2_5GHZ, FB_512_HYNIX												
	630-9090	PCBA, 2.6GHZ, 512HY_VRAM, M87	M87_COMMON, EEE_Z3H, CPU_2_6GHZ, FB_512_HYNIX												
	630-9213	PCBA, 2.4GHZ, 256SAM_VRAM, M87	M87_COMMON, EEE_ZUP, CPU_2_4GHZ, FB_256_SAMSUNG												
	630-9238	PCBA, 2.4GHZ, 256HY_VRAM, M87	M87_COMMON, EEE_043, CPU_2_4GHZ, FB_256_HYNIX												
	630-9286	PCBA, 2.4GHZFUSED, 256SAM_VRAM, M87	M87_COMMON, EEE_0U2, CPU_2_4GHZFUSED, FB_256_SAMSUNG												
	630-9287	PCBA, 2.4GHZFUSED, 256HY_VRAM, M87	M87_COMMON, EEE_0U3, CPU_2_4GHZFUSED, FB_256_HYNIX												
C	M87 BOM Groups														
	BOM GROUP	BOM OPTIONS													
	M87_COMMON	ALTERNATE, COMMON, M87_COMMON1, M87_COMMON2, M87_PROGPARTS													
	M87_COMMON1	ISL9504B, ONEWIRE_PU, LPCPLUS, SMC_DEBUG_NO													
	M87_COMMON2	GPUVID_1P13V, P1V8S3_1V8, SMS_MOT_DIS, YUKON_ULTRA, VGA_TERM_CONN													
	M87_DEBUG	SMC_DEBUG_YES, XDP, XDP_CONN													
	M87_PROGPARTS	BOOTROM_PROG, SMC_PROG													
	BOM GROUP	BOM OPTIONS													
	FB_512_SAMSUNG	VRAM8, VRAM_16M, VRAM_SAMSUNG, VRAM_512_SAMSUNG													
	FB_512_HYNIX	VRAM8, VRAM_16M, VRAM_HYNIX, VRAM_512_HYNIX													
B	Bar Code Labels / EEE #'s														
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3F]	CRITICAL	EEE_Z3F									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3G]	CRITICAL	EEE_Z3G									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3H]	CRITICAL	EEE_Z3H									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:Z3J]	CRITICAL	EEE_Z3J									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZUP]	CRITICAL	EEE_ZUP									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:043]	CRITICAL	EEE_043									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:ZUP]	CRITICAL	EEE_0U2									
	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:043]	CRITICAL	EEE_0U3									
A	Module Parts														
	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION									
	337S3560	1	IC, PDC, SR, QS, CO, 2.5G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_5GHZ									
	337S3559	1	IC, PDC, SR, QS, CO, 2.6G, 35W, 800FSB, 6M, BGA	U1000	CRITICAL	CPU_2_6GHZ									
	338S0509	1	IC, GPU, NV G84M, BGA, LOW LEAK	U8000	CRITICAL										
	338S0432	1	IC, NB, CRESTLINE, GM, CO, PRQ, 965PM	U1400	CRITICAL										
	338S0434	1	IC, SB, ICH8M, B1, PRQ, BGA	U2300	CRITICAL										
	353S1651	1	IC, ISL9504B, 2PH IMVP6 REG, PMON, QFN48	U7100	CRITICAL	ISL9504B									
	359S0130	1	IC, S1G2AP101, LM PWR CLCK GEN, CK505, QFN68	U2900	CRITICAL										
	338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL										
	338S0274	1	IC, SMC, HS8/2116	U4900	CRITICAL	SMC_BLANK									
	341S2193	1	IC, SMC, DEVELOPMENT, M75	U4900	CRITICAL	SMC_PROG									
	335S0384	1	IC, 16MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK									
	341S2192	1	IC, EFI ROM, DEVELOPMENT, M75	U6100	CRITICAL	BOOTROM_PROG									
	337S3561	1	IC, PDC, SR, ES2, L0, 2.4G, 35W, 800FSB, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZ									
	337S3576	1	IC, PDC, SR, QS, CO, 2.4G, 35W, 800FSB, 3M, BGA	U1000	CRITICAL	CPU_2_4GHZFUSED									
	333S0423	8	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8440, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_SAMSUNG									
	333S0424	8	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8440, U8500, U8550, U8550, U8550, U8550, U8550	CRITICAL	VRAM_512_HYNIX									
	333S0423	4	IC, SGRAM, GDDR3, 16Mx32, 800MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG									
	333S0424	4	IC, SGRAM, GDDR3, 16Mx32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX									
	PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:										
	157S0011	157S0030		ALL	Est alt to TDK/B1-Tech magnetica										
	152S0476	152S0276		ALL	Inductor alternate										
	353S1681	353S1294		ALL	TI alt to National										
	138S0603	138S0602		ALL	Murata alt to Samsung										
	353S1681	353S1294		ALL	LMV2011, OPAmp, GSW										
	152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay										
	152S0683	152S0276		ALL	Maglayers alt to Dale/Vishay										
	104S0023	104S0018		ALL	Cytotec alt to senase resistor										
	104S0024	104S0017		ALL	Panasonic alt to PW resistor										
	BOM Configuration														
	SYNC_MASTER=N/A				SYNC_DATE=N/A										
	NOTICE OF PROPRIETARY PROPERTY														
	THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING														
	I TO MAINTAIN THE DOCUMENT IN CONFIDENCE														
	II NOT TO REPRODUCE OR COPY IT														
	III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART														
	 APPLE INC.				SIZE	DRAWING NUMBER		REV.							
					D	051-7413		15.0.0							
					SCALE	NONE	SHT	5 OF 89							
	8	7	6	5	4	3	2	1							





CPU Power & Ground

SYNC_MASTER=T9_NOME

SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7413

REV. 15.0.0

SCALE NONE

SHT 11 OF 89

D

C

B



C


B

A

A



SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 13	OF 89



NB CPU Interface
SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 14	OF 89

D

C

B

A

D

C

B

A

LVDS Disable

Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.

If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

Note: SR DG says to tie LVDS_VREFH/L to GND. This causes a glitch during wake-up on LVDS DATA/CLK pairs. New recommendation is to float both signals, see Radar #5067636.

TV-Out Signal Usage:

Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC

Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.

TV-Out Disable / CRT Enable

Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_DAC_BG can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable

Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.


CRT & TV-Out Disable

Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.

NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable

Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLLA and VCCA_DPLLB to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.



SDVO Alternate Function

SDVO_TVCLKIN#
SDVO_INT#
SDVO_FLDSTALL#

SDVO_TVCLKIN
SDVO_INT
SDVO_FLDSTALL

SDVOB_RED#
SDVOB_GREEN#
SDVOB_BLUE#
SDVOB_CLKN
SDVOC_RED#
SDVOC_GREEN#
SDVOC_BLUE#
SDVOC_CLKN

SDVOB_RED
SDVOB_GREEN
SDVOB_BLUE
SDVOB_CLKP
SDVOC_RED
SDVOC_GREEN
SDVOC_BLUE
SDVOC_CLKP

NB PEG / Video Interfaces

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	15	89









NB Power 2

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 19	OF 89

Current numbers from Crestline EDS, doc #21749.






NB Standard Decoupling

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	21	89

Crestline LVDS Strapping



Layout Note:
These 2 caps should be
within 6.35 mm of NB edge

15	<u>LVDS_DDC_CLK</u>	
15	<u>LVDS_DDC_DATA</u>	
15 13	<u>LVDS_CTRL_CLK</u>	
15 13	<u>LVDS_CTRL_DATA</u>	
	<u>=CRT_RED</u>	
15	<u>=CRT_RED_L</u>	
	<u>=CRT_GREEN</u>	
15	<u>=CRT_GREEN_L</u>	
15	<u>=CRT_BLUE</u>	
15	<u>=CRT_BLUE_L</u>	
	<u>=CRT_HSYNC_R</u>	
15	<u>=CRT_VSYNC_R</u>	
15	<u>=CRT_TVO_IREF</u>	
	<u>=TV_A_DAC</u>	
	<u>=TV_A_RTN</u>	
	<u>=TV_B_DAC</u>	
	<u>=TV_B_RTN</u>	
	<u>=TV_C_DAC</u>	
15	<u>=TV_C_RTN</u>	
15	<u>CRT_DDC_CLK</u>	
	<u>CRT_DDC_DATA</u>	
15	<u>SDVO_CTRLCLK</u>	
15	<u>SDVO_CTRLDATA</u>	
15	<u>TV_DCONSEL<0></u>	
15	<u>TV_DCONSEL<1></u>	
15	<u>=NB_CLK96M_DOT_N</u>	
15	<u>=NB_CLK96M_DOT_P</u>	
	<u>=NB_CLK100M_DPLLSS_P</u>	
15	<u>=NB_CLK100M_DPLLSS_N</u>	

```

--GND NB VSSA LVDS                                     10
PP1V8 S0 NB VCCTLVDS
PP1V25 S0 NB VCCA DPLLB
PP1V25 S0 NB VCCA DPLLA
=PP1V8 S0 NB VCCD LVDS
=PP1V5 S0 NB VCCD CRT
PP3V3 S0 NB VCCA CRTDAC
=PP3V3 S0 NB VCCSYNCR
PP1V5 S0 NB VCCD ODAC
PP3V3 S0 NB VCCA DAC BG
=GND NB VSSA DAC BG
PP3V3 S0 NB VCCA TVDACA
PP3V3 S0 NB VCCA TVDACB
PP3V3 S0 NB VCCA TVDACC

```

15	<u>LVDS_BKLT_CTL</u>	<u>NC LVDS_BKLT_CTL</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS_BKLT_EN</u>	<u>NC LVDS_BKLT_EN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
	<u>LVDS_VDD_EN</u>	<u>NC LVDS_VDD_EN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_IBG</u>	<u>NC LVDS_IBG</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS_VBG</u>	<u>NC LVDS_VBG</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_A_CLK_N</u>	<u>NC LVDS_A_CLKN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS_A_CLK_P</u>	<u>NC LVDS_A_CLKP</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_CLK_N</u>	<u>NC LVDS_B_CLKN</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_CLK_P</u>	<u>NC LVDS_B_CLKP</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_A_DATA N<0></u>	<u>NC LVDS_A_DATAN<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_A_DATA N<1></u>	<u>NC LVDS_A_DATAN<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS_A_DATA N<2></u>	<u>NC LVDS_A_DATAN<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_A_DATA P<0></u>	<u>NC LVDS_A DATAP<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_A_DATA P<1></u>	<u>NC LVDS_A DATAP<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS_A_DATA P<2></u>	<u>NC LVDS_A DATAP<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_DATA N<0></u>	<u>NC LVDS_B DATAN<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_DATA N<1></u>	<u>NC LVDS_B DATAN<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_DATA N<2></u>	<u>NC LVDS_B DATAN<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>LVDS_B_DATA P<0></u>	<u>NC LVDS_B DATAP<0></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_DATA P<1></u>	<u>NC LVDS_B DATAP<1></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
81	<u>LVDS_B_DATA P<2></u>	<u>NC LVDS_B DATAP<2></u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS_VREFH</u>	<u>NC LVDS_VREFH</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
15	<u>TP LVDS_VREFL</u>	<u>NC LVDS_VREFL</u>
		MAKE_BASE=TRUE NO_TEST=TRUE
16	<u>GFX_VID<1></u>	<u>TP GFX_VID<1></u>
		MAKE_BASE=TRUE
16	<u>GFX_VID<2></u>	<u>TP GFX_VID<2></u>
		MAKE_BASE=TRUE
16	<u>GFX_VID<3></u>	<u>TP GFX_VID<3></u>
		MAKE_BASE=TRUE
16	<u>GFX_VID<4></u>	<u>TP GFX_VID<4></u>
		MAKE_BASE=TRUE
	<u>=GFX_VR_EN</u>	<u>TP GFX_VR_EN</u>
		MAKE_BASE=TRUE

NB Graphics Decoupling

SYNC_MASTER=M76_MLB	SYNC_DATE=03/12/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 22	OF 89

Current numbers from Crestline EDS Addendum, doc #20127.






NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT table with columns I/F and GNT0#. Rows for LPC (1) and SPI (0). Includes a note about GNT0# and SPI_CS1#.

SB PCI, PCIe, DMI, USB
SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



NOTE: DPRSLPVR HAS INT 20K PD ENABLED AT BOOT/RESET FOR STRAPPING FUNCTION

PM_LAN_ENABLE must remain deasserted until VccCL3_3, VccLAN3_3 and VccLAN1_05 have been up for at least 1ms.

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.





SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	25	89













SB Decoupling		
SYNC_MASTER=T9_NOME		SYNC_DATE=01/17/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		27	89



Unbuffered



SB Misc

SYNC_MASTER= (T9_MLB)	SYNC_DATE=08/24/2006	7
-----------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 28	OF 89



FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)
(For External Graphics)

Clock (CK505)

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE INC.

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0




SCALE NONE SHT 29 OF 89

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

NO STUFF R3082, R3086 & R3090
for manual CPU clk frequency.


(Only 100-200MHz supported by
SLG8LP536 and CY28545-5)

CLK Termination


(Note: HOST/SRC/GFX clock termination removed. Silego SL8GLP536 or equiv. support only)



CLKREQ Controls




Silego SLG2AP101 has internal pull-ups⁴⁰² on all CLKRE# pins. Support for SL8GLP537 or equiv. only. NB and SATA CLKREQs are not remappable (and thus are not shown here).



GPU Clock Gating



Unused Clocks



Clock Termination

SYNC_MASTER= (MASTER)	SYNC_DATE=08/23/2006	7
-----------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D


DRAWING NUMBER	051-74
----------------	--------

REV.
15.0.0

SCALE

SHT	30
-----	----

39



Page Notes

Power aliases required by this page:

- =PP1V8_S3M_MEM_A
- =PP0V9_S3M_MEM_DIMMVREFA
- =PPSPD_S0M_MEM_A (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:

(NONE)

"Factory" (thru-hole) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector A

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	31	89



Power aliases required by this page:

- =PP1V8_S3M_MEM_B
- =PP0V9_S3M_MEM_DIMMVREFB
- =PPSPD_S0M_MEM_B (2.5V - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMB_SCL
- =I2C_SODIMMB_SDA


BOM options provided by this page:

(NONE)

"Expansion" (surface-mount) slot

DDR2 Bypass Caps

(For return current)



DDR2 SO-DIMM Connector B

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	32	89



Memory Active Termination

SYNC_MASTER=(T9_NOME) SYNC_DATE=11/14/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

33

OF

89



Left I/O Board Connector

Left I/O Board Connector

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

DRAWING NUMBER

051-7413

SHT

34

OF

89

REV.

15.0.0

D

C

B

A




APPLE INC.

ENET Enable Generation

"ENET" = "S0" || ("S3" && "AC" && "WOL_EN")

NOTE: S3 term is guaranteed by source of R3800 & Q3810, MUST BE S3 RAIL.




3.3V ENET FET

WLAN Enable Generation

"WLAN" = "S0" || ("S3" && "AC" && "WOW_EN")


NOTE: S3 term is guaranteed by FET & pull-up source, MUST BE S3 RAIL.



Yukon AVDDL LDO


1.9V for Yukon Ultra, 2.5V for Yukon EC

Yukon Ultra requires 1.9V on its magnetics to pass compliance tests



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0363	1	RES,31.6K,1%,1/16W,402,LF	R3855		YUKON_EC

Yukon Crystal



Yukon Power Control

SYNC_MASTER=T9_NOME SYNC_DATE=03/16/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	36	89


Page Notes

Power aliases required by this page:
- =GND_CHASSIS_ENET

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

Transformers should be mirrored on opposite sides of the board



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
157S0053	2	XFRM_ISO_HALF-PORT,1000T,16P,SMD,2MM	T3900,T3901	CRITICAL	

Ethernet Connector

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE


NONE

SHT

37

OF

89



FireWire Link (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	38	89




FireWire PHY (TSB83AA22)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	39	89

Page Notes



Power aliases required by this page:
- =PPBUS_S5_FWPWSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
- FW_PORT_FAULT_PU

FireWire Port Power Switch



Current Limit/Active Late-VG Protection

Late-VG Event Detection



Current Limits
0.020 ohm => 2.4A
0.025 ohm => 2A
0.030 ohm => 1.66A (Ideal)
0.033 ohm => 1.5A


MAX5944 current limiter trips if integrator (counter) reaches 16. A new sample (taken every 125 us) is weighted as +1 if over the limit (at any point during the period) and -1/128 if under the limit. As a result, the device tends to trip easily on devices that produce periodic current spikes. Current limit has been set higher to compensate.

FireWire Port Power

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	40	89

[illegible]


```
- =PPVP_FW_PORT0
- =PPVP_FW_PORT1
- =PP3V3_FW_LATEVG
- =GND_CHASSIS_FW_PORT0L
- =GND_CHASSIS_FW_PORT0U
- =GND_CHASSIS_FW_PORT1
- =GND_CHASSIS_FW_EMI_R
```

NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)


Configures PHY for:

- 2-port Portable Power Class (4)
- Port "0" Data-Strobe only (1394A)
- Port "1" Bilingual (1394B)



Place close to FireWire PHY

TI PHYS require 1uF even though
FW spec calls out 0.33uF



PP3V3 FW LATEVG

R4390

332

1 2

1 1/2
MF-LF
402

PP2V4 FW LATEVG 40:41

MIN LEAD WIDTH=0.25 mm
MIN NECK WIDTH=0.25 mm
VOLTAGE=2.4V

CRITICAL

D4390


MMBZ5227B
SOT23

ESD and for snubber (Common)


TEVG needs to be biased
t 2.1V for FW signal integrity
be biased to 2.4V for margin
ld be 390 Ohms max for a 3.3V rail

ESD and late-VG rail
for snap-back diodes
(Common to all ports)

"Snapback" & "Late VG" Protection



"Snapback" & "Late VG" Protection



SYNC_MASTER=M76_MLB	SYNC_DATE=03/19/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

	SIZE
--	------

DRAWING NUMBER

REV.



SCALE

SHT	4
-----	---

1

39

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





A

Placement note
Place within 12.7mm
from ball of SB.

PATA Connector	
SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY	
<p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>III NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	

A



<h1 style="text-align: center;">PART Connector</h1>			
SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)	
<h2>NOTICE OF PROPRIETARY PROPERTY</h2> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>			
 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
	SCALE	SHT	OF
	NONE	42	89


SINE_WINDOW=(WINDOW)	SINE_SIZE=(WINDOW)	A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

	I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
	II NOT TO REPRODUCE OR COPY IT	
	III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
	SCALE	SHT	OF
	NONE	42	89



D

C

B


A

D

C

B

A



External USB Connector

SYNC_MASTER=M88 SYNC_DATE=08/02/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
	SCALE NONE	SHT 43	OF 89



Left Clutch Barrel Interconnect

SYNC_MASTER=M87 SYNC_DATE=07/16/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT




III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART








APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	44	89









PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1278		ALL	Intersil ISL60002-33



Reports when 5V S5 and 3.3V S5 are in regulation



SMC Support

SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
-------------------------	-----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0

SCALE	SHT	OF
NONE	46	89








SMBus Connections		
SYNC_MASTER= (MASTER)		SYNC_DATE= (MASTER)
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		48	89



GPU VCore Current Sense

Current Sensing

SYNC_MASTER=M87_MLB SYNC_DATE=05/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		50	89

[illegible]

(Th1H)

Placement note:
Place on left side of fan cutout.

518S0487

(TG0H)

Placement note:
Place near GPU

518S0487


Placement note:
Keep 2 caps as close to connectors as possible



Placement note:
Keep 2 caps as close to IC pins as possible

(TGO-T)

(TGO-P)

Placement note:
Place U5550 near GPU.

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7413		15.0.0
	SCALE	SHT	OF	
	NONE	51	89	



Fan Connectors

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

D	051-7413
---	----------

V.

15.0.0

SCALE	

NONE

SHT	5.0
-----	-----

52

22

89

D

C

B

A

D

C

B

A

8

7

6

5


4

3


2

1


Left ALS Filter



Right ALS Circuit



Keyboard LED Driver



ALS Support

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

53

OF

89

8

7

6


5

4


3

2

1



I2C addresses:
ADDR low => 0x30, 0x31
ADDR high => 0x32, 0x33
Alias SCL/SDA to GND if using analog outputs only



Sudden Motion Sensor (SMS)

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		54	89



SPI BootROM		
SYNC_MASTER=T9_NOME		SYNC_DATE=03/16/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SCALE NONE	SIZE D	DRAWING NUMBER 051-7413
	SHT 55	OF 89
REV. 15.0.0		

APPLE INC.	SCALE NONE	SHT 55	OF 89
	SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0



PBus-In & Battery Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=09/09/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE







NONE

SHT


56


OF

89



Power FETs	
SYNC_MASTER=M76_MLB	SYNC_DATE=03/19/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
	SCALE	SHT	OF
	NONE	57	89



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator
SYNC_MASTER=M76_MLB SYNC_DATE=01/23/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	58	89



5V / 3.3V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	59	89



1.25V / 1.05V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	60	89



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0346	1	RES,MTL FILM,21.5K,1%,0402,SM,LF	R7520	CRITICAL	P1V8S3_1V825

1.8V DDR2 Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 61 OF 89



1.5V Power Supply

SYNC_MASTER=M76_MLB SYNC_DATE=03/12/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		62	89



FW PHY Power Supplies

SYNC_MASTER=M76_MLB SYNC_DATE=03/19/2007


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7413		15.0.0
SCALE		SHT	OF	
NONE		63	89	



Power Control Signals

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC Vref generator

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

Vout = 3.425
200mA max output
(Switcher limit)

$$V_{out} = 1.25V * (1 + R_a / R_b)$$

1.5V / 1.05V PWRGD Circuit

Reports when 1.5V S0 and 1.05V S0 are in regulation

NOTE: 0.9V is not checked!
Other S0 Rails PWRGD Circuit

3.425V G3Hot Supply & Power Control
SYNC_MASTER=M88 SYNC_DATE=08/02/2007

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	64	89


LTC2900 typical threshold is 93.5% (4.675V, 3.086V, 1.685V, 1.120V)


```
Power aliases required by this page:
- =Pp1V2_GPU_PEX_PL1XVDD
- =Pp1V2_GPU_PEX_IOVDDQ
- =Pp1V2_GPU_PEX_IOVDD
```

```
Signal aliases required by this page:
(NONE)
```

```
BOM options provided by this page:
(NONE)
```

A



NV G84M PCI-E	
SYNC_MASTER=(MASTER)	SYNC_DATE=(MASTER)
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



APPLE INC

SIZE

DRAWING NUMBER

REV.

SCALE

SHT

65


89

Page Notes

Power aliases required by this page:
- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Core/FB Power

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.


SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	66	89

Page Notes

Power aliases required by this page:
- =PP1V2_GPU_FBPLLAVDD
- =PP1V8_GPU_FBIO

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



NV G84M Frame Buffer I/F

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	67	89

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer A (Top)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	68	89

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)




GDDR3 Frame Buffer B (Top)

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	69	89


Page Notes

Power aliases required by this page:

```
- =PP3V3_GPU_VDD33
- =PP3V3_GPI_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD
```

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



00		-W-A2		8)	
GPIO0	K3	↔	GPU GPIO 0	71	
GPIO1	H1	↔	GPU GPIO 1	71	
GPIO2	K5	↔	GPU GPIO 2	71	
GPIO3	G5	↔	GPU GPIO 3	71	
GPIO4	E2	↔	GPU GPIO 4	71	
GPIO5	J5	↔	GPU GPIO 5	71	
GPIO6	G6	↔	GPU GPIO 6	71	
GPIO7	K6	↔	GPU GPIO 7	71	
GPIO8	E1	↔	GPU GPIO 8	71	
GPIO9	D2	↔	GPU GPIO 9	71	
GPIO10	H5	↔	GPU GPIO 10	71	
GPIO11	F4	↔	GPU GPIO 11	71	
GPIO12	E3	↔	GPU GPIO 12	71	
GPIO13	U3	↔	GPU GPIO 13	71	
GPIO14	U4	↔	GPU GPIO 14	71	
SPDIF	J6	←	GPU SPDIF	71	
STEREO	T3	←	GPU STEREO	71	
BUFRST_L	F3	←	TP GPU BUFRST L	71	
JTAG_TCK	AJ11	←	TP GPU JTAG TCK	71	
JTAG_TDI	AK12	←	TP GPU JTAG TDI	71	
JTAG_TDO	AL12	←	TP GPU JTAG TDO	71	
JTAG_TMS	AK11	←	TP GPU JTAG TMS	71	
JTAG_TRST_L	AL13	←	TP GPU JTAG TRST L	71	
MIOA_CLKOUT	R4	↔	GPU MIOA_CLKOUT P	71	
MIOA_CLKOUT_L	P4	↔	GPU MIOA_CLKOUT N	71	
MIOA_CTL3	P3	↔	GPU MIOA_CTL3	71	
MIOA_DE	P1	↔	GPU MIOA DE	71	
MIOAD0	P2	↔	GPU MIOA D<0>	71	
MIOAD1	E2	↔	GPU MIOA D<1>	71	
MIOAD2	N1	↔	GPU MIOA D<2>	71	
MIOAD3	N3	↔	GPU MIOA D<3>	71	
MIOAD4	M1	↔	GPU MIOA D<4>	71	
MIOAD5	M3	↔	GPU MIOA D<5>	71	
MIOAD6	P5	↔	GPU MIOA D<6>	71	
MIOAD7	N6	↔	GPU MIOA D<7>	71	
MIOAD8	N5	↔	GPU MIOA D<8>	71	
MIOAD9	M4	↔	GPU MIOA D<9>	71	
MIOAD10	L4	↔	GPU MIOA D<10>	71	
MIOAD11	L5	↔	GPU MIOA D<11>	71	
MIOA_HSYNC	R3	↔	GPU MIOA_HSYNC	71	
MIOA_VSYNC	R1	↔	GPU MIOA_VSYNC	71	
MIOB_CLKIN	AE4	↔	GPU MIOB_CLKIN	71	
MIOB_CLKOUT	AD4	↔	GPU MIOB_CLKOUT P	71	
MIOB_CLKOUT_L	AD5	↔	GPU MIOB_CLKOUT N	71	
MIOB_CTL3	AD3	↔	GPU MIOB_CTL3	71	
MIOB_DE	AD1	↔	GPU MIOB DE	71	
MIOBD0	AC3	↔	GPU MIOB D<0>	71	
MIOBD1	AC1	↔	GPU MIOB D<1>	71	
MIOBD2	AC2	↔	GPU MIOB D<2>	71	
MIOBD3	AB2	↔	GPU MIOB D<3>	71	
MIOBD4	AB1	↔	GPU MIOB D<4>	71	
MIOBD5	AA1	↔	GPU MIOB D<5>	71	
MIOBD6	AB3	↔	GPU MIOB D<6>	71	
MIOBD7	AA3	↔	GPU MIOB D<7>	71	
MIOBD8	AC5	↔	GPU MIOB D<8>	71	
MIOBD9	AB5	↔	GPU MIOB D<9>	71	
MIOBD10	AB4	↔	GPU MIOB D<10>	71	
MIOBD11	AA5	↔	GPU MIOB D<11>	71	
MIOB_HSYNC	AF3	↔	GPU MIOB_HSYNC	71	
MIOB_VSYNC	AE3	↔	GPU MIOB_VSYNC	71	
THERMDP	K1	←	GPU THERMD P	71	
THERMN	J1	←	GPU THERMD N	71	

NV G84M GPIO/MIO/Misc

SYNC_MASTER= (MASTER)	SYNC_DATE= (MASTER)
-------------------------	-----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

	SIZE
--	------

DRAWING NUMBER

REV.

SCALE	

SHT

SHT

2

8

7

6

5

4

3



2

1


```
Power aliases required by this page:
- =PP1V8_GPU_IPFX
- =PP3V3_GPU_IPFCD_IOVDD
- =PP3V3_GPU_DAC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)
```




NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 72	OF 89

GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	0	1	1.05575V	M87,M88	M87	-
0	1	1	0	1.13300V	-	M88	M87
0	0	1	0	1.23600V	-	-	M88

Other VID states may not be valid

M87/M88 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_1P26V	GPUVID3_0,GPUVID2_0,GPUVID1_1,GPUVID0_0
GPUVID_1P13V	GPUVID3_0,GPUVID2_1,GPUVID1_1,GPUVID0_0
GPUVID_1P05V	GPUVID3_1,GPUVID2_0,GPUVID1_0,GPUVID0_1

GPU (G84M) Core Supply

SYNC_MASTER=M88 SYNC_DATE=08/02/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7413	15.0.0
SCALE	SHT	OF
NONE	73	89




Page Notes

Power aliases required by this page:
- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VDDQ

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



GDDR3 Frame Buffer B (Bot)

SYNC_MASTER=M88_MLB_VRAMSNOT_DATE=06/19/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7413	REV.	15.0.0
SCALE	NONE	SHT	76	OF	89

1.8V Frame Buffer Regulator



1.8V FB Power Supply

SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7413	15.0.0
SCALE		SHT	OF
NONE		77	89



D

C

B

A


D

C


B

A


Left ALS Connector



Top-Case Connector



SATA HDD & IR & SIL Flex Connector



Project Specific Connectors

SYNC_MASTER=(M59_SYNC) SYNC_DATE=08/24/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

79

OF

89

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_ADDR	*	= 3:1_SPACING	?
FSB_ADDR2ADDR	*	= 2:1_SPACING	?
FSB_ADSTB	*	= 3:1_SPACING	?
FSB_ADDR2ADSTB	*	= 3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_DATA	*	=3:1_SPACING	?
FSB_DATA2DATA	*	=2:1_SPACING	?
FSB_DSTB	*	=3:1_SPACING	?
FSB_DATA2DSTB	*	=3:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FSB_COMMON	*	= 2 : 1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	FSB_ADDR	*	FSB_ADDR2ADDR
FSB_ADDR	FSB_ADSTB	*	FSB_ADDR2ADSTB
FSB_DATA	FSB_DATA	*	FSB_DATA2DATA
FSB_DATA	FSB_DSTB	*	FSB_DATA2DSTB

All FSB signals with impedance requirements are 55-ohm single-ended.
Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs.
Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs.
DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer.
Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1.
NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_27P4S	*	Y	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL
CPU_55S	*	Y	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_2TO1	*	=2:1_SPACING	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_COMMON	FSB_55S	FSB_COMMON	FSB ADS L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BPRI L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB BREQ0 L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DBSY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DEFER L	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB DRDY L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HIT L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB HITM L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<0>	7 10 14
	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<1>	7 10 14
	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<2>	7 10 14
	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L P<3>	7 10 14
	FSB_DSTR_55S	FSB_DSTR	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB REQ L<4..0>	7 10 14
FSB_ADSTR0	FSB_55S	FSB_ADSTR	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTR1	FSB_55S	FSB_ADSTR	FSB ADSTB L<1>	7 10 14
CPU_IERR_L	CPU_55S		CPU IERR L	10
CPU_FERR_L	CPU_55S		CPU FERR L	10 23
CPU_PROCHOT_L	CPU_55S	CPU_2T01	CPU PROCHOT L	10 46 58
CPU_PWRGD	CPU_55S		CPU PWRGD	7 10 13 23
CPU_FROM_SB	CPU_55S		CPU INTR	10 23
CPU_FROM_SB	CPU_55S		CPU NMI	10 23
CPU_FROM_SB	CPU_55S		CPU A20M L	10 23
CPU_FROM_SB	CPU_55S		CPU DPSLP L	7 10 23
CPU_FROM_SB	CPU_55S		CPU IGNEE L	10 23
CPU_INIT_L	CPU_55S		CPU INIT L	10 23 47
CPU_FROM_SB	CPU_55S		CPU SMI L	10 23
CPU_FROM_SB	CPU_55S		CPU STPCLK L	7 10 23
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM THRMTRIP L	10 16 23 4
FSB_CPUSLP_L	CPU_55S		FSB CPUSLP L	7 10 14
PM DPRSLPVR	CPU_55S	CPU_2T01	PM DPRSLPVR	7 16 25 58
(See above)	CPU_55S	CPU_2T01	IMVP DPRSLPVR	7 58
CPU_BSEL0	CPU_55S	CPU_2T01	CPU BSEL<0>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<0>	13 16 3
CPU_BSEL1	CPU_55S	CPU_2T01	CPU BSEL<1>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<1>	13 16 30
CPU_BSEL2	CPU_55S	CPU_2T01	CPU BSEL<2>	10 30
(See above)	CPU_55S	CPU_2T01	NB BSEL<2>	13 16 30
CPU DPRSTP_L	CPU_55S	CPU_2T01	CPU DPRSTP L	7 10 16 23
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU GTLREF	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<2>	10
CPU_COMP	CPU_55S	CPU_COMP	CPU COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP TCK	10 13
XDP_TRST_L	CPU_55S	CPU_ITP	XDP TRST L	10 13
XDP_BPM_L	CPU_55S	CPU_ITP	XDP BPM L<4..0>	10 13
XDP_BPM_L5	CPU_55S	CPU_ITP	XDP BPM L<5>	10 13
	CLK_FSB_100D	CLK_FSB	XDP CLK P	13 30 85
	CLK_FSB_100D	CLK_FSB	XDP CLK N	13 30 85
(FSB_CPURST_L)	CPU_55S	CPU_ITP	XDP CPURST L	13
	CPU_55S	CPU_2T01	CPU VID<6..0>	11 13
	CPU_55S	CPU_2T01	IMVP6 VID<6..0>	7 12 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE P	11 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE N	11 58
	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN P	58
	CPU_27P4S	CPU_VCCSENSE	IMVP6 VSEN N	58

CPU/FSB Constraints

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

NUMBER
051-7413

REV.	
15.0.0	

SCALE	NONE
-------	------

SHT 80

89

8

7

6

5

4

3

2

1

PCI-Express / DMI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
DMI_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	20 MIL	?
DMI	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
CRT_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CRT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LVDS	*	20 MIL	?
CRT	*	25 MIL	?
CRT_2CRT	*	20 MIL	?
CRT_SYNC	*	25 MIL	?
CRT_SYNC2SYNC	*	20 MIL	?
TVDAC	*	25 MIL	?
TVDAC_2TVDAC	*	20 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CRT	CRT	*	CRT_2CRT
CRT_SYNC	CRT_SYNC	*	CRT_SYNC2SYNC
TVDAC	TVDAC	*	TVDAC_2TVDAC

LVDS signals are 100-ohm +/- 20% differential impedance.
CRT & TVDAC signal single-ended impedance varies by location:
- 37.5-ohm +/- 15% from GMCH to first termination resistor.
- 50-ohm +/- 15% from first to second termination resistor.
- 55-ohm +/- 15% from second termination resistor to connector.
CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

NET_TYPE

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		
PEG_R2D	PCIE_100D	PCIE	PEG R2D P<15..0>	65
	PCIE_100D	PCIE	PEG R2D N<15..0>	65
	PCIE_100D	PCIE	PEG R2D_C P<15..0>	15 65
	PCIE_100D	PCIE	PEG R2D_C_N<15..0>	15 65
PEG_D2R	PCIE_100D	PCIE	PEG D2R P<15..0>	15 65
	PCIE_100D	PCIE	PEG D2R N<15..0>	15 65
	PCIE_100D	PCIE	PEG D2R_C P<15..0>	65
	PCIE_100D	PCIE	PEG D2R_C_N<15..0>	65
DMI_N2S	DMI_100D	DMI	DMI N2S P<3..0>	16 24
	DMI_100D	DMI	DMI N2S N<3..0>	16 24
DMI_S2N	DMI_100D	DMI	DMI S2N P<3..0>	16 24
	DMI_100D	DMI	DMI S2N N<3..0>	16 24
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK P	15 22
LVDS_A_CLK	LVDS_100D	LVDS	LVDS A CLK N	15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA P<2..0>	15 22
LVDS_A_DATA	LVDS_100D	LVDS	LVDS A DATA N<2..0>	15 22
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA P<3>	
LVDS_A_DATA3	LVDS_100D	LVDS	LVDS A DATA N<3>	
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK P	15 22
LVDS_B_CLK	LVDS_100D	LVDS	LVDS B CLK N	15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA P<2..0>	15 22
LVDS_B_DATA	LVDS_100D	LVDS	LVDS B DATA N<2..0>	15 22
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA P<3>	
LVDS_B_DATA3	LVDS_100D	LVDS	LVDS B DATA N<3>	
LVDS_IBG		LVDS	LVDS IBG	15 22
CRT_TVO_IREF		CRT	CRT TVO IREF	
CRT_RED	CRT_50S	CRT	CRT RED	
CRT_GREEN	CRT_50S	CRT	CRT GREEN	
CRT_BLUE	CRT_50S	CRT	CRT BLUE	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT HSYNC R	
CRT_SYNC	CRT_55S	CRT_SYNC	CRT VSYNC R	
TV_A_DAC	CRT_50S	TVDAC	TV A DAC	
TV_B_DAC	CRT_50S	TVDAC	TV B DAC	
TV_C_DAC	CRT_50S	TVDAC	TV C DAC	

NB Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7413

REV.

15.0.0

SCALE

NONE

SHT

81

OF

89

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

DDR2 Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=2:1_SPACING	?
MEM_CTRL2MEM	*	=3:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CLK	*	MEM_CMD2MEM
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DATA	MEM_CLK	*	MEM_DATA2MEM
MEM_DATA	MEM_CTRL	*	MEM_DATA2MEM
MEM_DATA	MEM_CMD	*	MEM_DATA2MEM
MEM_DATA	MEM_DATA	*	MEM_DATA2DATA
MEM_DATA	MEM_DQS	*	MEM_DATA2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_DATA	*	*	MEM_2OTHER
MEM_DQS	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM

Need to support MEM_*-style wildcards!

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_70D	MEM_CLK	MEM CLK P<2..0>	16 31
	MEM_70D	MEM_CLK	MEM CLK N<2..0>	16 31
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM CKE<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM CS L<1..0>	16 31 33
MEM_A_CNTRL	MEM_45S	MEM_CTRL	MEM ODT<1..0>	16 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A A<14..0>	16 17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L	17 31 33
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L	17 31 33
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<7..0>	17 31
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15..8>	17 31
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..16>	17 31
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..24>	17 31
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39..32>	17 31
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<47..40>	17 31
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55..48>	17 31
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..56>	17 31
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>	17 31
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>	17 31
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>	17 31
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>	17 31
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>	17 31
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>	17 31
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>	17 31
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>	17 31
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<0>	17 31
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<1>	17 31
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<2>	17 31
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<3>	17 31
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<4>	17 31
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<5>	17 31
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<6>	17 31
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>	17 31
	MEM_85D	MEM_DQS	MEM A DQS N<7>	17 31
MEM_B_CLK	MEM_70D	MEM_CLK	MEM CLK P<5..3>	16 32
	MEM_70D	MEM_CLK	MEM CLK N<5..3>	16 32
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM CKE<4..3>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM CS L<3..2>	16 32 33
MEM_B_CNTRL	MEM_45S	MEM_CTRL	MEM ODT<3..2>	16 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>	16 17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L	17 32 33
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L	17 32 33
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7..0>	17 32
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..8>	17 32
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<23..16>	17 32
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<31..24>	17 32
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<39..32>	17 32
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<47..40>	17 32
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..48>	17 32
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63..56>	17 32
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>	17 32
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>	17 32
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>	17 32
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>	17 32
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>	17 32
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>	17 32
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>	17 32
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>	17 32
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<0>	17 32
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<1>	17 32
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<2>	17 32
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<3>	17 32
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<4>	17 32
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<5>	17 32
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<6>	17 32
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	17 32
	MEM_85D	MEM_DQS	MEM B DQS N<7>	17 32

8

7

6

5

4

3

2

1

Memory Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7413 REV. 15.0.0

SCALE NONE SHT 82 OF 89

Disk Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
IDE	*	=1.8:1_SPACING	?
SATA	*	20 MIL	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=1.8:1_SPACING	?

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_60S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	20 MIL	?
USB_2CLK	*	25 MIL	?

DG says minimum spacing 50 mils to clocks

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	= 3 : 1_SPACING	?
SPI	*	= 1.8 : 1_SPACING	?

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
IDE_PDD	IDE_55S	IDE	IDE PDD<15..0>
IDE_PDA	IDE_55S	IDE	IDE PDA<2..0>
IDE_PDCS	IDE_55S	IDE	IDE PDCS1 L
IDE_PDCS	IDE_55S	IDE	IDE PDCS3 L
IDE_CNTRL	IDE_55S	IDE	IDE PDIOW L
IDE_PDIOF L	IDE_55S	IDE	IDE PDIOF L
IDE_CNTRL	IDE_55S	IDE	IDE PDDACK L
IDE_CNTRL	IDE_55S	IDE	IDE PDDREQ
IDE_PDIOF L	IDE_55S	IDE	IDE PDIOF L
IDE_IRQ14	IDE_55S	IDE	IDE IRQ14
IDE_RST_L	IDE_55S	IDE	ODD RST 5VTOL L
SATA_A_R2D	SATA_100D	SATA	SATA A R2D C P
	SATA_100D	SATA	SATA A R2D C N
	SATA_100D	SATA	SATA A R2D P
	SATA_100D	SATA	SATA A R2D N
SATA_A_D2R	SATA_100D	SATA	SATA A D2R P
	SATA_100D	SATA	SATA A D2R N
	SATA_100D	SATA	SATA A D2R C P
	SATA_100D	SATA	SATA A D2R C N
SATA_B_R2D	SATA_100D	SATA	SATA B R2D C P
	SATA_100D	SATA	SATA B R2D C N
	SATA_100D	SATA	SATA B R2D P
	SATA_100D	SATA	SATA B R2D N
SATA_B_D2R	SATA_100D	SATA	SATA B D2R P
	SATA_100D	SATA	SATA B D2R N
	SATA_100D	SATA	SATA B D2R C P
	SATA_100D	SATA	SATA B D2R C N
SATA_C_R2D	SATA_100D	SATA	SATA C R2D C P
	SATA_100D	SATA	SATA C R2D C N
	SATA_100D	SATA	SATA C R2D P
	SATA_100D	SATA	SATA C R2D N
SATA_C_D2R	SATA_100D	SATA	SATA C D2R P
	SATA_100D	SATA	SATA C D2R N
	SATA_100D	SATA	SATA C D2R C P
	SATA_100D	SATA	SATA C D2R C N
SATA_RBIA5	SATA_55S		SATA RBIA5
HDA_BIT_CLK	HDA_55S	HDA	HDA BIT CLK
	HDA_55S	HDA	HDA BIT CLK R
HDA_SYNC	HDA_55S	HDA	HDA SYNC
	HDA_55S	HDA	HDA SYNC R
HDA_RST_L	HDA_55S	HDA	HDA RST L
	HDA_55S	HDA	HDA RST L R
HDA_SDIN0	HDA_55S	HDA	HDA SDIN0
	HDA_55S	HDA	HDA SDIN CODEC
HDA_SDOIT	HDA_55S	HDA	HDA SDOUT
	HDA_55S	HDA	HDA SDOUT R
USB_EXT A	USB_90D	USB	USB EXT A P
	USB_90D	USB	USB EXT A N
	USB_90D	USB	USB EXT A MUXED P
	USB_90D	USB	USB EXT A MUXED N
USB_MINI	USB_90D	USB	USB MINI P
	USB_90D	USB	USB MINI N
USB_EXTD	USB_90D	USB	USB EXT D P
	USB_90D	USB	USB EXT D N
USB_CAMERA	USB_90D	USB	USB CAMERA P
	USB_90D	USB	USB CAMERA N
USB_BT	USB_90D	USB	USB BT P
	USB_90D	USB	USB BT N
USB_TP AD	USB_90D	USB	USB TP AD P
	USB_90D	USB	USB TP AD N
USB_IR	USB_90D	USB	USB IR P
	USB_90D	USB	USB IR N
USB_EXTR	USB_90D	USB	USB EXTB P
	USB_90D	USB	USB EXTB N
USB_EXCARD	USB_90D	USB	USB EXCARD P
	USB_90D	USB	USB EXCARD N
USB_EXTC	USB_90D	USB	USB EXTC P
	USB_90D	USB	USB EXTC N
USB_RBIA5	USB_60S		USB RBIA5
SMB_SB_SCI	SMB_55S	SMB	SMB CLK
SMB_SB_SDA	SMB_55S	SMB	SMB DATA
SMB_SB_ME_SCI	SMB_55S	SMB	SMB ME CLK
SMB_SB_ME_SDA	SMB_55S	SMB	SMB ME DATA
SPI_SCL K	SPI_55S	SPI	SPI SCL K R
	SPI_55S	SPI	SPI SCL K
	SPI_55S	SPI	SPI A SCL K R
	SPI_55S	SPI	SPI B SCL K R
SPI_SI	SPI_55S	SPI	SPI SI R
	SPI_55S	SPI	SPI SI
	SPI_55S	SPI	SPI A SI R
	SPI_55S	SPI	SPI B SI R
SPI_SO	SPI_55S	SPI	SPI SO
	SPI_55S	SPI	SPI A SO R
	SPI_55S	SPI	SPI B SO
	SPI_55S	SPI	SPI B SO R
SPI_CE_L0	SPI_55S	SPI	SPI CE R L<0>
	SPI_55S	SPI	SPI CE L<0>
SPI_CE_L1	SPI_55S	SPI	SPI CE R L<1>
	SPI_55S	SPI	SPI CE L<1>

SB Constraints (1 of 2)

SYNC_MASTER=T9_NOME	SYNC_DATE=01/17/2007	7
---------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7413	REV. 15.0.0
SCALE NONE	SHT 83	OF 89



APPLE INC.

SCALE

SHT	OF
-----	----

REV.

SCALE

SHT

83

89

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=2:1_SPACING	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLINK_12MIL	*	=STANDARD	12 MILS	5 MILS	300 MILS	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLINK	*	=1.8:1_SPACING	?
CLINK_VREF	*	12 MILS	?

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MILS	?

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCI_AD	PCI_55S	PCI	PCI AD<18..0>
PCI_AD19	PCI_55S	PCI	PCI AD<19>
PCI_AD20	PCI_55S	PCI	PCI AD<20>
PCI_AD	PCI_55S	PCI	PCI AD<31..21>
PCI_AD	PCI_55S	PCI	PCI PAR
PCI_C_BR_L	PCI_55S	PCI	PCI C BE L<3..0>
PCI_CNTRL	PCI_55S	PCI	PCI IRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI DEVSEL_L
PCI_CNTRL	PCI_55S	PCI	PCI PERR_L
PCI_LOCK_L	PCI_55S	PCI	PCI LOCK_L
PCI_CNTRL	PCI_55S	PCI	PCI SERR_L
PCI_CNTRL	PCI_55S	PCI	PCI STOP_L
PCI_CNTRL	PCI_55S	PCI	PCI TRDY_L
PCI_CNTRL	PCI_55S	PCI	PCI FRAME_L
PCI_FW_REQ_L	PCI_55S	PCI	PCI FW REQ_L
PCI_FW_GNT_L	PCI_55S	PCI	PCI FW GNT_L
PCI_REQ1_L	PCI_55S	PCI	PCI REQ1_L
PCI_GNT1_L	PCI_55S	PCI	PCI GNT1_L
PCI_REQ2_L	PCI_55S	PCI	PCI REQ2_L
PCI_GNT2_L	PCI_55S	PCI	PCI GNT2_L
INT_PIRQA_L	PCI_55S	PCI	INT PIRQA_L
INT_PIRQB_L	PCI_55S	PCI	INT PIRQB_L
INT_PIRQC_L	PCI_55S	PCI	INT PIROC_L
INT_PIRQD_L	PCI_55S	PCI	INT PIROD_L
INT_PIROE_L	PCI_55S	PCI	INT PIRQE_L
INT_PIROF_L	PCI_55S	PCI	INT PIROF_L
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C P
PCIE_A_R2D	PCIE_100D	PCIE	PCIE A R2D C N
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R P
PCIE_A_D2R	PCIE_100D	PCIE	PCIE A D2R N
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C P
PCIE_B_R2D	PCIE_100D	PCIE	PCIE B R2D C N
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R P
PCIE_B_D2R	PCIE_100D	PCIE	PCIE B D2R N
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C P
PCIE_EXCARD_R2D	PCIE_100D	PCIE	PCIE EXCARD R2D C N
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R P
PCIE_EXCARD_D2R	PCIE_100D	PCIE	PCIE EXCARD D2R N
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C P
PCIE_FW_R2D	PCIE_100D	PCIE	PCIE FW R2D C N
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R P
PCIE_FW_D2R	PCIE_100D	PCIE	PCIE FW D2R N
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C P
PCIE_MINI_R2D	PCIE_100D	PCIE	PCIE MINI R2D C N
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R P
PCIE_MINI_D2R	PCIE_100D	PCIE	PCIE MINI D2R N
GLAN_COMP			GLAN COMP
CLINK_NB	CLINK_55S	CLINK	CLINK NB CLK
CLINK_NB	CLINK_55S	CLINK	CLINK NB DATA
CLINK_NB_RESET_L	CLINK_55S	CLINK	CLINK NB RESET_L
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN CLK
CLINK_WLAN	CLINK_55S	CLINK	CLINK WLAN DATA
CLINK_WLAN_RESET_L	CLINK_55S	CLINK	CLINK WLAN RESET_L
NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF
SB_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	SB CLINK VREF0
SB_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	SB CLINK VREF1
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C P
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D C N
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D P
PCIE_ENET_R2D	PCIE_100D	PCIE	PCIE ENET R2D N
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R P
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R N
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C P
PCIE_ENET_D2R	PCIE_100D	PCIE	PCIE ENET D2R C N
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<0>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<0>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<1>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<1>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<2>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<2>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI P<3>
ENET_MDI	ENET_100D	ENET_MDI	ENET MDI N<3>

SB Constraints (2 of 2)

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
D	051-741

REV.
15.0.0

SCALE	NON
-------	-----

SHT	84
-----	----

89

87654321

FireWire Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
FW_110D	*	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF	=110_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW	*	=2:1_SPACING	?
FW_TP	*	=3:1_SPACING	?

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
<input type="checkbox"/> FW_D_CTL	FW_55S	FW	FW LINK<7..0>
<input type="checkbox"/> FW_D_CTL	FW_55S	FW	FW CTL<1..0>
<input type="checkbox"/> FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK LCLK
<input type="checkbox"/> FW_L_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY LCLK3839
<input type="checkbox"/> FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW LINK PCLK3839
<input type="checkbox"/> FW_P_CLK	CLK_MED_55S	CLK_MED	CLKFW PHY PCLK
<input type="checkbox"/> FW_LKON	FW_55S	FW	FW LKON
<input type="checkbox"/> FW_LKON	FW_55S	FW	FW LKON R
<input type="checkbox"/> FW_LPS	FW_55S	FW	FW LPS3839
<input type="checkbox"/> FW_LREQ	FW_55S	FW	FW LREQ3839
<input type="checkbox"/> FW_PINT	FW_55S	FW	FW PINT3839
<input type="checkbox"/> FWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI_R
<input type="checkbox"/> FWPHY_CLK98P304M_XI	CLK_MED_55S	CLK_MED	CLK98P304M FW XI
<input type="checkbox"/> FW_0_TPA	FW_110D	FW_TP	FW 0 TPA_P3941
<input type="checkbox"/> FW_0_TPA	FW_110D	FW_TP	FW 0 TPA_N3941
<input type="checkbox"/> FW_0_TPB	FW_110D	FW_TP	FW 0 TPB_P3941
<input type="checkbox"/> FW_0_TPB	FW_110D	FW_TP	FW 0 TPB_N3941
<input type="checkbox"/> FW_1_TPA	FW_110D	FW_TP	FW 1 TPA_P3941
<input type="checkbox"/> FW_1_TPA	FW_110D	FW_TP	FW 1 TPA_N3941
<input type="checkbox"/> FW_1_TPB	FW_110D	FW_TP	FW 1 TPB_P3941
<input type="checkbox"/> FW_1_TPB	FW_110D	FW_TP	FW 1 TPB_N3941
Port 2 Not Used			

87654321

FireWire Constraints

SYNC_MASTER=T9_NOME SYNC_DATE=01/17/2007


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.

SIZE	D	DRAWING NUMBER	051-7413	REV.	15.0.0
SCALE	NONE	SHT	86	OF	89

87654321

<

8		7		6		5		4		3		2		1	
M75 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS								BOARD AREAS				BOARD UNITS (MIL or MM)		ALLEGRO VERSION	
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM								NO_TYPE, BGA				MM		15.5.1	
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	=55_OHM_SE		=55_OHM_SE		30 MM		0 MM		0 MM			
STANDARD		*	Y	=DEFAULT		=DEFAULT		12.7 MM		=DEFAULT		=DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.100 MM		0.100 MM									
55_OHM_SE		ISL2, ISL11	Y	0.250 MM		0.076 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.125 MM		0.125 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
46_OHM_SE		TOP, BOTTOM	Y	0.126 MM		0.126 MM									
46_OHM_SE		*	Y	0.100 MM		0.100 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
45_OHM_SE		TOP, BOTTOM	Y	0.150 MM		0.150 MM									
45_OHM_SE		*	Y	0.105 MM		0.105 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.185 MM		0.185 MM									
40_OHM_SE		*	Y	0.131 MM		0.131 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.335 MM		0.335 MM									
27P4_OHM_SE		*	Y	0.240 MM		0.240 MM		=STANDARD		=STANDARD		=STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.149 MM		0.149 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.185 MM		0.185 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.115 MM		0.115 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.140 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
85_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
85_OHM_DIFF		ISL3, ISL4	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL9, ISL10	Y	0.101 MM		0.101 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		ISL2, ISL11	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
85_OHM_DIFF		TOP, BOTTOM	Y	0.125 MM		0.125 MM				0.125 MM		0.125 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.130 MM		0.130 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.099 MM		0.099 MM				0.200 MM		0.200 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	=STANDARD		=STANDARD		=STANDARD		=STANDARD		=STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.330 MM		0.330 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_DIFF_BGA		*	=100_OHM_DIFF	=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF		=100_OHM_DIFF			
100_DIFF_BGA		ISL3, ISL4	Y	0.075 MM		0.075 MM				0.125 MM		0.125 MM			
100_DIFF_BGA		ISL9, ISL10	Y	0.075 MM		0.075 MM				0.125 MM		0.125 MM			
NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.															
PCB Rule Definitions															
SYNC_MASTER=(MASTER) SYNC_DATE=(MASTER)															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
APPLE INC.												SIZE	DRAWING NUMBER		REV.
												D	051-7413		15.0.0
SCALE												SHT		OF	
NONE												89		89	
8		7		6		5		4		3		2		1	