UMA & Optimus Schematics Documei

IVY Bridge(rPGA989)

Intel PCH(Panther Point)

DY :NotInstalled

UMA: UMA platform installed

OPS:Optimus

HR:Huron River

CR:Chief River

V: V-Series installed

**Core Design>


**Core Design>

Wistron Corporation
21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih,
Taipei Hsien 221, Taiwan, R.O.C

Title

Cover Page
Size Document Number A4 LA480

Date: Friday, January 06, 2012 Sheet 1 of 103



PCH Strapping Chief River Schematic Checklist Rev0.72 Name Schematics Notes Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k Ω - 10-kΩ weak pull-up resistor. INIT3 3V# Weak internal pull-up. Leave as "No Connect". GNT3#/GPIO55 GNT[3:0]# functionality is not available on Mobile. GNT2#/GPT053 Mobile: Used as GPTO only GNT1#/GPIO51 Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3 3power rail. Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. SPT MOST Disable Danbury Left floating, no pull-down required. Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] NV ALE Disable Danbury: Leave floating (internal pull-down) NC CLE DMI termination voltage. Weak internal pull-up. Do not pull low. Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. HAD DOCK EN# High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on /GPIO[33] the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. HDA SDO Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. HDA SYNC Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. Low(0) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no GPTO15 confidentiality. High(1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail. GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down GPI08 using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for GPIO27 analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIe Routing

РСТЕ	Routing	
LANE1	x	
LANE2	Mini Card2(WWAN)	
LANE3	Card Reader	
LANE4	Mini Card1(WLAN)	
LANE5	X	
LANE6	Intel GBE LAN / LAN	
LANE7	x	
LANE8	Express Card	

USB Table port9 is debug port

Pair	Device
0	USB3.0 ext port 1
1	USB3.0 ext port 2
2	USB3.0 ext port 3
3	USB3.0 ext port 4
4	BLUETOOTH (USB1.1)
5	Fingerprint (USB1.1)
6	x
7	X
8	Mini Card2 (WWAN)
9	USB ext. port 4 / E-SATA /USB CHARGER
10	CARD READER
11	Mini Card1 (WLAN)
12	CCD
13	New Card

Processor Strapping Chief River Schematic Checklist Rev0.72

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1



POWER PLANE	VOLTAGE	Voltage Rails ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 1D0V_S0 VCCSA 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 1.8V 1.5V 1.05V 1.05V 0.9F - 0.675V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	\$0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DÖBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
1D05V_LAN	1.05V	SO/MO, SX/M3	ON whenever iAMT is active
3D3V_M 1D05V_M	3.3V 1.05V	S0/M0, SX/M3, WOL_EN	ON for iAMTLegacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and 3D3V_S5 in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses	Ref Des	Chief River CRV		er CRV
Device		Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI PCH_SMBDATA/PCH_SMBCI

SATA Table

	SATA	
Pa	Pair Device	
	0	HDD1
	1	mSATA
	2	N/A
	3	N/A
	4	ODD
	5	ESATA

<Core Design>

緯創資通


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


SD


Taipei Hsien 221, Taiwan, R.O.C.


i able of Content
Document Number
Ι Δ480


Date: Friday, January 06, 2012 Sheet 3 of


















BLANK

<Core Design>



Friday, January 06, 2012

Wistron Corporation

21F.88.Sec.1.Hsin Tai Wu Rd..Hsichih. Taipei Hsien 221, Taiwan, R.O.C

Date:


<Title>

Size A4 Document Number LA480

Sheet


103

Rev SD



BLANK

<Core Design>



Wistron Corporation

21F.88.Sec.1.Hsin Tai Wu Rd..Hsichih. Taipei Hsien 221, Taiwan, R.O.C

Date:

<Title>


Size A4 Document Number LA480


13


of 103


Rev SD

Friday, January 06, 2012 Sheet














Gx8 USB Table

Device
x
USB3.0, ext port1
USB2.0, ext port4
USB3.0, ext port2
Bluetooth
CARD READER
x
x
3G
USB2.0, ext. port 3
Finger Print
Mini Cardl (WLAN)
CAMERA
x


<Core Design:



Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,

SSID = PCH





For platforms not supporting Deep S4/S5

1.VCCSUS3_3 and VCCDSW3_3 will rise at the same time (connected on board)
2.DPWROK and RSMRST# will rise at the same time (connected on board)

Core Designs

Wistron Corporation
21F, 88, Sec. 1, Hebi Tai Wi Rd., Hebibb,
Taipel Helen 221, Taiwan, R.O.C.

Tite


PCH: DMI/FDI/PM


Size
Document Number
LA480


Base: Fiday, January 08, 2012


Base: Fiday, January 08, 2012














































韓創資通 Wistron Corporation 21f. 88. Sec.1, Hain Tai Wu Rd., Haichib, Taipel, Hailen Zai, Jaiwan, R.O.C.

LAN RTL8111F

SD 103 LA480



MM . Children . Colling .


«Core Designo


蜂創資通 Wistron Corporation 21f, Id. Sec. 1, Hein Tal Wo Rd., Heiche, Talpel Heiner 221, Talesen, R.O.C.


R5U220 (CARD READER)

LA480


L A 490








Power Sequence R3614 R3614 CR3 : 1K OCCUPATION OF THE PROPERTY OF THE PROP









Wistron Corporation
27 ct. de. de. 1 two is a win bet, stands,
Tage I face 27, Tames, 6,05.


File


Power Plane Enable


See | Document Ranker | Figure |
Figure | Figure | Figure |
Figure | Figure | Figure |
Figure | Figure | Figure |
Figure | Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Figure | Figure |
Fig
























Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


| Title | BATT_CONN |
| Size | Document Number | LA480 | Sp. |
| Date: Friday, January 06, 2012 | Sheet 39 of 103



SSID = PWR.Plane.Regulator_5v3p3v







<Core Design>


緯創資通


Wistron Corporation 21F, 88, Sec. 1, Hsin Tei Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


SD.

** TPS51123_5V_3D3V

e Document Number









TPS51219 for 1D05V






緯創資通 Wistron Corporation 21F, 88, Sec. I, Hain Tal Wu Rd. Haichin, TPS51211_1D05V

TPS51211_1D05V



SSID = PWR.Plane.Regulator_1p8v





-<Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.

Title PWM_1D8V_RT8015B

Size Document Number Rev
SD
Date: Friday, January 06, 2012 Sheet 47 of 103

TPS51461 for VCCSA







LCD / Inverter Connector

DCBATOUT_LCD


1.2A







Panel BL brightness/Power En/BL En



Core Designs


Wistron Corporation
21年 Fig. Sec. 1, Hein Tai Wu Ng. 4, Heinh,
Taipe Heien 221, Talwan, R.O.C.

Ste

LCD Connector

Ste

Document Number
LA480
Date: FROMY, January Ng. 2012
Sheet 49 of 103






EMI's request


R5117 0R2J-2-GFW HDMLDATAO_R_C 1 1 HDMLDATAO_R_C


HDMI Passive Level Shifter


Close to HDMI Connector




HDMI CONNECTOR







HDMI DDC Passive Level Shifter



Core Designs


Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wit Rd. Heichin,
Taiper Heinz 221, Televan, R.O.C.


Flie


HDMI Level Shifter/Connector

Size
20

Document Number
LA480
SD








SSID = User.Interface




ITP Connector

H_CPURST# use pull-up Resistor close ITP connector 500 mil (max), others place near CPU side.





<Core Design>




Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title **ITP** Document Number Date: Friday, January 06, 2012 SD Sheet 55





Int. Digital MIC for V series







Int. Mono Analog MIC for B series



INTERNAL STEREO SPEAKERS






Table 58.1 - Bi-direction ESD multi-source

Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	RSB5.6SMT2R	N/A	83.RSB56.BAF
ON SEMI	ESD5B5.0ST1G	N/A	83.ESD5B.0AF
NXP	PESD5V0S1BB	N/A	83.0005V.0AF

Core Design>

緯創資通

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Audio Jack

Document Number

Document Number Rev SD LA480 SD


FOR CO-LAY

GIGA Lan Transformer



1st 68.1H601.301(Taimag) for 1000 68.HH035.301(Taimag) for 10/100 2nd 68.2413S.30A(Lankom) for 1000 68.H6441.301(Lankom) for 10/100

LAN Connector




TVS


83.00005.BAE

DIODE ARR SRV05-4.TCT S



83.09904.AAE DIODE ESD AZC099-04S SOT23-6L








SSID = Flash.ROM

SPI FLASH ROM (8M byte) for PCH






3D3V_SPI	3D3V_S5
	2
C6001	C6002 R6010
W	0R0402-PAD
4 3 -	8
SCHOREDAYSKX-IGP	the same page 23 VCCSPI power

4MB			
	Marcronix	MX25L3206EM2I-12G	72.25320.C01
S08	Winbond	W25Q032BVSSIG	72.25Q32.A01
	Numonyx	N25Q032A13ESE40	72.25032.H01
8MB	'		
	Marcronix	MX25L6406EM2I-12G	72.25640.D01
S08	Winbond	W25Q064CVSSIG	72.25Q64.B01
500	Numonyx	N25Q064A13ESE40	72.25Q64.D01
16ME	3		
	Marcronix	MX25L12836EZNI-100	72.25128.X01
WSON		MX25L12835EZNI-100	72.25128.Y01
	Winbond	W25Q128BVEIG	72.25128.101
	Numonyx	N25Q128A13EF840	72.25128.B03

SSID = RBATT





韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hain Tai Wu Rd., Hslichih, Tapierl Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.

USB Board CONN.












Bluetooth conn.




	SILERGY	74.06288.07F	SY6288CAAC	High Active
•	DIODES	74.02171.07F	AP2171WG-7	High Active
	UPI	74.07534.A7F	OBS	High Active
	GMT	74.05240.A7F	OBS	High Active

3D3V_BT_S0 USB_PN4 18 USB_PP4 18 ACES-CON6-42-GP_ 20.F1705.006 DY

BT Module pin definition is same as LA470

AFTP6302		<u> </u>	1	3D3V_BT_S	0
AFTP6303	4/3/	×	1	USB_PP4	
AFTP6304	•	×	1	USB_PN4	
		×	1	BT_LED	
AFTP6305		ఈ	1	GND	
AFTP6306	0	•			
	55				


<Core Design>



Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **Bluetooth** Document Number Date: Friday, January 06, 2012 SD


Sheet 63



SSID = Wireless

Mini Card Connector(802.11a/b/g/n)






SSID = Wireless



mSATA for V Series Only





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector


Size Document Number A3
LA480 Rev SD
Date: Friday, January U6, 2012 Sheet 66 of 103








Internal KeyBoard Connector



KB14 for 14" VB480 & VB485 KB15 for 15" VB580 & VB585

* Membrane Pin Out Top View:


PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	S	S	S	S	S	S	S	S
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	1	2	3	4	5	6	7	8





Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


TOUCH PAD CONNECTOR

緯創資通












MMM. Childshit.


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hain Tai Wu Rd., Helschih, Taipei Halen 221, Taiwan, R.O.C.


SD 103


CARD Reader CONN


LA480













RFID






Table 80.1- Transistor multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
NXP	PDTC115TE	N/A	84.00115.E1K
ROHM	LTC015TEB	N/A	84.00015.B1H
Panasonic	DRC9115T0L	N/A	84.09115.A11


Table 80.2- EEPROM multi-source


Supplier	Description	Lenovo P/N	Wistron P/N
ROHM	BUL08-1FVJ-WGE2	N/A	72.BUL08.A0Q
NXP	PCA24S08ADP	N/A	72.24S08.A0Q
SANYO	LE26CAP08TT-TLM-H	N/A	72.26C08.00R


















































BLANK

<Core Design>



Wistron Corporation

21F,88,Sec.1,Hsin Tai Wu Rd.,Hsichih, Taipei Hsien 221, Taiwan, R.O.C

itle

Date:


<Title>


ize Document Number A4 LA480


Sheet 94 of 103

Rev SD


Friday, January 06, 2012 Sheet S



















Thermal Block Diagram







《Core Designs》

Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wu Rd., Heichah,
Taipei Heien 221, Taiwan, R.O.C.

Title

Thermal/Audio Block Diagram

Thermal/Audio Block Diagram

Document Number

I A480

LA480 anuary 06, 2012 Sheet 102 SD

