Alba Discrete ATI M92-LP gDDR2 Schematics

uFCPGA Mobile Penryn

Intel Cantiga-PM + ICH9M

2009-03-23


REV: SA


DY : Nopop Component


GM : Pop when Cantiga is GM


PM : Pop when Cantiga is PM

G/P : BOM control if Cantiga is PM












Thermal Block Diagram



Audio Block Diagram





ICH9M Functional Strap Definitions

TCH9 EDS 642879 Rev 1 5

		ICH9 EDS 642879 Rev.1.5
Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bitl of RPC.PC (Cofig Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts Al6 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNTO#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNTO# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK.	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resister.
I		

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card

USB Table

USB			
Pair	Device		
0	USB1		
1	USB2		
2	USB3		
3	RESERVED		
4	MINI CARD		
5	RESERVED		
6	BLUETOOTH		
7	NEW CARD		
8	RESERVED		
9	RESERVED		
10	Card Reader		
11	CAMERA		

ICH9 Integrated pull-up and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

	CH9 EDS 642879 Rev.1.5
SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RSTO#	PULL-UP 20K
DPRSLPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K


Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 Rev.0.5


Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]		
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality(Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3; DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	operational (Default)
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled


- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
 iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Table of Content lev SB Alba Discrete









































































-O+3.3V_RTC_LDO

























SSID = VIDEO




SSID = Inverter


INVERTER POWER















Mini Card Connector(802.11a/b/g/n)




SSID = User.Interface


ITP Connector





+1.05V_VCCP use Decoupling Capacitor close ITP connector 100 mil (max)
















SSID = AUDIO


Internal MIC





SSID = Thermal


Fan Connector






















AFTP5020 AFTP5025

AFTP5023 AFTP5024 AFTP5026


AFTP5004 AFTP5006 AFTP5009 AFTP5008 AFTP5011 AFTP5010 AFTP5017 AFTP5013 AFTP5014 AFTP5012 AFTP5019 AFTP5015 AFTP5022 AFTP5016 AFTP5003











- +1.5V_CARD Max. 650mA, Average 500mA.
- +3.3V_CARD Max. 1300mA, Average 1000mA
- +3.3V_CARDAUX Max. 275mA

















ATI RESERVED CONFIGURATION STRAPS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESE

GPIO3 , H2SYNC , V2SYNC


PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED, THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPI022) = 0	If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
128MB V 256MB 64MB 32MB 512MB 1GB	x000 x001 x010 x	ST Microelectronics	M25P05A M25P10A M25P20 M25P40 M25P80	0100 0101 0101 0101 0101
2GB 4GB	x x	Chingis (formerly PMC)	Pm25LV512A Pm25LV010A	0100 0101

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO0	Tansmitter Power Savings Enable V 0= 50% TX output swing 1= Full TX output swing
TX_DEEMPH_EN (Internal PD)	GPI01	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	▼ 0 = Advertises the PCI-E device as 2.5GT/s 1 = Advertises the PCI-E device as 5GT/s
BIF_CLK_PM_EN	GPIO8	▼ 0= Disable CLKREQ#power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory apeture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AND[1:0] V00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI







SSID = VIDEO MDA[0..63] 56,57 MDA[0..63] 56,57 56,57 BA0 56,57 BA1 L2 L3 BA1 56,57 BA0 >> 56,57 BA1 >> DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 DQ0 BA0 BA1 DQ15 DQ14 DQ13 DQ12 DQ11 DQ10 DQ9 DQ8 DQ7 DQ6 DQ5 DQ4 DQ3 DQ2 DQ1 B1 D9 D1 D3 D7 C2 C8 F9 F1 H9 H1 H3 H7 G2 G8 56,57 MAA[0..12] B1 D9 D1 D3 D7 B2 A12 P7 A11 A10/AP A10/AP A10 A10/AP A10/A A12 H2 A12 P7 A11 A10/AP P3 A9 P2 A8 P2 A7 N7 A6 N3 A5 N8 A4 N2 A3 M7 A2 M3 A1 M8 A0 MDA[0..63] 56,57 C2 C8 F9 MDA[0..63] 56,57 H9 H1 H3 H7 G2 G8 +1.8V_RUN +1.8V RUN K8 J8 CK# 56 CLKA1# > K8 J8 CK# 56 CLKA1# > 56 CLKA1 C1 C3 C7 C9 K2 CKE 56 CKEA1 >> C9 E9 G1 G3 CKEA1 56 CKEA1 >> E9 G1 CSA1_0# L8_C CS# 56 CSA1_0# >> CSA1_0# L8_C CS# 56 CSA1_0# >>> WEA1# K30 WE# 56 WEA1# >> WEA1# 56 WEA1# > K70 RAS# VDD VDD VDD VDD VDD A1 E1 J9 M9 56 BASA1# >> RASA1# K7 A1 E1 J9 M9 R1 VDD VDD VDD VDD VDD 56 RASA1# >> RAS# +1.8V_RUN L7_{0 CAS#} +1.8V_RUN LZ_C CAS# 56 CASA1# > R1 56 DQMA#4 LDM () L5802 F3 B3 UDM B3 UDM L5801 BLM15BD121SN1D-GP BLM15BD121SN1D-GP VDDL VSSDL VSSDI 56 ODTA1 << ODTA1 K9 ODT SCS802 1U6D3V2KX-4 56 ODTA1 << ODTA1 ODT +1.8V_RUN F7 E8 LDQS# +1.8V_RUN A7 B2 B8 D2 D8 E7 F2 F8 E8 A7 B2 B8 D2 D8 E7 F2 LDQS# R5805 4K99R2F-L-GP R5803 4K99R2F-L-GP B7 A8 UDQS UDQS# UDQS Α8 UDQS# **€**€ VRFF VREF A2 NC#A2 KE2 NC#E2 L1 BA2 NC#R3 KR7 NC#R7 KR8 NC#R8 X A2 X E2 NC#A2 NC#E2 BA2 NC#R3 X R7 NC#R7 NC#R8 VSS VSS VSS VSS VSS A3 E3 J3 N1 P9 2 | 1 1 (€) C5803 SCD1U16V2KX-3GP VSS A3 VSS J3 VSS VSS VSS VSS VSS VSS R5806 4K99R2F-L-GP 56,57 BA2 >> R5804 4K99R2F-L-GP 56,57 BA2 >> SCD1U16V2F (P K4N1G164QE-HC20-GP K4N1G164QE-HC20-GP +1.8V RUN Too g +1.8V_RUN SCUEDOWACAP

SCUED SCIU6D3V2KX-GP +1.8V_RUN SCDIUINVEKK-3GP Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **VRAM** Size Document Number Custem ALBA Discrete SB

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	18,46 52,42	2008/12/08	DELL	Remove Modem function.	Remove MDC schematics, holding, stand off.	x01
2	19,53	2008/12/08	Wistron	Reserve PLT_RST# for GPU PCIE reset.	Add R1913(DY), R5305(DY).	X01
3	25	2008/11/26	Realtek	Power down sequence issue, request by vendor.	Change R2506 to 1K ohm.	X01
4	25	2008/12/18	KDS	Follow crystal vendor test report.	Change C2501 to 18pF. C2502 to 15pF.	X01
5	26	2008/12/08	Wistron	MB version ID change.	Pop R2609, depop R2608.	X01
6	38	2008/12/08	Wistron	AMD power regulator issue.	Change 1.8V,0.9V power regulator.	
7	42	2008/12/08	Wistron	Follow ME connector list for touch pad connector.	Change TPAD1.	X01
8	46,51	2008/12/08	Wistron	Follow ME connector list for USB connector.	Change USB1, USB2 and CON4.	X01
9	30,33	2008/12/15	Wistron	MOSFET can not fully trun on issue.	Add +15V_ALW power circuits. And modify 3.3V_RUN, 5V_RUN enable circuits.	x01
10	8,28	2008/12/15	Wistron	Thermal sensor order changed because DTS still have accuracy problem. Change EMC2102 first channel to CP diode. Change channel to GPU inern		x01
11	15	2008/12/15	Wistron	Cantiga power rating issue.	Add R1507.	X01
12	26,54	2008/12/15	Wistron	AMD CTF glitch issue.	Reserve KBC GPIO27, Add R2639.	X01
13	40	2008/12/15	Wistron	Add panel self test for factory.	Add D4002, Pop R2638.	X01
14	32	2008/12/15	Wistron	Prevent leakage from KBC.	Change PR3203 pull high from +3.3V_ALW to +3.3V_RTC_LDO.	X01
в 15	44,52 51,47	2008/12/15	Wistron	Modify based on EMI test result.	POP EC5203 C5212 EC5202 C5211 C5213 EC5206 EC5201 EC5208 and POP EC4701 EC4702 EC4401 EC4402 EC4403 EC4404 EC5101 with 22P-Varistor	X01
16	41	2008/12/18	Wistron	LCD power sequence issue.	Change +LCD_VDD power produce solution.	X01
17	41	2008/12/19	Wistron	CMO LCD white screen issue.	Add R4108(DY).	X01
18	46,51	2008/12/19	Wistron	Add ESD diode for USB Port.	Add D4601,D4602,D5101.	X01
19	39	2008/12/29	Wistron	GFX CORE glitch issue.	Add PD3902,PD3903,PR3910,PR3915. Change PC3915,PC3916 to 0.047uF.	X01
20	50	2008/12/29	Wistron	Follow ME connector list for Express card board.	Change CON2 to 20.F1400.050.	X01
A					<core design=""></core>	A
	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Change List Size Document Number Rev					Rev
	Size A3					

	A			В С	D E	
Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
21	9	2009/01/06	Wistron	Power team request for CPU core measurement.	Add PG901, PG902. Pop C901 and depot C902.	
22	26	2009/01/08	Wistron	Keyboard detect issue.	Pop R2625.	
23	44,51	2009/01/08	Wistron	Change new connector.	Change HDD1 and CON5.	X01 4
24	8	2009/01/12	Wistron	For better GTL reference voltage.	Pop C802.	
25	30,36 37,38	2009/01/12	Wistron	Add discharge circuit for GPU powers.	Add R3016,Q3006,R3015,Q3003,Q3702,R3702 R3703,D3802,R3802,C3802.	X01
26	22,26	2009/01/13	IDT	For pop noise on YC version codec.	Add Q2201,Q2202,R2219. Add GPIO33 for HP_MUTE.	
27	33	2009/01/13	Wistron	For +15V_ALW issue. Prevent higher than 20V.	Add PD3303,PC3301.	X01
28	51	2009/01/30	Wistron	ESD protection concern.	Change R5106 to 33ohm.	X01
29	39	2009/01/30	Wistron	For GFX_CORE overshoot and undershoot issue.	Pop R3921,R3922. Depop R3920,R3923.	
30	18,26	2009/02/19	Wistron	Prevent 32768Hz crystal no oscillation from flux.	Change C1807,C1806,C2607,C2608 to 0603 size.	x02
31	22	2009/02/26	IDT	For codec pop noise issue.	Change C2204 to 2.2uf. Add Q2201,Q2202,Q2203, Q2204,Q2205. Move R2218,R2220 to main board.	
32	26	2009/02/26	Wistron	Change Board ID and add VRAM type select pin.	Change board ID to 010,Add GPI05 for VRAM type	X02
33	30	2009/03/02	Wistron	+3.3V_ALW drop issue.	Add C3005.	x02
34	31,42, 44,45	2009/02/19	Wistron	Connector change request by ME. Change RJ45, DCIN, FAN, SPEAKER connectors.		x02
35	41	2009/02/19	Wistron	LCD white screen issue.	Pop R4108.	x02
36	31,32	2009/03/02	Wistron	Power team request.	Change PD3107 to 1SMB22AT3G. Change PC3208, PC3209 to X7R.	
37	52	2009/03/05	Wistron	Reserve capacitors and springs for EMI.	Add location for SPR5206~SPR5209 and EC5210~EC5213.	
38	26	2009/03/09	Wistron	No need to support keyboard detect function.	support keyboard detect function. Depop R2625.	
39	22	2009/03/09	Wistron	For PC_BEEP sound volume issue.	Modify R2203 to 120Kohm.	X02
40	33	2009/03/10	Wistron	+15V_ALW issue.	Depop PD3303.	х02
					<core design=""></core>	1
	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			oration I., Hsichih, C.		
Title Change List Size Document Number Rev SB Alba Discrete SB						
L					Date: Monday, March 23, 2009 Sheet 60 of	60