Enrico Caruso 14 Muxless/UMA Schematics Document Sandy Bridge

Intel PCH

2011-04-07

REV: A00

DY: None Installed

UMA: UMA ONLY installed

PSL: KBC795 PSL circuit for 10mW solution installed.


10mW: External circuit for 10mW solution installed.


DIS: MUXLESS solution installed.

Surge: For GO Rural config stuff. GIGA: For GIGA LAN config stuff.

HDMI: For HDMI config stuff.

DIS_CRT: Pure DIS install





Name	rapping Huron River Schematic Checklist Rev.0_7 Schematics Notes
PKR	Reboot option at power-up
	Default Mode: Internal weak Pull-down.
	No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-k - 10-k weak pull-up resistor.
NIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55	GNT[3:0]# functionality is not available on Mobile.
GNT2#/GPI053	Mobile: Used as GPIO only
GNT1#/GPIO51	Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3 3power rail.
	If part app are about they should be trea to the vees_spower rair.
SPI MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor.
	Disable Danbury Left floating, no pull-down required.
	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm
	weak pull-up resistor [CRB has it pulled up
NV_ALE	with 1-kohm no-stuff resistor]
	Disable Danbury Leave floating (internal pull-down)
NC CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
NC_CLE	
	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK
	then it will also disable Intel ME and its features.
HAD_DOCK_EN#	
/GPT0[33]	Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as
	required by the functional strap, the signal should be pulled low through a weak
	pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently.
	Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal
	pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
	occupping randomon
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher
	suite with confidentiality
	Note: This is an un-muxed signal.
	This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low
	Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down
GPIO8	using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of
	RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is
	enabled.
	Default = Do not connect (floating)
GPIO27	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.</pre>
	Low (0) = Disables the VccVRM. Need to use on-board filter
	circuits for analog rails.
SB Table	
or rante	SMBus ADDRESSES

		Oping Huron River Schematic Checklist Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de asser 0: PEG Wait for BIOS for training	tian

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION		
5V S0 3D3V S0 1D8V S0 1D8V S0 1D5V S0 1D5V S0 0D75V S0 VCC_CORE VCC_GFXCORE 1D8V VGA_S0 3D3V VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	ACTIVE IN	CPU Core Rail Graphics Core Rail		
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	53			
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only		
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL		
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states		
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx		

SATA Table


	SATA
Pair	Device
0	HDD1
1	N/A
2	N/A
3	N/A
4	ODD
5	N/A

Pair	Device
0	х
1	USB Ext. port 2 (MB)
2	x
3	x
4	x
5	CARD READER
6	x
7	x
8	USB Ext. port 3
9	USB Ext. port 1
10	x
11	Mini Card1 (WLAN+BT)
12	CAMERA
13	x


SMBus ADDRESSES				
I ² C / SMBus Addresses		HURO	N RIVER OF	RB
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER EC SMBus 2				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA SML1 CLK/SML1 DATA
PCH eDP				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK


PCIE Routing


LANE1	x
LANE2	LAN
LANE3	x
LANE 4	Wireless
LANE5	x
LANE 6	x
LANE7	x
LANE8	x





SSID = CPŬ Signal Routing Guideline: PEG ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG ICOMPI & PEG RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V_VTT CPU1A 24D0P2F-L-GP PEG_ICOMPI J22 R401 PEG_ICOMPO H22 SANDY 19 DMI TXN[3:0] Note: DMI RX#0 Intel DMI supports both Lane Reversal and polarity inversion B25 A25 DMI_RX#1 DMI_RX#2 DMI_RX#3 but only at PCH side. This is 19 DMI TXP[3:0] enabled via a soft strap. B28 DMI RX0 PEG_RX#2 J35 × PEG_RX#4 J32 × B26 A24 DMI RX1 DMI DMI_RX2 PEG_RX#5 H34 × PEG_RX#6 H31 B23 DMI_RX3 19 DMI RXN[3:0] G33 G30 DMI_TX#0 DMI_TX#1 DMI_TX#2 DMI_TX#3 PEG_RX#7 PEG_RX#8 E22 F21 D21 F35 E34 PEG_RX#9 PEG_RX#10 PEG RXN6 RXN5 PEG_RX#11 E32 19 DMI_RXP[3:0] PEG_RXN4 PEG_RXN3 PEG_RX#11 D33 D31 PEG_RX#13 G22 DMI TX0 D22 F20 C21 PEG_RXN2 PEG_RXN1 DMI_TX1 SS DMI_TX2 PEG PY#14 PEG_RX#15 C32 PEG RXN0 H 19 FDI_TXN[7:0] < GRAPI FDI0_TX#0 FDI0_TX#1 H19 E19 F18 Note: FDI0_TX#2 Intel FDI supports both Lane FDIO TX#3 H B21 Reversal and polarity inversion FDI1_TX#0 FDI1_TX#1 C20 but only at PCH side. This is Ē PEG_RX9 E35 PEG_RXP6 PEG_RXP5 enabled via a soft strap. F17 PEG_RX10 F33 PEG_RX11 D34 PEG_RX12 PEG_RX13 PEG_RX14 C33 PFG RX10 FDI1 TX#3 NOTE. PEG_RXP4 PEG_RXP3 If PEG is not implemented, the RX&TX pairs can be left as No Connect 19 FDI_TXP[7:0] << <u>R</u> FDI0 TX0 PEG_RXP2 G19 E20 Ø PEG RXP1 FDIO_TX1 FDIO_TX2 PEG_RX14 B32 PEG Static Lane Reversal ntel EXPRES G18 FDI0_TX3 FDI1_TX0 PEG_TX#0 M29 × M32 × M32 × M31 × M31 × B20 C19 FDI1_TX1 D19 FDI1 TX2 Note: J17 FDI1_FSYNC 19 FDI FSYNC1 Lane reversal does not apply to SCD22U10V2KX-1GP SCD22U10V2KX-1GP H20 FDI sideband signals. 19 FDI INT FDI_INT CH PEG_TXN6 PEG_TX#10 PEG_TX#11 SCD22U10V2KX-1 SCD22U10V2KX-1 19 FDI_LSYNC0 19 FDI_LSYNC1 FDI0_LSYNC FDI1_LSYNC PEG_TXN5 PEG_TXN4 H17 SCD22U10V2KX-1 PEG_TX#12 PEG_TX#13 PEG_TXN3 PEG_TXN2 D28 PEG_TX#14 E25 PEG_TX#15 PEG_TXN0 R402 1 24D9R2F-L-GP 1D05V VTT EDP_COMPIO EDP_ICOMPO M28 × eDP_HPD A17 PEG TX0 PEG_TX0
PEG_TX1
PEG_TX2
PEG_TX3
PEG_TX4
PEG_TX5
PEG_TX6
PEG_TX7
PEG_TX - - ĐÝ × C15 × D15 EDP_AUX EDP_AUX# Signal Routing Guideline: Д EDP_ICOMPO keep W/S=12/15 mils and routing 9 X C17 X F16 X C16 C15 EDP_TX1 EDP_TX2 × C17 × F16 SCD22U10V2KX-1GP SCD22U10V2KX-1GP SCD22U10V2KX-1GP J27 C425 C426 C427 length less than 500 mils. PEG_TX8 PEG_TX9 H28 PEG_TXP6 PEG_TXP5 EDP COMPIO keep W/S=4/15 mils and routing PEG_TX10 G28 C428 C429 C430 C431 C SCD22U10V2KX-1GI SCD22U10V2KX-1GI length less than 500 mils. G15 EDP_TX3 PEG TXP4 C18 EDP_TX#0 EDP_TX#1 EDP_TX#2 EDP_TX#3 SCD22U10V2KX-1GI SCD22U10V2KX-1GI CPU1 PEG_TXP2 PEG_TXP1 83 83 PEG_TX15 D25 (GP) Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort. 62.10055.421 2nd = 62.10040.771 Stuff to disable internal graphics function for power saving. Select a Fast FET similar to 2N7002E whose rise/ fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-k pull-Up resistor on the motherboard DN15ATI Whistle **Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih Taipei Hsien 221, Taiwan, R.O.C. CPU (PCIE/DMI/FDI) A00 **Enrico Caruso 14** Sheet 4
























































































































SSID = PWR.Support

Batt Connecter



For actual location, need to be swap all pin



Core Design>


Wistron Corporation
21F, 88, Sec. 1, Hsin Tei Wu Rd., Hsichih,
Taipel Hsien 221, Taiwan, R.O.C.


Size BATT CONN


Size Document Number A3 Enrico Caruso 14 A00


Date: Wednesday, April 13, 2011 Sheet 39 of 105

SSID = Charger













X01-0217 change PR4402& PR4406 to 4.12K(F)

















Document Number


Enrico Caruso 14


A00
















SSID = User.Interface (Blanking)







SATA HDD Connector

11/10 Change HDD1 CONN to 62.10065.031 12/22 Change HDD1 CONN to62.10065.H71






ODD Connector








When the drive is powered on, the FET to the MD/DA pin drive is OFF. When the drive is powered off, the FET to the MD/DA pin is ON



SATA_ODD_DA#

SATA ODD PWRGT



typ =>2A

<Core Design:




A00 Enrico Caruso 14

SSID = ESATA(Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C. **ESATA** A00 105 Enrico Caruso 14

SSID = AUDIO


Speaker Connector




11/10 remove MIC1


11/26 reserve MIC2


12/7 change MIC2 to 20.F1050.002













11/1 Stuff TR6101 for EMI















(Blanking)



A00


SSID = Wireless


Mini Card Connector(802.11a/b/g)




12/22 swap nets for layout









SSID = KBC

_1____ AFTP6901 KB_DET# >> KB_DET# 21 JAE-CON30 (GP) 20.K0565.030


11/26 change KB1 to 20.K0597.030 12/8 Change KB1 to 20.K0565.030

X02-0309 change AFTP to follow DV14 AMD



12/8 Add Cap LED control circuit


CAP LED CONTROL



SSID = Touch.Pad

X01-0216 Modify pin define error

TouchPad Connector






Enrico Caruso 14

(Blanking)






DN15ATI Whistler





A3 Enrico Caruso 14

Date: Wednesday, April 13, 2011 Sheet 71

A00









Size A3


A00

Enrico Caruso 14


SSID = ExpressCard Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Express Card Date: Wednesday, April 13, 2011 Sheet 75 A00










SSID = User.Interface (Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Free Fall Sensor A3 Enrico Caruso 14
Date: Wednesday, April 13, 2011 Sheet A00















11/10 modify B2B CONN and pin define

X01-0214 add AFTP8201~8210

X02-0309 Del AFTP8201~8210




X02-0309 Del AFTP8201~8210


12/10 Change pin defien for audio board routing smooth.

12/14 Change IOBD2 to 20.K0429.016 and change pin define.


<Core Design>

























(Blanking)

DN15ATI Whistler



GPU-VRAM5,6 (3/4)

A00 105


A3 Enrico Caruso 14
Date: Wednesday, April 13, 2011 Sheet 90 of

(Blanking)




Enrico Caruso 14

Date: Wednesday, April 13, 2011 Sheet 91







(Blanking)




(Blanking) Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CRT_Switch


Enrico Caruso 14

Date: Wednesday, April 13, 2011 Sheet 95

A00 105 SSID = SDIO (Blanking) Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C. TOUCH PANEL
Document Number A00 105 A3 Enrico Caruso 14
Date: Wednesday, April 13, 2011 Sheet 96












SSID = Mechanical


Huron River Platform Power Sequence (AC mode) red word: KBC GPIO 3D3V_AUX_S5 KBC GPIO34 control power on by 3V_5V_EN KBC GPIO43 to PCH PCH to KBC GPIO00 KBC GPO84 to PCH Press Power button Platform to KBC PSL IN2 KBC GPIO20 to PCH PCH to KBC GPIO44 PCH to KBC GPIO01 PM_SLP_S3# KBC GPIO23 to LAN Enable by PM_SLP_S4# 1D5V S3 DDR_VREF_S3(0.75V) +5V RUN & +3.3V RUN need meet 0.7V difference 1D8V_S0 & 1D5V_S3 power ready VT357FCX PGOOD 1.05VTT_PWRGD 0D85V S0 TPS51461RGER PGOOD VCC_CORE ISL95831 PGOOD to system KBC GPIO77 to PCH This signal represents the Power Good for all the non-CORE and non-prachics power rails. PCH to CPU PCH to CPU PCH to all system Robson XT Power-Up/Down Sequence PCH GPIO54 output 3D3V_VGA_S0 above VT357 VIH RT9035 PGOOD VT357 PGOOD For power-down, reversing the ramp-up sequence is recommended














Thermal Block Diagram




Audio Block Diagram





DATA	PAGE	Change Description	Version
12/28	85	dummy VGA thermal circuit	X01
12/28	86	modify to DGPU_PWROK	X01
12/28	86	add capacity for BIF_VDDC	X01
12/28	93	dummy PR9326	X01
1/14	93	modify CS#, WP#	X01
1/27	5	Add C504 for noise couple.	X01
1/27	8	Stuff C812, C822, C831, C834 for VCC core noise issue.	X01
1/27	27	Del R2757 to follow standard 10mW circuit	X01
1/27	31	change Q3101 base power rail for leakage issue.	X01
1/27	40	X01-0127 DY PQ4007, PR4038, PR4039 for new version BQ24707	X01
2/8	21	Add RN2101, R2127 for LPC EA result	X01
2/8	27	Dummy R2769	X01
2/8	50	change R5002, R5003 to 33R	X01
2/8	69	TPAD1 to 20.K0464.004	X01
2/8	27	change R5002, R5003 to 33R	X01
2/8	97	add EC9742~EC9746	X01
2/8	97	stuff SPR1 and add SPR2	X01
2/9	28	dummy U2805 circuit	X01
2/9	46	PT4603 UMA>220uF DIS>470uF	X01
2/9	48	dummy PC4809 for BBU result.	X01
2/10	5	Merge R512 R514	X01
2/10	21	change RN2101 to RN2104 RN2105	X01
2/10	27	change R2724 to meet X01 PCB ver	X01
2/10	46	del PT4602	X01
2/10	46	change PC4610 from 0.22uF to 10uF	X01
2/10	97	add SPR3	X01
2/10	21	Merge R5115 R2116	X01
2/11	31	add C3122 for soft-sart	X01
2/11	59	Add EMI solution for Surge	X01
2/11	19,27	Change R1925, R1924, R1906, R1913, R2720, R2758, R2759, R2760 to short-pad	X01
2/14	82	add AFTP8201~8210	X01



DATA	PAGE	Change Description	Version
0212	40	Change charger IC to new version	X01
0302	31	Dummy PCIE_CLK_LAN_REQ# circuit	X02
0302	86	Add R8605, R8609 PU 5V for lower Rdson	X02
0303	14,15,17,18 19,22,23,24 27,29,31,36 37,50,51,68	Change R1404, R1405,R1504, R1503,RN1704, R1807, R1903, R1910, R1912, R2214, R2304, R2305, R2306, R2307, R2404, R2405, R2406, R2409, R2702, R2735,R2762, R2756, R2911,R2914, R2917, R3104, R3115, R3117, R3614, R3710, RN5010, RN5117, R6811, R6813, R6804, R6805 OR to short pad	
0309	86	Change AFTP test point to follow DV14 AMD	X02
0310	41,45,92,97	Stuff PC4120, EC4501, PC9205, EC9708, EC9709, EC9714, EC9715, EC9716, EC9717, EC9718, EC9720, EC9724, EC9725, EC9740	x02
0311	28	Add R2816& R2817 to option VGA_THRM and DY the circuit	x02
0311	83	Change R8316, R8331 to short pad	X02
0311	59	Change GDT5901& GDT5902 to GD5901& GD5902	X02
0311	18	dummy R1804	X02
0311	31	add rest circuit to provent leakage.	x02
0311	32	Stuff TR3201 and change symbol to 68.00201.141	X02
0314	38	Del short pad PAD1 to prevent system burn.	х02
0314	97	Stuff SPR2	X02
0314	61,97	Stuff EC9722,C6106	X02
0314	36	Change U3606 footprint.	X02
0315	58	Change MIC2 to 20.F1889.002	х02
0315	88,89	Modify VRAM property PN and footprint	X02
0315	32,59	Modify part reference problem of ER5912& TR3201.	х02
0316	68	Modify WLED1 cirucit for brightness.	A00
0320	31	Change R3118 for LOM power sequence	A00
0320	49	Change TR4901 to 120ohm.	A00
0320	61	Change TR601 120ohm.	A00
0320	68	Change resistor for LED brightness	A00
0320	82	Change TR8201, TR8202 to 120ohm.	A00
0320	83	Dummy R8302 for disable de-emphasis	A00
0329	27	change R2735 to 10R and C2711 to 220p	A00
0329	68	Change R6814 to 10KR	A00
0406	97	Dummy SPR2	A00
0406	32, 49, 61, 65,82	Remove R3206, R3207, R4903, R4904, R6102, R6103, TR6501, R8201, R8202, R8203, R8204 PAD	A00

