# UMA & Optimus Schematics Document IVY Bridge(rPGA989) Intel PCH(Panther Point)


DY :None Installed


UMA: UMA platform installed

OPS:Optimus

HR:Huron River

CRV:Chief River





Name	PCH Strapping Huron River Schematic Checklist Rev.0_7						
PKR	Schematics Notes						
PKK	Reboot option at power-up Default Mode: Internal weak Pull-down.						
	No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ						
	- $10-k\Omega$ weak pull-up resistor.						
#VE_ETINI	Weak internal pull-up. Leave as "No Connect".						
GNT3#/GPIO55	GNT[3:0]# functionality is not available on Mobile.						
NT2#/GPI053 NT1#/GPI051	Mobile: Used as GPIO only Pull-up resistors are not required on these signals.						
	If pull-ups are used, they should be tied to the Vcc3_3power rail.						
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor.						
	Disable Danbury Left floating, no pull-down required.						
	The state of the s						
	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up						
NV_ALE	with 1-kohm no-stuff resistor]						
	Disable Danbury Leave floating (internal pull-down)						
	Disable DanburyPeave Floating (Internal part down)						
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.						
	Low (0) - Flash Descriptor Security will be overridden. Also,						
	when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.						
HAD_DOCK_EN#	High (1) - Security measure defined in the Flash Descriptor will be enabled.						
/GPIO[33]	Platform design should provide appropriate pull-up or pull-down depending on						
	the desired settings. If a jumper option is used to tie this signal to GND as						
	required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently.						
	Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal						
	pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for						
	strapping functions.						
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.						
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.						
	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no						
GPIO15	confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher						
	suite with confidentiality						
	Note: This is an un-muxed signal.  This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low						
	Sampled at rising edge of RSMRST#.						
	CRB has a 1-kohm pull-up on this signal to +3.3VA rail.						
antoo.	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down						
GPIO8	using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is						
	RSMRSI#, Integrated Clocking is enabled, when sampled low, Buffer infough mode is enabled.						
	Default - Do not connect (floating)						
gp. co.g	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for						
GPIO27	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.</pre>						
GPIO27	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter</pre>						
GPIO27	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.</pre>						
GPI027	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.</pre>						
GPIO27	<pre>High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter</pre>						
	High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.  USB Table						
	High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.  Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.  USB Table						

	Processo	or Stra	pping H	uron River	${\tt Schematic}$	Checklist	Rev.0_7
_	Din Name Chase	Doggointion	Confirmetion	(Dafa]+	1 fam aaab	. hit is	Defeult

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to  1: Embedded DisplayPort.  Enabled - An external Display Port device is  0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de asser 0: PEG Wait for BIOS for training	tion

# All Not update

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
	'	ACTIVE IN	
SV_S0 3D3V_S0 1D8V_S0 1D8V_S0 1D5V_SV 1D5SV_VTT 0D8SV_S0 VCC_CORE VCC_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

PCIE Routing		
LANE1	Mini Card2(WWAN)	
LANE2	Onboard LAN	
LANE3	Card Reader	
LANE4	Mini Card1(WLAN)	
LANE5	USB3.0	
LANE6	Intel GBE LAN	
LANE7	Dock	
LANE8	New Card	

	SAT	A Table	
		SATA	
)	Pair	Device	
	0	N/A	
	1	HDD1	
	2	N/A	
	3	N/A	
	4	ODD	
	5	N/A	

## SMBus ADDRESSES

USB2.0 ext port 4 USB3.0 ext port 2 BLUETOOTH CARD READER

USB2.0 ext port 3

WLAN(Bluetooth)

CAMERA

10

12

13 x

I <sup>2</sup> C / SMBus Addresses	Ref Des	HURON RIVER ORB Address Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMS (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK





# Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Rev SC

mTable of Content

G48/G58





SSID = CPU CPU1C 3 OF 9 CPU1D 4 OF 9 TVY-BRIDGE TVY-BRIDGE ->M\_A\_DIMO\_CLK\_DDR0 14 ->M\_A\_DIMO\_CLK\_DDR#0 14 15 M\_B\_DQ[63:0] \left\rightarrow \rightarrow \text{M\_B\_DQ[63:0]} ->M\_A\_DIMO\_CKE0 14 M\_B\_DIM0\_CLK\_DDR0 15 M\_B\_DIM0\_CLK\_DDR#0 15 M\_B\_DIM0\_CKE0 15 14 M\_A\_DQ[63:0] « > M\_A\_DQ[63:0] SA\_CK0 SB\_CK0 SA\_CLK#0 AA6 SA\_CKE0 V9 AD2 SB\_CLK#0 SB DQ0 D5 D3 D2 D6 C6 C2 C3 F10 A7 D10 SA\_DQ1 SA\_DQ2 SB\_DQ1 SB\_DQ2 C8 A9 SA\_DQ3 SA\_DQ4 SB\_DQ3 SB\_DQ4 SA\_CK1 AA5 SA\_CLK#1 AB5 SA\_CKE1 V10 ->M\_A\_DIMO\_CLK\_DDR1 14 ->M\_A\_DIMO\_CLK\_DDR#1 14 ->M\_A\_DIMO\_CKE1 14 SB CK1 A8 D9 AD1 R10 SA\_DQ5 SA\_DQ6 SA\_DQ7 SA\_DQ8 SB\_DQ5 SB\_DQ6 SB\_DQ7 SB\_DQ8 SB\_CLK#1 ->M\_B\_DIMO\_CLK\_DDR#1 15 ->M\_B\_DIMO\_CKE1 15 D8 G4 F4 F1 F8 G10 SA\_DQ9 SA\_DQ10 SA\_DQ11 SB\_DQ9 SB\_DQ10 SB\_DQ11 SA\_CK2 AB4 X SA\_CLK#2 AA4 X SA\_CKE2 W9 X SB\_CK2 AB2 X SB\_CLK#2 AA2 X T9 CKE2 T9 X G1 G5 F5 F2 G2 M B DQ1 M B DQ1 M B DQ1 F9 F7 G8 G7 SA\_DQ12 SA\_DQ13 SA\_DQ14 SB\_DQ12 SB\_DQ13 SB\_DQ14 SA CKE2 SA\_DQ14 SA\_DQ15 SA\_DQ16 SA\_DQ17 SB\_DQ14 SB\_DQ15 SB\_DQ16 SB\_DQ17 SA\_CK3 AB3 X SA\_CLK#3 AA3 X SA\_CKE3 W10 SB\_CK3 AA1 X SB\_CLK#3 AB1 X SB\_CKE3 T10 X K4 K5 J7 J8 K10 K9 K1 J1 SA\_DQ18 SA\_DQ19 SB\_DQ18 SB\_DQ19 SA\_DQ19 SA\_DQ20 SA\_DQ21 SA\_DQ22 SA\_DQ23 SA\_DQ24 SA\_DQ25 SA\_DQ25 SA\_DQ27 SA\_DQ28 SA\_DQ29 SA\_DQ29 SA\_DQ29 J9 J10 SB\_DQ19 SB\_DQ20 SB\_DQ21 SB\_DQ22 SB\_DQ23 SA\_CS#0 OAK3 SA\_CS#1 OAL3 OS#2 OAG1 K8 K7 M5 N4 N2 N1 M4 N5 M2 M1 SB\_CS#0 SB\_CS#1 SB\_CS#2 SB\_CS#3 M\_A\_DIM0\_CS#0 14 M\_A\_DIM0\_CS#1 14 M\_B\_DIM0\_CS#0 15 M\_B\_DIM0\_CS#1 15 K2 M8 AE3 AD6 SA\_CS#2 SA\_CS#3 SB\_DQ24 SB\_DQ25 N10 N8 N7 M10 M9 N9 M7 AG6 AH1 🔾 AE6 SB\_DQ26 SB\_DQ27 SB\_DQ28 AH3 AG3 AG2 SA\_ODT0 SA\_ODT1 SA\_ODT2 SA\_ODT3 AH3\_AG3\_AG2\_X AH2\_X SB\_ODT0 SB\_ODT1 SB\_ODT2 SB\_ODT3 SB\_DQ29 SB\_DQ30 M\_B\_DIM0\_ODT0 15 AD4 AD5 SA\_DQ31 SA\_DQ32 SB\_DQ31 SB\_DQ32 AE5 🗙 AG5 AM6 MEMORY SA\_DQ33 SA\_DQ34 SB\_DQ33 SB\_DQ34 MEMORY AK6 AR3 AK5 AH5 SA\_DQ34 SA\_DQ35 SA\_DQ36 SA\_DQ37 SA\_DQ38 SA\_DQ39 SA\_DQ40 SA\_DQ41 AP3 AN3 SB\_DQ35 SB\_DQ36 M\_A\_DQS#[7:0] 14 → 


✓ 


M\_B\_DQS#[7:0] 15 AN3 AN2 AN1 AP2 AP5 AN9 AT5 AT6 SA\_DQS#0 SA\_DQS#1 SA\_DQS#2 SB\_DQ36 SB\_DQ37 SB\_DQ38 SB\_DQ40 SB\_DQ41 SB\_DQS#0 SB\_DQS#1 SB\_DQS#2 SB\_DQS#3 SB\_DQS#4 F3 K6 N3 AN5 AP9 AK12 AJ5 AJ6 AJ8 G6 J3 M6 SA\_DQS#3 SA\_DQS#4 AK8 AL6 AJ9 AK9 AM8 AR12 SA\_DQ42 SA\_DQ43 SA\_DQS#5 SA\_DQS#6 SB\_DQ42 SB\_DQ43 SB\_DQS#5 SB\_DQS#6 SYSTEM SYSTEM AH8 AH9 SA\_DQ43 SA\_DQ44 SA\_DQ45 SA\_DQ46 SA\_DQ47 SA\_DQ48 SA\_DQ49 SA\_DQ50 AM15 AP6 AN8 AP15 M\_B SB\_DQ44 SB\_DQ45 SA DQS#7 SB DQS#7 AL9 AL8 AR6 AR5 SB\_DQ46 SB\_DQ47 AR9 AJ11 AT8 AT9 SB\_DQ47 SB\_DQ48 SB\_DQ49 SB\_DQ50 M\_A\_DQS[7:0] 14 M\_B\_DQS[7:0] 15 AN11 AL12 AM12 SA\_DQS0 SA\_DQS1 SA\_DQS2 SA\_DQS3 SA\_DQS4 SA\_DQS5 SB\_DQS0 SB\_DQS1 SB\_DQS2 SB\_DQS3 SB\_DQS4 SB\_DQS5 C7 G3 F6 K3 .16 SA\_DQ51 SA\_DQ52 SB\_DQ51 SB\_DQ52 N6 AL5 AM9 AM11 M3 AH11 DDR AL11 AP12 DDR AR8 AJ12 AN6 AP8 SA\_DQ53 SA\_DQ54 SB\_DQ53 SB\_DQ54 AK11 M B I AP14 M B I AN12 AJ14 AR11 AM14 AH12 AT11 SA\_DQ55 SA\_DQ56 SA\_DQS6 SA\_DQS7 SB\_DQ55 SB\_DQ56 SB\_DQS6 SB\_DQS7 AH14 AL15 AN14 AR14 SA\_DQ57 SA\_DQ58 SA\_DQ59 SB\_DQ57 SB\_DQ58 AT14 AT12 SB\_DQ59 AL14 SA\_DQ60 SA\_DQ61 SA\_DQ62 SA\_DQ63 M\_A\_A[15:0] 14 SB DQ60 M\_B\_A[15:0] 15 SA\_MA0 SA\_MA1 SA\_MA2 SA\_MA3 SA\_MA5 SA\_MA5 SA\_MA6 SA\_MA7 SA\_MA8 SA\_MA10 SA\_MA11 SA\_MA11 SA\_MA12 SA\_MA13 AK14 AN15 SB\_DQ61 SB\_MA0 AJ15 W1 W2 AR15 SB\_DQ62 SB\_DQ63 SB\_MA1 SB\_MA2 AH15 AT15 SB\_MA3 SB\_MA4 V2 W3 SB\_MA5 SB\_MA6 \_\_AA9 \_\_AA7 \_\_R6\_\_SB\_BS1 \_\_SB\_BS2 AE10 AF10 W6 V1 SB\_MA6 SB\_MA7 SB\_MA8 SB\_MA9 SB\_MA10 SB\_MA11 SB\_MA12 SB\_MA13 14 14 14 M\_A\_BS0 M\_A\_BS1 M\_A\_BS2 SA\_BS0 SA\_BS1 M A AS M A AS M A A M\_B\_BS0 M\_B\_BS1 M\_B\_BS2 R3 AB7 AD8 R1 T1 W4 M B A12 AF8 AB10 M B A13 R5 M B A14 15 M\_B\_CAS# 15 M\_B\_RAS# 15 M\_B\_WE# M\_A\_CAS# S S M\_A\_RAS# S S M\_A\_WE# AD9 AF9 V5 V7 AB8C AB9C SA\_RAS# SA\_WE# SA\_MA14 SA\_MA15 SB\_RAS# SB\_WE# SB\_MA14 SB\_MA15 (GP) (GP) 62.10040.821 62.10040.821 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 BOM\_CTRL BOM\_CTRL 1st = 22.10252.171 1st = 22.10252.171 2nd = 62.10040.821 CPU (DDR) 2nd = 62.10040.821 3rd = 62.10055.551 Document Numbe G48/G58 SC 3rd = 62.10055.551 Date: Friday, February 17, 2012

SSID = CPU CFG2 CFG7 PEG Static Lane Reversal R702 PEG DEFER TRAINING 1KR2J-1-GP R705 1KR2J-1-GP Normal Operation; Lane # OPS CFG2 definition matches socket pin map definition (C) CFG7 PEG Train immediately following xxRESETB de assertion √@∌ 0: PEG Wait for BIOS for training 0:Lane Reversed CFG4 Display Port Presence Strap CPU1E 5 OF 9 R703 1KR2J-1-GP DY IVY-BRIDGE CFG4 ttached to Embedded Display Port VCC\_DIE\_SENSE AH27\_TP713 1 O TPAD14-OP-GP AH26 TP720 TPAD14-OP-GP Enabled; An external Display Port device is TPAD14-OP-GP TP717 @ 1 CFG0 AK28 connected to the Embedded Display Port AK29 AL26 CFG1 AL27 AK26 CFG3 RSVD#AG7 RSVD#AE7 RSVD#L7 AL29 AL30 CFG6 CFG5 PCIE Port Bifurcation Straps AM31 AK2 CFG7 CFG8 RSVD#AK2 AM32 AM30 AM28 R704 FG CFG[6:5] RSVD#W8 W8 × N13M-GE CFG9 CFG10 DY AM28 CFG10 AM26 CFG11 AN28 CFG12 AN31 CFG13 AN26 CFG13 AM27 CFG15 AK31 CFG16 CFG17 1KR2JH-GP x8, x8 - Device 1 function 1 enabled; function 2 disabled RSVD#AT26 RSVD#AM33 RSVD#AJ27 01: Reserved - (Device 1 function 1 disabled; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled RSVD#T8 RSVD#J16 RSVD#H16 RSVD#G16 AJ31 AJ33 AH33 AH33 AH33 RSVD\_NCTF#AR35 RSVD\_NCTF#AT34 RSVD\_NCTF#AT34 RSVD\_NCTF#AT33 RSVD\_NCTF#AP35 RSVD\_NCTF#AP35 AR34. NCTF#AP34 AR34. NCTF#AR34 ×AJ26 RSVD#AJ26 1-0 TP721 TPAD14-OP-GP RESERVED 1 TP723 TPAD14-OP-GP 1 TP724 TPAD14-OP-GP 1 TP725 TPAD14-OP-GP RSVD\_NCTF#AP35 RSVD\_NCTF#AR34 \*\*E25.\*\* RSVD#F23 \*\*E24.\*\* RSVD#F23 \*\*E24.\*\* RSVD#F23 \*\*E24.\*\* RSVD#E24 \*\*E23.\*\* RSVD#E23 \*\*E24.\*\* RSVD#E23 \*\*E24.\*\* RSVD#E23 \*\*RSVD#E23 \*\*RSVD#E23 \*\*E24.\*\* RSVD#E23 \*\*E24.\*\* RSVD#E23 \*\*E24.\*\* RSVD#E33 \*\*E24.\*\* RSVD#E34.\*\* RSVD# RSVD\_NCTF#B34
RSVD\_NCTF#A33
RSVD\_NCTF#A34
RSVD\_NCTF#B35
RSVD\_NCTF#B35 1 0 TP727 TPAD14-OP-GP RSVD\_NCTF#C35 siv RSVD#AJ32 AJ32 AK32 A30 C29 RSVD#A30 RSVD#C29 BCLK\_ITP AM35 CLK\_XDP\_ITP\_P
BCLK\_ITP# AM35 CLK\_XDP\_ITP\_N 1 - O TP718 TPAD14-OP-GP 1 - O TP719 TPAD14-OP-GP X J20 RSVD#J20 RSVD#B18 RSVD\_NCTF#AT2 RSVD\_NCTF#AT1 RSVD\_NCTF#AR1 × J15 RSVD#J15 RSVD\_NCTF#AR1 (P) JV10-CS Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 62.10040.821 BOM\_CTRL CPU (RESERVED) Document Number G48/G58 SC

Date: Friday, February 17, 2012


Sheet





SSID = CPU

AT35 AT32 AT29 AT27 AT25 AT25	VSS1			AJ22
AT32 AT29 AT27 AT25 AT22				
AT29 AT27 AT25 AT22			VSS81	AJ19
AT27 AT25 AT22	VSS2	IVY-BRIDGE	VSS82	AJ16
AT25 AT22	VSS3		VSS83	AJ13
AT22	VSS4 VSS5		VSS84 VSS85	AJ10
	VSS5 VSS6		VSS85 VSS86	AJ7
AT19				A.14
AT16	VSS7 VSS8		VSS87 VSS88	AJ3
AT13	VSS9		VSS89	AJ2
AT10	VSS9 VSS10		VSS89 VSS90	AJ1
AT7	VSS10 VSS11		VSS91	AH35
AT4	VSS12		VSS92	AH34
AT3	VSS13		VSS93	AH32
AR25	VSS14		VSS94	AH30,
AR22	VSS15		VSS95	AH29
AR19	VSS16		VSS96	AH28,
AR16	VSS17		VSS98	AH25
AR13	VSS18		VSS99	AH22.
AR10	VSS19		VSS100	AH19.
AR7	VSS20		VSS101	AH16 AH7
	VSS21		VSS102	
AR2 AP34	VSS22		VSS103	AH4 AG9
AP34 AP31	VSS23		VSS104	AG8
AP31 AP28	VSS24		VSS105	AG8
AP28 AP25	VSS25		VSS106	AG4 AF6
AP22	VSS26		VSS107	AF5
AP19	VSS27		VSS108	AF3
AP16	VSS28		VSS109	AF2
AP13	VSS29		VSS110	AE35
AP10	VSS30 VSS31		VSS111	AE34
AP7	VSS31 VSS32		VSS112 VSS113	AE33
AP4	VSS32 VSS33		VSS113 VSS114	AE32
AP1			VSS114 VSS115	AE31
AN30	VSS34 VSS35		VSS116	AE30
AN27	VSS36		VSS117	AE29
AN25	VSS37	7700	VSS118	AE28
AN22	VSS38	VSS	VSS119	AE27
AN19	VSS39		VSS120	AE26
AN16	VSS40		VSS121	AE9
AN13	VSS41		VSS122	AD7
AN10	VSS42		VSS123	AC9
AN7 AN4	VSS43		VSS124	AC8 AC6
AM29	VSS44		VSS125	AC5
AM25	VSS45		VSS126	AC3
AM22	VSS46		VSS127	AC2
AM19	VSS47		VSS128	AB35
AM16	VSS48 VSS49		VSS129 VSS130	AB34
AM13	VSS49 VSS50		VSS130 VSS131	AB33
AM10	VSS50 VSS51		VSS131	AB32
AM7	VSS52		VSS132 VSS133	AB31
AM4	VSS53		VSS133	AB30
AM3	VSS54		VSS134 VSS135	AB29
AM2	VSS55		VSS136	AB28
AM1	VSS56		VSS137	AB27
AL34	VSS57		VSS138	AB26
AL31	VSS58		VSS139	Y9 .
AL28	VSS59		VSS140	Y8
AL25	VSS60		VSS141	Y6 .
AL22 Al 19	VSS61		VSS142	Y5 Y3
	VSS62		VSS143	
AL16	VSS63		VSS144	Y2 W25
AL13 AL10	VSS64		VSS145	W35 W34
AL10	VSS65		VSS146	W34 W33
AL 4	VSS66		VSS147	W33
AL2	VSS67		VSS148	W31
AK33	VSS68 VSS69		VSS149 VSS150	W30
AK30				W29
AK27	VSS70		VSS151 VSS152	W28
AK25	VSS71 VSS72		VSS152 VSS153	W27
AK22	VSS73		VSS153	W26
AK19	VSS74		VSS154	U9
AK16	VSS75		VSS156	U8
AK13	VSS76		VSS157	U6
AK10	VSS77		VSS158	U5
AK7	VSS78		VSS159	U3
AK4	VSS79		VSS160	U2
AJ25	VSS80			€P
	IVY-1	62.10040.821		




BOM\_CTRL


韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


CPU(VSS)


 Size A3
 Document Number
 G48/G58
 Rev SC


 Date: Friday, February 17, 2012
 Sheet 10 of 103











































SSID = PCH 9 OF 10 PCH1I H46 VSS259 K18 K26 K39 AY42 VSS260 AY46 AY8 VSS161 VSS261 VSS262 B11 B15 K46 VSS163 VSS164 VSS263 VSS264 B19 B23 L18 L2 VSS165 VSS166 VSS265 VSS266 B27 B31 L20 L26 VSS267 VSS268 VSS168 PCH1H 8 OF 10 B35 B39 L28 L36 VSS0 VSS170 VSS270 B7 F45 M12 P16 VSS1 VSSRO VSS172 VSS272 BB12 VSS81 VSS173 VSS273 AA3 AK42 BR16 M18 VSS82 VSS83 VSS174 VSS175 VSS274 VSS275 AA33 AK46 BB20 M22 AA34 AB11 AK8 AL16 BB22 BB24 M24 M30 VSS84 VSS85 VSS176 VSS177 VSS276 VSS277 VSS278 VSS279 VSS5 AB14 AB39 AL17 AL19 BB28 BB30 M32 M34 VSS86 VSS87 VSS7 VSS8 VSS178 VSS179 AB4 AB43 AL2 AL21 BB38 BB4 M38 M4 VSS88 VSS180 VSS280 VSS281 VSS10 VSS89 VSS181 AL23 AL26 AL27 AL31 M42 M46 M8 N18 P30 AB5 BB46 AB7 AC19 BC14 BC18 VSS91 VSS92 VSS283 VSS12 VSS183 VSS284 VSS285 AC2 BC2 VSS14 V/\$\$03 V/SS185 AL33 AL34 AL48 AC21 BC22 VSS94 VSS286 VSS15 VSS186 AC24 AC33 BC26 BC32 N47 P11 VSS287 VSS288 VSS289 VSS290 VSS290 N47 P11 P18 T33 VSS16 VSS95 VSS96 VSS187 VSS188 VSS17 AM11 AM14 AM36 AM39 AC34 AC48 BC34 BC36 VSS18 VSS97 VSS98 VSS189 VSS190 VSS19 BC40 BC42 P40 P43 AD10 VSS20 VSS99 VSS191 VSS291 VSS292 AD11 VSS21 VSS100 VSS101 VSS102 VSS192 AM43 AM45 AD12 BC48 P47 VSS293 VSS294 P47 P7 R2 R48 T12 T31 T37 T4 W34 T46 T47 AD13 BD46 VSS23 VSS194 AM46 AM7 BD5 VSS102 VSS103 VSS104 VSS295 VSS296 AD24 BE22 VSS25 AM7 AN2 AN29 AN3 AN31 AP12 AP19 AP28 VSS196 BE26 BE40 BF10 AD26 VSS104 VSS105 VSS106 VSS107 VSS197 VSS297 VSS26 AD27 VSS297 VSS298 VSS299 VSS300 VSS301 VSS27 VSS198 AD33 VSS28 VSS199 AD34 AD36 BF12 BF16 VSS107 VSS109 VSS110 VSS111 VSS29 VSS30 VSS200 VSS201 AD37 AD38 BF20 BF22 VSS31 VSS32 VSS202 VSS203 VSS302 VSS303 AP30 AP32 AP38 AP4 AD39 BF24 VSS112 VSS113 VSS304 VSS305 BF26 AD4 V11 V17 V26 V27 V29 V31 V36 V39 V43 V7 VSS34 VSS205 AD40 AD42 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 BF28 BD3 VSS306 VSS307 VSS206 VSS36 AP4 AP42 AP46 AP8 AR2 AR48 AT11 AT13 AT18 AT22 VSS207 BF30 BF38 AD43 VSS37 VSS308 VSS309 VSS310 VSS311 VSS312 VSS208 AD45 VSS38 VSS209 AD46 BF40 VSS39 VSS210 AD8 AE2 BF8 VSS40 VSS211 VSS212 BG17 VSS41 AE3 AF10 BG21 BG33 VSS42 VSS121 VSS122 VSS213 VSS214 VSS313 VSS314 AF12 AD14 BG44 BG8 W17 VSS44 VSS45 VSS123 VSS124 VSS315 VSS316 W19 VSS216 AD16 AF16 AT26 AT28 BH11 BH15 VSS46 VSS317 VSS318 W27 VSS47 VSS126 VSS218 AF19 AF24 AT30 AT32 W48 Y12 Y38 Y4 BH17 VSS127 VSS128 VSS219 VSS319 VSS320 BH19 H10 VSS4 VSS220 AF26 AF27 AT34 AT39 VSS221 VSS321 BH27 BH31 VSS130 VSS131 VSS322 VSS323 VSS51 VSS222 AT42 AT46 AT7 AF29 Y42 VSS223 AF31 AF38 BH33 BH35 Y46 Y8 VSS53 VSS54 VSS132 VSS133 VSS224 VSS225 VSS324 VSS325 AF4 AF42 AU24 AU30 BH39 BH43 BG29 N24 VSS55 VSS56 VSS134 VSS135 VSS328 VSS329 VSS227 AF46 AF5 AV16\_ AV20 BH7 D3 AJ3 AD47 VSS57 VSS330 VSS331 VSS137 VSS138 VSS58 VSS229 AF7 AF8 AV24 AV30 B43 BE10 D12 VSS59 VSS333 D16 VSS60 VSS139 VSS231 VSS334 AG19 AV38 D18 VSS232 VSS335 AV4 D22 D24 AG2 G14 VSS62 VSS141 VSS142 VSS233 VSS337 VSS338 AG31 AV43 H16 VSS63 VSS142 VSS143 VSS144 VSS145 AW18 AW2 ^W22 VSS234 AG48 AH11 D26 D30 T36 BG22 VSS64 VSS65 VSS235 VSS236 VSS340 VSS342 AH3 AH36 D32 D34 BG24 C22 VSS66 VSS67 VSS343 VSS344 VSS238 AW22 AW26 D38 D42 AP13. M14 AH39 VSS68 VSS147 VSS148 VSS239 VSS345 VSS346 AH40 VSS69 VSS240 AH42 AW28 D8 VSS240 VSS241 E18 VSS242 AP3 VSS149 VSS150 VSS347 VSS348 VSS70 AW32 AP1 BE16 AH46 VSS71 VSS242 AH7 AW34 E26 AW36 BC16 AJ19 G18 VSS152 VSS153 VSS350 VSS351 VSS73 1/992// AJ21 AW40 G20 VSS245 AJ24 AJ33 AW48 AV11 G26 G28 BJ28 VSS75 VSS76 VSS154 VSS155 VSS246 VSS247 VSS352 AJ34 AK12 AY12 AY22 G36 G48 VSS77 VSS156 VSS157 VSS248 VSS78 VSS249 H12 H18 AY28 VSS79 VSS158 VSS250 VSS251 PANTHER-GP-N H22 VSS251 VSS252 H24 VSS253 H26 VSS254 JV10-CS H30 VSS255 ÷ H32 VSS256 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 H34 F3 VSS257 VSS258 PCH (VSS) PANTHER-GP-NF œ Document Number G48/G58 SC Date: Friday, February 17, 201 Sheet











































































JV10 CS


| 検索的資道 Wistron Corporation 21F, 808, Sec. 1, Nath Tal Wu Nat. Melchillen, Tappel Nate 271, Talena, Robert 271, Tal










































# **Analog Internal Mic**









## **INTERNAL STEREO SPEAKERS**









= Flash.ROM SPI FLASH ROM (8M byte) for PCH 3D3V SPI 3D3V SPI 3D3V S5 R6010 0R0402-PAD SRN4K7J-10-GP C6001 C6002 the same page 23 VCCSPI power DY SPI HOLD 0# 65 SPI\_DIS\_CS# 3D3V\_SPI U600 SIT OR2J-2-GR R6003 VCC 21,27,65 SPI SO R DO/DQ1 NC#7/DQ3 R6001 SPI\_CLK\_R 21,27,65 SPI\_SI\_R 21,27,65 WP#/DQ2 CLK 33R2J-2-GP DI/DQ0 DY EC6002 SC4D7P50V2CN-1GP DY DY EN25Q64-104HIP-GF EC6003 EC6001 SC4D7P50V2CN-1@16 SC4D7P50V2CN-1GP 72.25Q64.C01 DY R6004 2nd = 72.25Q64.F01100R2J-2-GP SSID = RBATTRTC\_PWR ZIFT >>> RTC\_DET# 22 R6005 10MR2J-L-GP 3D3V AUX S5 2N7002K-2-GP 84.2N702.J31 RTC AUX S5 Q6001 SIT 2nd = 84.2N702.W31 +RTC VCC RTC1 RTC PWR **PWR** 2 CH715FPT-R6002 GND C6003 NP1 1KR2J-1-GP NP1 SC1U6D3V2KX-GP NP2 83.R0304.B81 2nd = 83.00040.E81 NP2 JV10-CS BAT-AAA-BA1-54-P04-GP-U1 Width=20mils Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, 緯創資通 62.70001.061 Taipei Hsien 221, Taiwan, R.O.C. 2nd = 62.70001.051 +RTC\_VCC TPAD14-OP-GP TP6002 € Flash(KBC+PCH)/RTC TPAD14-OP-GP AFTP6003 O-Document Number Rev G48/G58 SC Date: Friday, February 17, 2012 Sheet

SSID = USB **USB Ext. port3 power SW** 5V\_\$5 5V\_USB3\_S3 U6101 at least 80 mil **GND** at least 80 mil IN#2 NC#8 IN#3 OUT#7 27,62 USB PWR EN >> OUT#6 ->>> USB\_OC#8\_9 18 DY FLG C8201 SCD1U10V2KX-5GP AP2191MPG-13-GP 74.02191.079 2nd = 74.06288.079 U6101 place near to USBCN3 **USB Ext. port4 power SW** 5V\_\$5 5V\_USB4\_S3 U6102 at least 80 mil GND **GND** at least 80 mil IN#2 NC#8 IN#3 OUT#7 ΕN OUT#6 >>> USB\_OC#2\_3 18 DY FLG C3 SCD1U10V2KX-5GP AP2191MPG-13-GP 74.02191.079 2nd = 74.06288.079 U6102 place near to CDRCN2 JV10-CS Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, 緯創資通 Taipei Hsien 221, Taiwan, R.O.C. **USB2.0 Port Power SW** Document Number G48/G58 Rev SC Date: Friday, February 17, 2012 Sheet






## Bluetooth conn.




#### 20.F1705.006

2nd = 20.F1804.006


3rd = 20.F1571.006



EC6302 put near BLUE1 / all USB put one choke near connector by EMI request







# Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,

Taipei Hsien 221, Taiwan, R.O.C.

**BLUETOOTH** 


Date: Friday, February 17, 2012

Document Number G48/G58

Sheet


Rev

SC





SSID = Wireless


# Mini Card Connector(802.11a/b/g/n)





SSID = Wireless Mini Card Connector(WWAN) (Blanking) JV10-CS 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. (Reserved)WWAN CONN Document Number G48/G58 SC Date: Friday, February 17, 2012

























































FBCLK Termination place on VRAM side








FBCLK Termination place on VRAM side


解的資通 Wiston Corporation State A Nation Corporation State Stat





















+3VS to 3.3V DELAY Transfer



















## Not Update 1V\_VGA\_S0 RT9025 RT8208B VGA\_CORE For Discrete DCBATOUT TPS51116 Adapter ISL95831HRTZ TPS51218 RT9205 DDR\_VREF\_S3 0D75V\_S0 1D5V\_S3 AO4407A Charger 0D85V\_S0 BO24745 JCC\_CORE VCC\_GFXCORE 1D05V\_VTT +AD AO4468 For UMA Battery RT8223B 1D5V\_S0 For Discrete 1D5V\_DDR\_S0 3D3V\_S5 15V\_S5 3D3V\_AUX\_S5 5V\_AUX\_S 5V\_S5 UP7534BRA8 A04468 UP7534BRA8 A04468 SI2301CDS RT9025 5V\_USB1\_S3 3D3V\_S0 5V\_S0 5V\_USB2\_S3 3D3V\_VGA\_S0 +KBC\_PWR 1D8V\_S0 For Discrete I/O Board USB Power CRT Board USB Power G9091 G5285T11U-GP 3D3V\_CARD\_S RT9025 3D3V\_DAC\_S0 1D8V\_VGA\_S0 LCDVDD For Discrete Power Shape JV10-CS Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. Regulator LDO Switch Power Block Diagram Document Number G48/G58 SC Date: Friday, February 17, 2012 Sheet 100



## Thermal Block Diagram

Not Update

## Audio Block Diagram



JV10-CS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title THERMAL/AUDIO BLOCK DIAGRAM

Size Document Number G48/G58
Date: Friday, February 17, 2012 | Sheet 102 of 103

