
ZRI/ZQI Block Diagram




BOM Option

ITEM	DESCRIPTION	MARK
1	LVDS Panel Sku	LVDS@
2	eDP Panel Sku	eDP@
3	VGA Sku	EV@
4	VGA Thames Sku	EV_T@
5	VGA Mars Sku	EV_M@
6	VGA Sku for Thames and Mars stuff different value parts	EV_SP@
7	GPU 128bit Sku	EV_128@
8	GPU 128bit Sku of Special part value change	EV_128SP@
9	USB Charge Functions Sku	CH@
10	No USB Charge Functions Sku	NCH@
11	USB3.0 Re-Driver Sku	RD@
12	No USB3.0 Re-Driver Sku	NRD@
13	Always connect functions Sku	AC@
14	No Always connect functions Sku	NAC@
15	Special part value change or modify for different BOM sku	SP@
16	Key Board Back light Sku	KBL@
17	SSD Sku	SSD@
18	Touch panel Sku	TP@

Page 9 GPIO strap pin

ITEM	DESCRIPTION	MARK
1	Synaptics touch pad	SYNP@
2	ELAN touch pad	ELAN@
3	For UMA Sku	UMA@
4	ELPIDA on board DRAM	ELP@
5	HYNIX on board DRAM	HYN@

Power Sequence



Hudson M3

SMBUS


FCH SMBUS	Pin NO.	SMBUS Function Define
PCLK_SMB PDAT_SMB (+3V)	AD26 AD25	DDR / WLAN
SCLK1 SDATA1 (+3V_S5)	T7 R7	Touch Pad
SMB_EC_CLK (SCLK2) SMB_EC_DAT (SDATA2) (+3V_S5)	H19 G19	EC
SCLK3 SDATA3 (+3VPCU)	G22 G21	Not used
SCL4 SDATA4 (+3V_S5)	J19 K19	Not used


EC

CMDLIC		
KBC SMBUS	Pin NO.	SMBUS Function Define
MBCLK MBDATA (+3VPCU)	70 69	Battery, FCH
APU_SIC_EC APU_SID_EC (+3V_S5)	67 68	APU
GPUT_CLK GPUT_DATA (+3V_GFX)	119 120	GPU
TPCLK TPDATA (+3V)	72 71	Touch Pad

EC	FCH	Device I2C_Device(S)				
I2Ce_1 (M)	I2Cf_2 (M)	Charger	Battery		ALL/S5	
I2Ce_2(M)		APU			ALL	
I2Ce_3 (M)						
	I2Cf_3 (M)	APU			S5	
	I2Cf_1 (M)				S5	
	I2Cf_0 (M)	DDR	WLAN/3G	Image Sensor	so	


EC will Conflict with FCH. Do not mount








Soldermask openings for all bottom side vias/TPs under FS1 M_B_DQ[0..63] [13,14] M_A_DQ[0..63] [12] [13,14] M_B_A[15:0] U48B U48C [12] M_A_A[15:0] F15 M_A_DQ F15 M_A_DQ MA_DATA[0] MA_DATA[1] MA_DATA[2] MA_DATA[3] MB_DATA[0] MB_DATA[1] MB_DATA[2] MB_DATA[3] R29 R32 B17 MA ADDI T30 R28 H19 F19 MA_ADD[2] MA_ADD[3] MA_ADD[4] MB_ADD[2 MB_ADD[3 E14 M_A R26 P32 A16 MB ADDI4 MB DATA[4] P26 MA_ADD[5] MA_ADD[6] P30 MA_ADD[7] MA DATA[4] MA DATA[5] MB ADDIS MB DATAIS MB_DATA[6] MB_DATA[7] MA_DATA[6] D18 M A D0 M33 MB_ADD[6] M32 MB_ADD[7] M32 MB_ADD[8] AB31 MB_ADD[10] A20 MA DATA[7] P29 M28 AB26 MA_ADD[8] MA_ADD[9] MA_ADD[10 G20 M A DQ8 E20 M A DQ9 H23 M A DQ1 G23 M A DQ1 E19 M A DQ1 B22 C22 MA_DATA[8] MA_DATA[9] L32 AB31 MB_DATA[8] MB_DATA[9] M26 M31 M26 M29 MA_ADD[12] MA_ADD[13] MA ADDI11 MA DATA[10] M31 MB_ADD[11]
K32 MB_ADD[12]
AF33 MB_ADD[13] MR ADDI1 MB DATA(10 MA_DATA[10] MA_DATA[11] MA_DATA[12] MB_DATA[10] MB_DATA[11] MB_DATA[12] B21 H20 M_A_DC Δ22 MA_DATA[13] MA_DATA[14] MA_DATA[15] MB_ADD[14] MB_ADD[15] MA ADDI14 MB DATA[13 L27 MA_ADD[15 E22 M A DQ D22 M A DQ [12] M_A_BS#[2..0] [13,14] M_B_BS#[2..0] MB_DATA[14] MB_DATA[15] C24 B25 _AB33 MB_BANK[0] ΔR27 MA BANKIO H25 M_A_DQ16 F25 M_A_DQ17 D28 M_A_DQ18 AA32 MB_BANK[1] MB_BANK[2] MA_DATA[16] MA_DATA[17] MA_DATA[18] MB_DATA[16] MB_DATA[17] MB_DATA[18] [12] M_A_DM[7..0] B28 B31 D29 E23 C18 MB_DM[0] B23 MB_DM[1] C28 MB_DM[2] MA_DM[0] MA_DM[1] MA_DM[2] MA_DATA[19] MA_DATA[20] MA_DATA[21] [13.14] M B DM0 MB_DATA[19] MB_DATA[20] MB_DATA[21] D20 E25 F30 [13,14] M_B_DM1 [13,14] M_B_DM2 D24 D31 MB_DM[2]
AM31 MB_DM[3]
AN30 MB_DM[5] D26 M_A_D D27 M_A_D AK29 MA_DM[3] AL25 MA_DM[5] MA_DATA[22] MA_DATA[23] MB_DATA[22] MB_DATA[23] 113 141 M R DM3 [13,14] M_B_DM4 [13,14] M_B_DM5 C30 G28 M A DQ24 G29 M A DQ25 H27 M A DQ26 AR24 MB_DM[6] AN18 MB_DM[7] AM20 MA DMI6 MA DATA[24] [13.14] M B DM6 MR DATA[24] AM16 MA_DM[7] MA_DATA[25] MA_DATA[26] MA_DATA[27] MB_DATA[25] MB_DATA[26] F33 B18 MB_DQS_H[0] G17 MA_DQS_H[0] [12] M_A_DQSP0 [12] M_A_DQSN0 [12] M_A_DQSP1 [12] M_A_DQSN1 [12] M_A_DQSP2 [13.14] M B DQSP0 MB_DATA[27] [13,14] M_B_DQSP0 [13,14] M_B_DQSN0 [13,14] M_B_DQSP1 [13,14] M_B_DQSN1 [13,14] M_B_DQSP2 H17 MA_DQS_L[0]
F22 MA_DQS_L[0] E28 M F27 M A18 MB_DQS_L[0]


B24 MB_DQS_H[1] MB_DATA[28] B32 MA_DATA[28] C31 MA DATA[29] B24 MB_DQS_H[1]
B30 MB_DQS_L[1]
B29 MB_DQS_L[2]
D32 MB_DQS_L[3]
MB_DQS_L[3]
AM32 MB_DQS_L[3] MB DATA[29] MA DOS LI MA DATA[30] MB_DATA[30] E26 F26 MA_DQS_H[2] H30 MA_DQS_L[2] MA_DQS_L[3] MA_DQS_L[3] MA_DQS_L[3] MA_DQS_H[4] H28 M_A_D MA_DATA[31] MB_DATA[31 [13,14] M B DQSN2 [12] M_A_DQSN2 [12] M A DQSP3 AH29 M A DQ AJ30 M A DQ AM28 M A DQ MA_DATA[32] MA_DATA[33] MA_DATA[34] MB DATA[32] 13.141 M B DQSP3 [12] M_A_DQSN3 [12] M_A_DQSP4 [12] M_A_DQSN4 [13,14] M_B_DQSN3 [13,14] M_B_DQSP4 [13,14] M_B_DQSN4 MB_DATA[33] MB_DATA[34] AM32 MB_DQS_H[4] AP32 AM32 AM33 AN28 MB_DQS_L[4] AB_DQS_L[4] AP29 MB_DQS_L[5] AP24 AR18 AP18 MB_DQS_H[6] MB_DQS_H[6] MB_DQS_H[7] MB_DQS_L[7] AL30 MA_DUS_H[4]
AH25 MA_DQS_L[5]
AJ25 MA_DQS_L[5]
AK20 MA_DQS_L[6]
AL15 MA_DQS_L[6]
AK15 MA_DQS_L[7] VI 30 AM27M A ΔNI31 MA DATA[35] MB DATA[35] M_A_DQSP5 M_A_DQSN5 13,14] M_B_DQSP5 13,14] M_B_DQSN5 MA_DATA[36] MB_DATA[36] AH28 M AK33 MA_DATA[37] MA_DATA[38] MA_DATA[39] MB_DATA[37] Δ.129 AN32 [12] M A DQSP6 [13.14] M B DQSP6 MB_DATA[38] [12] M_A_DQSN6 [12] M_A_DQSP7 [12] M_A_DQSN7 [13,14] M_B_DQSN6 [13,14] M_B_DQSP7 [13,14] M_B_DQSN7 MB_DATA[39] AK26 M A DQ4 AJ26 M A DQ4 AK23 M A DQ4 AL15 MA_DQS_L[7] AP30 MA DATA(40) MR DATAMAN MA_DATA[40] MA_DATA[41] MA_DATA[42] MB_DATA[40] MB_DATA[41] MB_DATA[42] W32 MB_CLK_H[0] W29 [12] M_A_CLKP0 [12] M_A_CLKN0 AP27 [13] M_B_CLKP0 [13] M_B_CLKN0 Y30 A.123 M_A AN26 Y30 MA_CLK_L[0] W26 MA_CLK_H[1] W27 MA_CLK_L[1] MA_DATA[43] MA_DATA[44] MA_DATA[45] V32 MB_CLK_L[0] V32 MB_CLK_H[1] MB_CLK_L[1] MB DATA[43] AM26 M AL26 M AM24 M [12] M_A_CLKP1 [12] M_A_CLKN1 [14] M_B_CLKP1 [14] M_B_CLKN1 MB_DATA[44] MB_DATA[45] AP31 V32 XU32 XU32 XU31 XU31 MB_CLK_L[2] MB_CLK_L[2] MB_CLK_L[3] MB_CLK_L[3] V29 V30 X U26 X U27 MA_CLK_L[2] MA_CLK_L[2] MA_CLK_L[3] AR28 MA DATA[46] MR DATA[46] AL23 M_A MA_DATA[47] MB_DATA[47 AK22 M_A_DQ48 AP25 MA DATA[48] MB DATA(48) AH22 M A D AK19 M A D AH19 M A D AN24 AR22 AP21 MA_DATA[49] MA_DATA[50] MA_DATA[51] MB_DATA[49] MB_DATA[50] MB_DATA[51] [12] M_A_CKE0 [12] M_A_CKE1 MA_CKE[0] MA_CKE[1] [13] M_B_CKE0 [14] M_B_CKE1 H32 MB_CKE[0] MB_CKE[1] K30 AM22M A AL22 M A AJ20 M A AP26 AR26 MA_DATA[51] MA_DATA[52] MA_DATA[53] MA_DATA[54] MB_DATA[52] MB_DATA[53] MB_DATA[54] _AF31 MB0_ODT[0] MB0_ODT[1] AD30 [12] M_A_ODT0 [12] M_A_ODT1 AD30 MA0_ODT[0] [13] M_B_ODT0 [14] M_B_ODT1 AH31 AE32 MB1_ODT[0] MB1_ODT[1] AN22 AG29 MA1_ODT[1] AL19 M_/ MA_DATA[55] MB_DATA[55 AK17 M A D MB_DATA[56] MB_DATA[57] AR20 MA_DATA[56] _AD31_ MB0_CS_L[0] AD26 AJ17 M AK14 M AP19 [12] M_A_CS#0 [12] M_A_CS#1 MAO CS LIO MA DATA[57] [13] M_B_CS#0 [14] M_B_CS#1 AF32 AC32 AG32 MB0_CS_L[1] MB1_CS_L[0] MB1_CS_L[1] AE29 MA0_CS_L[1] MA1_CS_L[0] MA_DATA[58] MB_DATA[58] MB_DATA[59] AB30 AH14 M_A_ AR16 MA DATAI591 AF30 AM18M_A AN20 MA1 CS LI1 MA DATAIGO MR DATAIGO MB_DATA[60] MB_DATA[61] MB_DATA[62] MB_DATA[63] MA_DATA[61] AB29 AB32 [12] M_A_RAS# [12] M_A_CAS# [12] M_A_WE# MA RAS L MA_DATA[62] MA_DATA[63] AH15 N AB32 AD32 AD33 MB_CAS_L MB_WE_L AP17 AD29 AL14 M_A AN16 MA_CAS_L MA_WE_L [13,14] M_B_CAS# [13,14] M_B_WE# H31 [12] M_A_RST# [12] M_A_EVENT# [13,14] M_B_RST# < MR RESET I MA RESET Y31 MB_KEGET_E TP34 -MA_EVENT_L G32 +MEMVREF_CPU O-RICHLAND_APU_BGA813 M VRFF +1.5VSUS - R594 39.2/F_4 +M_ZVDDIO M_ZVDDIO Place close to APU within 1' RICHLAND APU BGA813 +1.5VSUS R227 A10 AJ05757RT01 +MEMVREF_CPU 1K/F 4 **A8** AJ05557UT01 R222 *short_4 AJ053578T01 Α6 R225 C327 1000p/50V_4 1K/F_4 0.47u/6.3V_4 0.1u/10V_4 **Quanta Computer Inc.** PROJECT : ZRI/ZQI Rev A1A APU 2/4(DDR3 MEM I/F) Date: Wednesday, April 24, 2013 Sheet


















REQUIRED STRAPS

	 PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	 ALLOW PCIE Gen2 DEFAULT		USE DEBUG STRAP	non_Fusion CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	 FORCE PCIE Gen1		IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE ENABLED

DEBUG STRAPS

FCH HAS 15K INTERNAL PU FOR PCI_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH PWRGD CKT


[43] VRM_PWRGD 2 RB500V-40_100MA





FCH_PWRGD [5,7]















Thames_M2/ XTAL_LVDS

				Mars USE
Vendor	Vendor P/N	STN B/S P/N	Size	MLPS
	H5TQ2G63DFR-11C (128M*16)	AKD5MGWTW17 * 8	2GB	000
Hynix	H5TC2G63FFR-11C (128M*16)	AKD5MZDTW05 *8	2GB	001
Micron	MT41K256M16HA-107G (256M*16)	AKD5PGSTL05 *8	4GB	011



MLPS

R_pu	R_pd	Bits [3:1]
NC	4.75K	D 000
8.45K	2K	F 001
4.53K	2K	в 010
6.98K	4.99K	011
4.53K	4.99K	100
3.24K	5.62K	101
3.4K	1M	110
4.75K	NC	111

Ra	P/N
2K	CS22002FB19
3.24K	CS23242FB09
3.4K	CS23402FB08
4.53K	CS24532FB08
4.75K	CS24752FB12
4.99K	CS24992FB26
5.62K	CS25622FB18
6.98K	CS26982FB01
8.45K	CS28452FB12
1M	CS51002FB11

Ca	Bits [5:4]	P/N
680nF	00	CH4681K9B00
82nF	01	CH3823K1B00
10nF	10	CH31003KB11
NC	11	

			K FOR STRAP DETAILS ND IF THESE GPIOS ARE USED, ESET	
STRAPS	MLPS	GPIO PIN	DESCRIPTION OF DEFAULT SETTINGS	Default Setting
MLPS_DISABLE	NA	GPIO_28_FDO	Enable MLPS, NA for Thames/Whistler/Seymour 0: Enable MLPS, disable GPIO PINSTRAP 1: Disable MLPS, enable GPIO PINSTRAP	х
TX_PWRS_ENB	PS_1[4]	GPI00	Transmitter Power Savings Enable 0: 50% Tx output swing 1: Full Tx output swing	х
TX_DEEMPH_EN	PS_1[5]	GPIO1	PCIE Transmitter De-emphasis Enable 0: Tx de-emphasis disabled 1: Tx de-emphasis enabled	х
BIF_GEN3_EN_A	PS_1[1]	GPIO2	PCIE Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour) 0: GEN3 not supported at power-on 1: GEN3 supported at power-on	1
BIF_VGA DIS	PS_2[4]	GPIO9	VGA Control 0: VGA controller capacity enabled 1: VGA controller capacity disabled (for multi-GPU)	0
ROMIDCFG[2:0]	PS_0[31]	GPIO[13:11]	Serial RCM type or Memory Aperture Size Select	xxx
BIOS_ROM_EN	PS_2[3]	GPIO22	Enable external BIOS ROM device 0: Disabled 1: Enabled	х
AUD[1] AUD[0]	NA NA	HSYNC VSYNC	00. No suido lundion 10 - Audio fo DP and pM 10 - Audio fo DP and pM 11 - Audio fo DP and pM 12 - Audio for DP and pM 13 - Audio for DP and pM 14 - Audio for DP and pM 15 - Audio for DP and pM 16 - A	xx
CEC_DIS	PS_0[4]	GENLK_VSYNC	Enable CEC function. Reserved for Thames/Whistler/Seymour 0: Disabled 1: Enabled	х
RESERVED RESERVED RESERVED RESERVED AUD_PORT_CONN_PINSTRAP[2] AUD_PORT_CONN_PINSTRAP[1]	PS_1[3] PS_1[2] NA NA PS_3[5] PS_3[4]	GENLK_CLK GPIO8 GPIO21 GENERICC	NOTE: ALLOW FOR PULLUP PADS FOR THE RESERVED STRAPS BUT DO NOT INSTAIL IF THESE GPIOS ARE USEED. THEY MUST KEEP LOW AND NOT CONFLICT DURING R Reserved Reserved Reserved (for Thames/Whistler/Seymour only) STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS 111 = 0 usable endoorist.	
AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[0]	PS_3[4] PS_0[5]	NA NA	111 = 0 usable endpoints 110 = 1 usable endpoints 110 = 1 usable endpoints 100 = 3 usable endpoints 100 = 3 usable endpoints 011 = 4 usable endpoints 010 = 5 usable endpoints 010 = 5 usable endpoints 000 = 6 usable endpoints 000 = 6 usable endpoints are usable	

System Memory Aperture size

GPIO9		GPIO11	GPIO12	GPIO13
BIOSROM		ROMIDCFG0	ROMIDCFG1	ROMIDCFG2
0	128M	0	0	0
0	256M	1	0	0
0	64M	0	1	0
0	32M	1	1	0



+3V_GFX



