


## Pamirs UMA Block Diagram

**Project code : 91.4S401.001**  
**PCB P/N :06228**  
**Revision : SB**



## INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPIO20	Reserved	Weak Internal PULL-DOWN. NOTE: This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h: bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05, VccCL1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL. Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit. (Offset: 3410h: bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up. If sampled low, the Flash Descriptor Security will be overridden. If high, the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap		
ICH_RSVP_Tp3	AZ_DOUT_ICH	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (default)
1	1	Set PCIe port config bit1

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)

Integrated VccSus1_05, VccSus1_5, VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
Integrated VccLAN1_05, VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULT HIGH

No Reboot Strap	
SPKR	LOW = Default High = No Reboot

8.2K PULL HIGH

## INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




## INTEL CRESTLINE STRAP PIN




CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4
CFG 8	Low Power PCI Express	Low Power mode
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode (Lanes number in order)
CFG 16	FSB Dynamic ODT	Disabled
CFG 19	DMI Lane Reserved	Reserved Lane
CFG 20	Concurrent SDVO/PCIe	Only PCIe or SDVO is operation
SDVO_CTRL_DATA	NO SDVO Card Present	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LL(00)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	



<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Table of Content		
Size A3	Document Number	Rev
Pamirs		SC
Date: Wednesday, November 08, 2006		
Sheet 2 of 41		











Mid Frequncd  
Decoupling







D

C

B



A

D

C

B

A




<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
CRESTLINE(2/6)-DDR2 A/B CH	
Size	Document Number
A3	Pamirs
Date:	Monday, December 18, 2006
Sheet	8
of	41
Rev	SC



For Crestline : 2.4 Kohm  
For Calero : 1.5Kohm



FOR Calero: 255 ohm  
Crestline: 1.3k ohm

1D05V\_S0

2

3

PEG\_COMP1

PEG\_COMP0

PEG\_RX#0

PEG\_RX#1

PEG\_RX#2

PEG\_RX#3

PEG\_RX#4

PEG\_RX#5

PEG\_RX#6

PEG\_RX#7

PEG\_RX#8

PEG\_RX#9

PEG\_RX#10

PEG\_RX#11

PEG\_RX#12

PEG\_RX#13

PEG\_RX#14

PEG\_RX#15

PEG\_TX#0

PEG\_TX#1

PEG\_TX#2

PEG\_TX#3

PEG\_TX#4

PEG\_TX#5

PEG\_TX#6

PEG\_TX#7

PEG\_TX#8

PEG\_TX#9

PEG\_TX#10

PEG\_TX#11

PEG\_TX#12

PEG\_TX#13

PEG\_TX#14

PEG\_TX#15

PEG\_TX#0

PEG\_TX#1

PEG\_TX#2

PEG\_TX#3

PEG\_TX#4

PEG\_TX#5

PEG\_TX#6

PEG\_TX#7

PEG\_TX#8

PEG\_TX#9

PEG\_TX#10

PEG\_TX#11

PEG\_TX#12

PEG\_TX#13

PEG\_TX#14

PEG\_TX#15

PEGCOMP trace  
width and spacing  
is 20/25 mils.

## Strap Pin Table

CFG[2:0] FSB Freq select

CFG5 (DMI select)

CFG6

CFG7 (CPU Strap)

CFG8 (Low power PCIE)

CFG9  
(PCIE Graphics Lane Reversal)

CFG[11:10]

CFG[13:12] (XOR/ALLZ)

CFG[15:14]

CFG16 (FSB Dynamic ODT)

CFG[18:17]

SDVO\_CTRLDATA

CFG19(DMI Lane Reversal)

CFG20(PCIE/SDVO concurrent)

010 = FSB 800MHz  
011 = FSB 667MHz  
Others = Reserved

0 = DMI x 2  
1 = DMI x 4 \*

Reserved

0 = Reserved  
1 = Mobile CPU \*

0 = Normal mode  
1 = Low Power mode \*

0 = Reverse Lane  
1 = Normal Operation \*

Reserved

00 = Reserved  
01 = XOR Mode Enabled  
10 = All Z Mode Enabled  
11 = Normal Operation (Default)\*

Reserved

0 = Disable  
1 = Enable \*

Reversed

0 = No SDVO Device Present \*  
1 = SDVO Device Present

0 = Normal Operation \*  
(Lane number in Order)  
1 = Reverse lane

0 = Only PCIE or SDVO is operational \*  
1 = PCIE/SDVO are operating simu.

<Core Design>

緯創資通

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Pamirs

Date: Monday, December 18, 2006


Sheet 9 of 41

CRESTLINE(3/6)-VGA/LVDS/TV

Rev

SC





U16I 9 OF 10

A13	VSS	AW24
A15	VSS	AW29
A17	VSS	AW32
A24	VSS	AW5
AA21	VSS	AW7
AA24	VSS	AY10
AA29	VSS	AY24
AB20	VSS	AY37
AB23	VSS	AY42
AB26	VSS	AY43
AB28	VSS	AY45
AB31	VSS	AY47
AC10	VSS	AY50
AC13	VSS	B10
AC3	VSS	B20
AC39	VSS	B24
AC43	VSS	B29
AC47	VSS	B30
AD1	VSS	B35
AD21	VSS	B38
AD26	VSS	B43
AD29	VSS	B46
AD3	VSS	B5
AD41	VSS	B8
AD45	VSS	BA1
AD49	VSS	BA17
AD5	VSS	BA18
AD50	VSS	BA2
AD8	VSS	BA24
AE10	VSS	BB12
AE14	VSS	BB25
AE6	VSS	BB40
AE20	VSS	BB44
AE23	VSS	BB49
AE24	VSS	BB8
AF31	VSS	BC16
AG2	VSS	BC24
AG38	VSS	BC25
AG43	VSS	BC38
AG47	VSS	BC40
AG50	VSS	BC51
AH3	VSS	BD13
AH40	VSS	BD2
AH41	VSS	BD28
AH7	VSS	BD45
AH9	VSS	BD48
AJ11	VSS	BD5
AJ13	VSS	BE1
AJ21	VSS	BE19
AJ24	VSS	BE23
AJ29	VSS	BE30
AJ32	VSS	BE42
AJ43	VSS	BE51
AJ45	VSS	BE8
AJ49	VSS	BF12
AK20	VSS	BF16
AK21	VSS	BF36
AK26	VSS	BG19
AK28	VSS	BG2
AK31	VSS	BG24
AK51	VSS	BG29
AL1	VSS	BG39
AM11	VSS	BG48
AM13	VSS	BG5
AM3	VSS	BG51
AM4	VSS	BH17
AM41	VSS	BH30
AM45	VSS	BH44
AN1	VSS	BH46
AN38	VSS	BH8
AN39	VSS	BJ11
AN43	VSS	BJ13
AN5	VSS	BJ38
AN7	VSS	BJ4
AP4	VSS	BJ42
AP48	VSS	BJ46
AP50	VSS	BK15
AR11	VSS	BK17
AR2	VSS	BK25
AR39	VSS	BK29
AR44	VSS	BK36
AR47	VSS	BK40
AR7	VSS	BK44
AT10	VSS	BK6
AT14	VSS	BK8
AT41	VSS	BL11
AT49	VSS	BL13
AU1	VSS	BL19
AU23	VSS	BL22
AU29	VSS	BL37
AU3	VSS	BL47
AU36	VSS	C12
AU49	VSS	C16
AU51	VSS	C19
AV39	VSS	C28
AV48	VSS	C29
AW1	VSS	C33
AW12	VSS	C36
AW16	VSS	C41

U16J 10 OF 10









C46	VSS	W11
C50	VSS	W39
C7	VSS	W43
D13	VSS	W47
D24	VSS	W5
D3	VSS	W7
D32	VSS	Y13
D39	VSS	Y2
D45	VSS	Y41
D49	VSS	Y45
E10	VSS	Y49
E16	VSS	Y5
E24	VSS	Y50
E28	VSS	Y11
E32	VSS	P29
E47	VSS	T29
F19	VSS	T31
F36	VSS	T33
F4	VSS	R28
F40	VSS	
F50	VSS	
G1	VSS	
G13	VSS	
G16	VSS	AA32
G19	VSS	AB32
G24	VSS	AD32
G28	VSS	AE28
G29	VSS	AF29
G33	VSS	AT27
G42	VSS	AV25
G45	VSS	H50
G48	VSS	
GB4	VSS	
H24	VSS	
H28	VSS	
H4	VSS	
H45	VSS	
J11	VSS	
J16	VSS	
J2	VSS	
J24	VSS	
J28	VSS	
J33	VSS	
J35	VSS	
J39	VSS	
K12	VSS	
K47	VSS	
K8	VSS	
L1	VSS	
L17	VSS	
L20	VSS	
L24	VSS	
L28	VSS	
L3	VSS	
L33	VSS	
L49	VSS	
M28	VSS	
M42	VSS	
M46	VSS	
M49	VSS	
M5	VSS	
M50	VSS	
M9	VSS	
N11	VSS	
N14	VSS	
N17	VSS	
N29	VSS	
N32	VSS	
N36	VSS	
N39	VSS	
N44	VSS	
N49	VSS	
N7	VSS	
P19	VSS	
P2	VSS	
P23	VSS	
P3	VSS	
P50	VSS	
R49	VSS	
T39	VSS	
T43	VSS	
T47	VSS	
U41	VSS	
U45	VSS	
U50	VSS	
V2	VSS	
V3	VSS	







VSS

GP

<Core Design>

Title		Wistron Corporation	
Size		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
A3		CRESTLINE(6/6)-PWR/GND	
Date: Monday, December 18, 2006		Pamirs	
Sheet 12		Rev SC	
of 41			








# CRT I/F & CONNECTOR

Layout Note:  
Place these resistors  
close to the CRT-out  
connector




Layout Note:

\* Must be a ground return path between this ground and the ground on the VGA connector.


Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





## TV OUT CONN


connector



Place this 2 resistors  
close to the TV-out  
connector



5V @ ext. CRT side



<Core Design>

緯創資通







Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

CRT/TV Connector			
Size A3	Document Number Pamirs	Rev SC	
Date: Friday, December 15, 2006	Sheet 15	of 41	

# LED / INVERTER INTERFACE

## LCD/INV CONN



<Core Design>


緯創資通

Wistron Corporation










21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

LCD/Inverter Connector			
Title	Document Number	Pamirs	Rev SC
Size Custom			
Date: Tuesday, December 19, 2006	Sheet 16	of 41	

# Docking Connector



## Hsync & Vsync level shift




S0 = 4V  
S3 = 2.5V  
S5 = 0V


<Core Design>

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Board to board conn/ Docking		
Size	Document Number	Rev
A3	Pamirs	SC
Date: Friday, December 15, 2006		
Sheet 17 of 41		




0921 P/N CHANGE TO 71.0ICH8.M08




A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *




Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *




<Core Design>














# SATA HD Connector





# CD-ROM CONNECTOR



# USB PORT




High limit under 2.5 mm




<Core Design>







# Mini Card Connector

## Mini Card Connector 1(WWAN)



# Mini Card Connector 2(802.11a/b/g)



<Core Design>

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**MINI CARD CONN.**

Size  
A3

Document Number

**Pamirs**


Rev

**SC**

Date: Tuesday, December 19, 2006

Sheet 26 of 41










- ```
PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW
```



Place them Near to Chip



<Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LAN connector/NEW CARD/SIM**

Size


|                 |  |
|-----------------|--|
| Document Number |  |
|-----------------|--|










## Pamirs


Rev

Date: Wednesday, December 20, 2000

Sheet 28 of 41







# CAMERA

## Internal KeyBoard Connector



31 KROW[1..8] <<< <<<  
31 KCOL[1..16] <<< <<<

Keyboard matrix ( from vendor )


|            | US | Eur | Jap |
|------------|----|-----|-----|
| MATRIXID1# | 0  | 1   | 0   |
| MATRIXID2# | 0  | 0   | 1   |










## TouchPad Connector



## TOUCH-PAD SWITCH



# Blue thumb







**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


**KeyBoard-CONN**

Size A3 Document Number Rev  
Date: Tuesday, December 19, 2006 Sheet 32 of 41







## 5V\_AUX\_S5 TO 5V\_S5




## TPM 1.2



## Run Power





## Finger Printer



<Core Design>

|                                 |                 |                                                                                                             |  |
|---------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------|--|
| <b>緯創資通</b>                     |                 | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
| Title                           |                 |                                                                                                             |  |
| <b>PWRPLANE&amp;RESETLOGIC</b>  |                 |                                                                                                             |  |
| Size                            | Document Number | Rev                                                                                                         |  |
| A3                              |                 | <b>SC</b>                                                                                                   |  |
| Date: Monday, December 18, 2006 |                 | Sheet 34 of 41                                                                                              |  |





|          | GND                  | VREF2                 | FLOAT                | V5FILT               |
|----------|----------------------|-----------------------|----------------------|----------------------|
| SKIPSEL  | AUTOSKIP             | AUTOSKIP / FAULTS OFF | PWM                  | PWM                  |
| COMP     | N/A                  | N/A                   | CURRENT MODE         | D-Cap MODE           |
| TONSEL   | 380k/CH1<br>590k/CH2 | 290k/CH1<br>440k/CH2  | 220k/CH1<br>330k/CH2 | 180k/CH1<br>280k/CH2 |
| VFB1     | N/A                  | not use               | ADJ.                 | 5V Fixed Output      |
| VFB2     | N/A                  | not use               | ADJ.                 | 3.3V Fixed Output    |
| EN1, EN2 | switcher OFF         | not use               | Switchchr ON         | Switcher ON          |
| EN3, EN5 | LDO OFF              | not use               | LDO ON               | VREG3 on             |

**Vout=1V\* (R1+R2) / R2**


For TPS51120,  
Vout=5V


1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.











## Adaptor in to generate DCBATOUT



## BATTERY CONNECTOR



<Core Design>

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                 |                 |                |  |
|---------------------------------|-----------------|----------------|--|
| Title                           |                 | AD/BATT CONN   |  |
| Size                            | Document Number | Rev            |  |
| A3                              |                 | SC             |  |
| Date: Friday, December 15, 2006 |                 | Sheet 40 of 41 |  |

