

UMA & Optimus Schematics Document

Sandy Bridge

Intel PCH

2010-10-27


REV: -1

DY :None Installed

UMA:UMA platform installed

OPS:Optimus

Size Document Number LA470 Sheet 1 of 103



PCH S	trapping Huron	n River Schematic Checklis	B st Rev.0_7	Pr	
Name		chematics Notes		Pi	
SPKR	Reboot option at powe				
	Default Mode: Interna No Reboot Mode with T - 10-kΩ weak pull-up	CO Disabled: Connect to Vcc3_3	with 8.2-kΩ	CF	
INIT3_3V#	Weak internal pull-up	Weak internal pull-up. Leave as "No Connect".			
GNT3#/GPIC		ty is not available on Mobile.		CF	
GNT2#/GPIC GNT1#/GPIC	051 Pull-up resistors are				
SPI_MOSI	Enable Danbury: Connec	ct to Vcc3_3 with 8.2-k? weak pu	ıll-up resistor.	CF	
511_1.051	Disable Danbury Left f	floating, no pull-down required.			
		ct to +NVRAM_VCCQ with 8.2-kohm pull-up resistor [CRB has it pu	ılled up		
NV_ALE	with 1	l-kohm no-stuff resistor]		CF	
	Disable Danbury Leave	floating (internal pull-down)			
NC_CLE	DMI termination volta	ge. Weak internal pull-up. Do n	ot pull low.		
		iptor Security will be overridd			
	then it will also dis	when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features.			
HAD_DOCK_E /GPIO[33]	Platform design shoul the desired settings	High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak			
	pull-down in order to	avoid asserting HDA_DOCK_EN# i	nadvertently.	1D81 1D51 1D01	
		1-kohm pull-down for FD Overrid or DA_DOCK_EN# which is only end		0D85	
	strapping functions.			VCC_ VCC_ 1D8V	
HDA_SDO	Weak internal null-do	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.			
HDA_SYNC		Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.			
		ypto Transport Layer Security (= =	5V_U	
GPI015 confidentiality High (1) - Intel ME Cr suite with confidentiality Note: This is an un-muxed signal.		iality	Layer Security (TLS) cipher	DDR_	
	This signal has a wea	k internal pull-down of 20 kohm	which is enabled when PWROK is low.	BT+ DCB/	
	Sampled at rising edg CRB has a 1-kohm pull	e of RSMRST#. -up on this signal to +3.3VA ra	il.	5V_S 5V_A	
	GPIO8 on PCH is the I	ntegrated Clock Enable strap an	d is required to be pulled-down	3D3/	
GPIO8	using a 1k +/- 5% res	using a lk +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is			
		Default = Do not connect (floating)			
GPIO27	analog rails. No nee	High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit.			
	Low (0) = Disables t circuits for analog	the VccVRM. Need to use on-board rails.	l filter	3D37	
			USB Table	_	
			Pair Device		
PCIE	Routing		0 Touch Panel / 3G SIM		
		•	1 USB Ext. port 1 (HS)		
LANE1	Mini Card2(WWAN	b	2 Fingerprint		
		Í 	3 BLUETOOTH		
LANE2	Onboard LAN	SATA Table	4 Mini Card2 (WWAN) 5 CARD READER		
LANE3	Card Reader	SATA	5 CARD READER		

Pin Name		Oping Huron River Schematic Checklist Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1,	1
CFG[4]		Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de asser 0: PEG Wait for BIOS for training	tion

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D8V_S0 1D5V_SV 1D05V_VTT 0D85V_S0 VCC_CORE VCC_CORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

LANE1	Mini Card2(WWAN)	
LANE2 Onboard LAN		SAI	'A I
LANE3	Card Reader		
LANE4	Mini Card1(WLAN	Pair	
LANE5	USB3.0	О	HDD1
LANE6	Intel GBE LAN	1 2	HDD2 N/A
LANE7	Dock	3	N/A
	Tree Cont	4	ODD
LANE8	New Card	5	ESAT

A Table
SATA
Device
HDD1
HDD2
N/A
N/A
ODD
ESATA

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	x
7	x
8	USB Ext. port 4 / E-SATA /US
9	USB Ext. port 2
10	USB Ext. port 3
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

	SMBus ADDRESSES			
	I ² C / SMBus Addresses Device	Ref Des	HURON RIVER ORB Address Hex Bus	
	EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
	EC SMBus 2 PCH eDP		SMLl_CLK/SMLl_DATA SMLl_CLK/SMLl_DATA SMLl_CLK/SMLl_DATA	5.
B CHARGER	PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	itte


5.4KZ01.S18G S19G





Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Table of Content


SSID = CPŬ Signal Routing Guideline: PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG ICOMPI & PEG RCOMPO keep W/S=4/15 mils and routing length less than 500 mils. 1D05V_VTT CPU1A 1 OF 9 ∅ 24D9R2F-L-GP PEG_ICOMPI J22 PEG_IRCOMP_R R401 1 PEG_ICOMPO PEG_RCOMPO PEG_RCOMPO SANDY 19 DMI_TXN[3:0] >> DMI RX#0 B25 DMI_RX#1 DMI_RX#1 DMI_RX#2 PEG RYNIO 151 PEG_RXN[0..15] 83 K33 PEG_RXN15 M35 PEG_RXN14 L34 PEG_RXN13 J35 PEG_RXN12 DMI_RX#3 PEG_RX#0 19 DML_TXP[3:0] >> PEG_RX#1 B28 DMI BYO PEG_RX#2 B26 DMI RY1 PEG RY#3 PEG_RX#4 J32 A24 DMI PEG_RX#4
PEG_RX#5
PEG_RX#6
PEG_RX#6 B23 DMI RX3 PEG_RX#6
PEG_RX#7
PEG_RX#8
PEG_RX#9
PEG_RX#9 19 DMI_RXN[3:0] << DMI TX#0 E22 DMI_TX#1 F21 DMI_TX#2 PEG_RX#10 E34 PEG_RXI D21 DMI_TX#3 PEG_RX#10
PEG_RX#11
PEG_RX#11
PEG_RX#12
PEG_RX#13
PEG_RX#13
PEG_RX#13
PEG_RX#13 19 DMI_RXP[3:0] G22 DMI TX0 D22 PEG_RX#14 PEG_RX#14 PEG_RX#15 DMI_TX1 F20 C21 DMI_TX2 ΰ PEG_RXP[0..15] PEG_RX0 J33 PEG_RXP15 PEG_RX1 L35 PEG_RXP14 PEG_RX2 PEG_RXP13 PEG_RXP12 PEG_RX3 PEG_RXP12 PEG_RXP[0..15] 83 Ħ 19 FDI_TXN[7:0] < GRAPI FDI0_TX#0 PEG_RX3
PEG_RX4
PEG_RX5
PEG_RX6
PEG_RX6
PEG_RX7
PEG_RX8
PEG_RX7
PEG_RX8
PEG_RX7
PEG_RX8
PEG_RX7
PEG_RX8 H19 FDI0_TX#1 E19 FDIO_TX#1 F18 FDIO TX#3 겁 B21 FDI1_TX#0 FDI1_TX#1 C20 124 FDI1_TX#2 E17 PEG_RX10 F32 PEG_RXPE PEG_RX11 D34 PEG_RXP2 PEG_RX12 E31 PEG_RXP2 PEG_RX13 C33 PEG_RXP2 PEG_RX14 B32 PEG_RXP1 FDI1 TX#3 19 FDI_TXP[7:0] << 田 FDI0 TX0 G19 Ø FDI0_TX1 FDI0_TX2 PEG_TXNI0..151 E20 >>> PEG_TXN[0..15] 83 RES G18 e_1 FDIO_TX3 FDI1_TX0 PEG_TX#0 M29 PEG_C TXN15
PEG_TX#1 M32 PEG_C TXN14
PEG_TX#2 M31 PEG_C TXN14
PEG_TX#3 L32 PEG_C TXN12
PEG_TX#4 L29 PEG_C TXN11 C401 1 C402 1 C403 1 C404 1 C405 1 B20 C19 SCD1U10V2KX-5GF SCD1U10V2KX-5GF FDI1_TX1 Int D19 FDI1 TX2 EXP FDI1_TX3 PEG. TAM 29 PEG. C TMM!
PEG. TXM 431 PEG. C TMM!
PEG. TXM 530 PEG. C TMM!
PEG. TXM 528 PEG. C TMM
PEG. TXM 300 PEG. C TMM
PEG. TXM 328 PEG. C TMM
PEG. TXM 429 PEG. C TMM
PEG. TXM 627 PEG. C TMM
PEG. TXM 628 PEG. C TMM SCD1U10V2KX-5GI SCD1U10V2KX-5GI J17 FDI1_FSYNC C407 1
C408 1
C409 1
C410 1
C411 1
C412 1
C413 1
C414 1
C415 1
C416 1 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP 19 FDI_FSYNC1 H20 19 FDI INT FDI_INT H Note: 19 FDL LSYNCO J19 FDI0_LSYNC H17 FDI1_LSYNC EDP_ICOMPO and EDP_COMPIO should not be left 19 FDI_LSYNC1 floating. PEG_TX#15 PEG_TXPI0..151 SCD1U10V2KX-5GI R402 1 _ _ _ _ 24D9R2F-L-GP A18 EDP_COMPIO 1D05V VTTO >>> PEG_TXP[0..15] 83 M28 PEG C TXP1: M33 PEG C TXP1: M30 PEG C TXP1: A17 FDP ICOMPO PEG TX0 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP R403 PEG_TX1 Signal Routing Guideline: Do Not Stuff ÔΥ EDP_ICOMPO keep W/S=12/15 mils and routing SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP C420 1 C421 1 C422 1 C423 1 C424 1 C425 1 C426 1 C426 1 C15 EDP_AUX EDP_AUX# length less than 500 mils. EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils. × C17 × F16 EDP_TX0 EDP_TX1 PEG_TX9
PEG_TX10
PEG_TX10
PEG_TX11
PEG_TX12
PEG_TX12
PEG_TX14
PEG_ PEG_TX9 H28 C16 EDP_TX2 SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP SCD1U10V2KX-5GP G15 EDP_TX3 If HPD is disabled while eDP interface is still enabled, × C18 EDP_TX#0 EDP_TX#1 connect it to CPU VCCIO via a 10-k ohm pull-up resistor on the motherboard. This signal can be left as D16 F15 PEG_TX15 D25 EDP_TX#2 EDP_TX#3 no connect if entire eDP interface is disabled. (GP) 62.10055.421 2ND = 62.10040.771 NOTE. Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort. 55.4KZ01.S18G S19G **Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CPU (PCIE/DMI/FDI) -1 **LA470** Sheet 4








































Date: Thursday, November 04, 201




























































55.4KZ01.S18G S19G

線創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipel Hsien 221, Taiwan, R.O.C. Title DCIN_JACK Size Document Number LA470 Rev -1




DY ???

55.4KZ01.S18G S19G


	緯創資	Wistron Co 21F, 88, Sec. 1, Hsin Tai V Taipei Hsien 221, Taiwan,										
BATT_CONN												
ize	Document Number	I A470	Rev									


-1


LA470





SSID = PWR.Plane.Regulator_5v3p3v
















Vout=0.704V*(R1+R2)/R2


	緯創資通 Wistron Corpor 21F, 88, Sec.1, Hsin Tai Wu Rd., It Taipei Hsien 221, Taiwan, R.O.C.											
Title	TPS51218_1D05V											
Size	Document Number				Rev							
Date:	Thursday, November 04, 2010	Sheet	45	of	103							



RT9026 for 0D75V_S3





A Wistron Corporation 21f, 88, Sec.1, Hsin Tai Wi Rd, Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



State Document Number LA470

Date: Thursday, November 04, 2010 Sheet 47 of 103







R4911


100KR2J-1-GP


-1





(Blanking) 55.4KZ01.S18G S19G Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. eDP Rev -1 A3 LA470
Date: Inursday, November 04, 2010







SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.




55.4KZ01.S18G S19G




SSID = SATA


SATA HDD Connector




ODD Connector




SATA Zero Power ODD






Date: Thursday, November 04, 2010



INTERNAL STEREO SPEAKERS

Port G



St. AKZ01.518G S19G


Wistron Corporation
21f, 88, Sect. 1 Hein Tal You Rd. Hischal,
Tapier Hein 22f, Tawara, R.O.C.

File


MIC/SPEAKER/AUDIO JACK
Stat


Cocument Number
LA470
Date: Thurstolly, Novembed etc. 2010 | Sheet | So of | 103

LAN Connector












(Blanking) 55.4KZ01.S18G S19G Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. USB 3.0 Port Rev -1 Date: Inursday, November 04, 2010








SSID = Wireless Mini Card Connector(802.11a/b/g/n) Do Not Stuff Do Not Stuff 19,31,66 PCIE_WAKE# >>> R6504~R6509 close to Debug connector LPC_AD0 21,27,71 LPC_AD1 21,27,71 LPC_AD2 21,27,71 LPC_AD3 21,27,71 LPC_FRAME#21,27,7 20 CLK_PCIE_WLAN_REQ# < < <-20 CLK_PCIE_WLAN# >> PCH_SMBCLK 14,15,20,66
PCH_SMBDATA 14,15,20,66 20 PCIE_TXN2 20 PCIE_TXP2 -<<<cr>CLK_PCI_LPC 18,71 Do Not Stuff DY 20.F1286.052 2nd = 62.10043.841 +3V_MINI_WLAN -1_1027 C6502 C6503 ~ @®₽



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. MINICARD(WLAN)/ITP CONN LA470
Date: Thursday, November 04, 2010 -1










Internal KeyBoard Connector

─ < < < KROW[0..7] 27


->>> KCOL[0..15] 27





* Membrane Pin Out Top View :


20100705


PIN #	7	11	13	18	14	10	17	15	16	4	23	22	19	20	21	24	12	1	8	9	5	6	3	2
As-sign	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9	D 10	D 11	D 12	D 13	D 14	D 15	D 16	S 1	S 2	S 3	S 4	S 5	S 6	S 7	S 8






























G-Sensor




STMicro LIS34AL: 74.00034.0BZ ADXL335 : 74.00335.0BZ


	ADXL322	
	LIS244AL	No Accel
	LIS34AL	
R530	NO_ASM	ASM
R509	ASM	ASM
All other	ASM	NO_ASM


Layout Comment :
(1) Place C483, C484, Q46, R528, R530, C479, C476, R509, R508 close to U55.
(2) Avoid routing under DCDC switching area.





	緯創資通	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.				
Title	G-Se	nsor				
Size	Document Number				Rev	
Custom	LA47	0			-1	
Date:	hursday, November 04, 2010	Sheet	79	of	103	
















on place on VRAM side


| Response | Response

Section 2 and 5 an






Size Document Number GA 2010 Bies Transday, November GA 2010 Bees Transday, November GA 2010



FB CMD mapping Mode D-N12x



DG requires 4x0.1uF and 8x1.0uF per VRAM chip



VIDEO FRAME BUFFER PORT A

緯創資通 Wis Tapel H

55 4K701 S18G S19G


Wistron Corporation
21F, 88, Sec. 1, Hein Tai Wu Rd., Heichih,
Teinei Heine 221, Teiwen R. O.C.


VRAM CHANNEL-A


Size Document Number


A2 LA470


LA470















VIDEO FRAME BUFFER PORT C

緯創資通


Wistron Corporation 21F, 88, Sec. 1, Hain Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.


VRAM CHANNEL-C

Size Document Number A2 LA470



+3VS to 3.3V_DELAY Transfer






S5.4KZ01.S18G S19G


Wistron Corporation
21F, 88, Sec. 1, Hein Tel Wu Rd., Heidrah,
Taipel Heiner 221, Tabern, R.O.G.


Fille DISCRETE VGA POWER

Size Document Number LA470 Rev
-1
Dete: Thurndow, November 04, 2010 Sheet 93 of 103





(Blanking) 55.4KZ01.S18G S19G Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. CRT_Switch Rev -1 Date: Inursday, November 04, 2010






Intel-Power Up Sequence (DC mode) (AC mode) red word: KBC GPIO PCH_RTCRST# +3.3V_RTC_LDO KBC GPIO36 control KBC PWRBTN EC# GPIO3 +5V_ALW EC_ENABLE# (GPIO51) keep low +3.3V ALW +5VALW PCH VCC5REFSUS +3.3V_ALW TPS51125 to KBC GPIO46 3V_5V_POK PCH to KBC GPI94 +5VALW PCH VCC5REFSU +15V_ALW KBC GPIO43 to PCH TPS51125 to KBC GPIO46 PCH to KBC GPIO00 KBC GPO84 to PCH PCH_SUSCLK_KBC KBC GPIO43 to PCH PCH to KBC GPI001 Press Power button KBC_PWRBTN_EC# GPIO3 KBC GPO84 to PCH PM_SLP_S4# PM_SLP_S3# KBC GPO16 to LAN PM_LAN_ENABLE PM SLP S4# PM_SLP_S3# KBC GPO16 to LAN +1.5V_SUS +V_DDR_REF(0.9V) +5V RUN +V_DDR_REF(0.9V +5V_RUN & +3.3V_RUN need meet 0.7V difference +5V_RUN KBC GPIO71 to RT8208B +1.5V_RUN +1.8V_RUN KBC GPIO30 to APL5930 KBC GPI071 to RT8208B +1.0V_RUN_VGA(Discrete only) KBC GPIO66 to APL5930 KBC GPIO30 to APL5930 1.8V_VGA_RUN_EN(Discrete only +1.8V_RUN_VGA(Discrete only) KBC GPIO66 to APL5930 KBC GPI95 TPS51218 to KBC GPI34 1.5CPU_1.05VTT_PWRGD(after delay 1ms GPI96-VDDPWRGOOD_EC output for s3 reduction +0.75V_DDR_VTT TPS51218 to KBC GPI34 H_VTTPWRGD +0.75V_DDR_VTT H_VTTPWRGD +1.05V_VTT CPU to TPS51611 GFX_VR_EN(UMA only) UMA GFX CORE Power CPU to TPS51611 UMA GFX CORE Power +CPU_GFX_CORE(UMA only) KBC GPO53 to ISL62883 CPU CORE Power KBC GPO53 to ISL62883 - CPU CORE Power ISL62883 to CLOCKGEN CLK_CPU_BCLK CLKIN_BCLK(from CK505) stable ISL62884 to KBC GPO14 ISL62883 to CLOCKGEN ISL62884 to KBC GPO14 L _ _ T46 >5ms Delay 10r 3ms< T47 <20ms KBC GPIO47 to PCH PM_DRAM_PWRGD (for S3 Reduction) +1.5V_RUN_CPU T49 >100ns PM_DRAM_PWRGD (for S3 Reduction) T51 >1ms T50 >1ms KBC LRESET# KBC GPIO45 KBC LRESET# 緯創資通 Wistron Corporation 207, 88, Sec. 19, Heb Till Will Rd., Helenin, **KBC GPIO45** H_CPURST#






Thermal Block Diagram



Audio Block Diagram



-1

