

Compal Confidential

G400S/G500S DIS M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

nVIDIA N14X


LA-9901P

2013-03-20

REV:1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE CUSTOMER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic	Rev 1.0
				Date:	Wednesday, March 20, 2013	Sheet 1 of 63

Chief River



Voltage Rails

power plane	State	+B	+5VALW +3VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
S0		○	○	○	○
S3		○	○	○	✗
S5 S4/AC		○	○	✗	✗
S5 S4/ Battery only		○	✗	✗	✗
S5 S4/AC & Battery don't exist		✗	✗	✗	✗

EC SM Bus1 address

Device	Address
Smart Battery	0001 011X b

EC SM Bus2 address

Device	Address
Thermal Sensor	1001 100xb

PCH SM Bus address

Device	Address
DDR DIMM0	1010 000Xb
DDR DIMM2	1010 010Xb

NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID table for AD channel

Vcc	3.3V					
Ra	100K +/- 1%					
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max	EC AD	
0	0	0 V	0 V	0.300 V	0x00 - 0x0B	MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C - 0x1C	PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26	DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30	EVT

USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1 USB3.0	UHCI0	0	USB Port (Left Side) USB3.0
		1	USB Port (Left Side) USB3.0
	UHCI1	2	Touch Screen
		3	USB Camera
	UHCI2	4	
		5	
EHCI2	UHCI3	6	
		7	
	UHCI4	8	
		9	USB/B (Right Side USB2.0)
	UHCI5	10	Mini Card(WLAN)
		11	Card Reader
	UHCI6	12	
		13	

BOM Structure Table

BTO Item	BOM Structure
45 LEVEL	45@
Connector	ME@
For VILG2 (14")	14@
For VILG1 (15")	15@
GPU:N14M-GE	N14@
HDMI	HDMI@
Camera	CMOS@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
10/100 LAN (AR8162L)	8162@
10/100 LAN (QCA8172)	8172@
N14M-GE SKU	GE@
N14P-GS SKU	GS@
N14P-GV2 SKU	GV2@
N14P-GV2&N14P-GS SKU	GVGS@
Green clock(DIS sku)	GCLK304@
Green clock(UMA sku)	GCLK244@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Nvidia GC6 state	GC6@
Touch Screen SKU	TS@
Optimus SKU	OPT@
UMA SKU	UMA@
PCH (NM70 sku)	NM70@
PCH (HM70 sku)	HM70@
PCH (HM76 sku)	HM76@
VRAM (1000MHz)	1000M@
VRAM (900MHz)	900M@
Unpop	@

SMBUS Control Table


	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1	KB9012	✗	✓	✗	✗	✗	✗	✗
SMB_EC_DA1	+3VALW		+3VALW					
SMB_EC_CK2	KB9012	✓	✗	✗	✗	✗	✗	✓
SMB_EC_DA2	+3VALW +3VS_VGA							+3VS
SMBCLK	PCH	✗	✗	✗	✓	✓	✗	✗
SMBDATA	+3VALW				+3VS	+3VS		
SML0CLK	PCH	✗	✗	✗	✗	✗	✗	✗
SML0DATA	+3VALW							
SML1CLK	PCH	✓	✗	✓	✗	✗	✓	✗
SML1DATA	+3VALW +3VS_VGA			+3VS			+3VS	

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes List	
				Document Number	Rev
				VILG1/G2 MB LA9901P Schematic	1.0
				Date: Wednesday, March 20, 2013	Sheet 3 of 63

N14x GPIO Pin Definition Table


Pin Name	Normal Function	I/O	Functional Description	Default PU/PD
GPIO0	FB_CLAMP_MON	I	FB Clamp monitor	
GPIO1	MEM_VDD_CTL	O	Memory VDD VID	MEM VID:Strap to boot FBVDD/Q
GPIO2~4	Non-support for LCD	O	Panel	100k PD
GPIO5	Reserve			
GPIO6	FB_CLAMP_TGL_REQ#	O	Active low FB Clamp toggle request	
GPIO7	3D Vision	O	3D Vision L/R signal	100k PD
GPIO8	OVERT	IO	Active Low Thermal Catastrophic Over Temperature	100k PU
GPIO9	ALERT	IO	Active Low Thermal Alert	100k PU
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100k PD
GPIO11	PWM_VID	O	GPU Core VDD PWM control supply overdraw input	
GPIO12	PWR_LEVEL	I	AC power detect or control signal	100k PU
GPIO13	PSI	O	Phase Shedding	PSI:100k PU to enable two phase
GPIO14~19	Non-support for HDA	I	Hot Plug	
GPIO20~21	Reserve			

GPU Power On




1. all power rail ramp up time should be larger than 40us
2. The total time for all rails to ramp should be within 6ms.
3. A power rail has to ramp up 90% before the next power rail in sequence can start ramping up.
4. No signal should be applied to the GPU before the power rail are fully ramped.

GPU Power Down




1. All GPU power rails should be turned off within 10ms


GPU Reset Sequence



Power sequencing violations



GC6 Entry/Exit Sequence Timing Diagram



For N14P-GV2 strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 45K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093G-K	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 30K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M*16*4 1GB	Hynix H5TC2G63FFR-11C	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 20K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 10K	R PU 5K	R PU 5K


For N14P-GS strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M*16*4 2GB	Samsung K4W2G1646E-BC1A	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 45K	R PU 5K	R PD 15K
N14P-GS	1 GHz	128M*16*8 2GB	Micron MT41J128M16JT-093G-K	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 30K	R PU 5K	R PD 15K
N14P-GS	1 GHz	128M*16*8 2GB	Hynix H5TC2G63FFR-11C	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PD 15K
N14P-GS	900 MHz	256M*16*8 4GB	Samsung K4W4G1646B-HC11	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 20K	R PU 5K	R PD 15K
N14P-GS	900 MHz	256M*16*8 4GB	Micron MT41K256M16HA-107G-E	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 10K	R PU 5K	R PD 15K


For N14M-GE strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093G-K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	1 GHz	128M*16*8 1GB	Hynix H5TC2G63FFR-11C	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K


Optimus Typical Power-Up Sequence




Optimus Typical Power-Down Sequence




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				VILG1/G2 MB LA-9901P Schematic
				Rev 0.3
				Date: Wednesday, March 20, 2013
				Sheet 4 of 63





PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms





eDP_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms






Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PROCESSOR(3/7) DDRIII
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date	Wednesday, March 20, 2013
				Sheet	7 of 63
				Rev	1.0


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed





Display Port Presence Strap	
CFG4	* 1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port




PCIe Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled * 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training





Security Classification	Compal Secret Data			Title	PROCESSOR(6/7) PWR Document Number VILG1/G2 MB LA9901P Schematic	Rev 1.0
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Date: Wednesday, March 20, 2013 Sheet 10 of 63		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				VILG1/G2 MB LA9901P Schematic	
				Date:	Wednesday, March 20, 2013
				Sheet	11 of 63
				Rev	1.0













Security Classification		Compal Secret Data		Compal Electronics, Inc. PCH (I/9) SATA,HDA,SPI, LPC, XDP	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu	Rev
				ment Number	1.0
				VILG1/G2 MB LA9901P Schematic	
Date:	Wednesday, March 20, 2013	Sheet	14	of	63



3/20 Add (ESD request)







Digital Display Interface

HDMI







HDMI D2
HDMI D1
HDMI D0
HDMI CLK

CAP move on Conn, side




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PCH (4/9) LVDS,CRT,DP,HDMI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					VILG1/G2 MB LA9901P Schematic
				Date:	Wednesday, March 20, 2013
				Sheet	17 of 63
				Rev	1.0



Boot BIOS Strap			
GNT1# / GPIO51	GPIO51	GPIO19	Boot BIOS Destination
	Bit11	Bit10	
SATA1GP / GPIO19	0	1	Reserved
Internal PH	1	0	PCI
	1	1	SPI (Default)
	0	0	LPC



HM76 not support USB2.0 for port 6-7
HM70 not support USB2.0 for port 4-7 & 12 & 13
NM70 not support USB2.0 for port 4-7 & 12 & 13



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	PCH (5/9) PCI, USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 1.0
				VILG1/G2 MB LA9901P Schematic	
				Date: Wednesday, March 20, 2013	Sheet 18 of 63

PCH_GPIO69	PCH_GPIO70	Function
-	-	NM70
-	-	Reserved
-	1	HM70
-	0	HM76

PCH_GPIO71	Function
1	N14M-GE 1000MHz
0	N14M-GE 900MH

GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable

R240 1K 0402 5% PCH_GPIO28

★ PCH_GPIO27 (Have internal Pull-High)
High: VCCVRM VR Enable
Low: VCCVRM VR Disable

R245 1K 0402 5% PCH_GPIO27

GPIO36, 37
When Unused as GPIO or SATA*GP
Use 8.2K-10K pull-down to ground.


R244 10K 0402 5% PCH_GPIO37

R250 10K 0402 5% PCH_GPIO36




R881 10K 0402 5%

R547 10K 0402 5%

BIOS Request SKU ID




PCH_GPIO38	PCH_GPIO67	Function
0	0	Optimus
0	1	Reserved
1	0	DIS
1	1	UMA




DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH
	Set to Vss when LOW


L1 Change to 1 ohm P/N
S RES 1/10W 1 +1% 0603



PCH Power Rail Table Refer to CPU EDS R1.5		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSus3_3	3.3 / 1.5	0.065
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Intel recommend VCCVRM==>1.5V FOR MOBILE
stuff R265 and unstuff R266 VCCVRM==>1.8V FOR DESKTOP
VCCVRM = 160mA detal waiting for newest spec





D

C

B



A

D

C

B


A



Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PCH (9/9) VSS			
								Document Number		Rev	
								VILG1/G2 MB LA9901P Schematic		1.0	
								Date: Wednesday, March 20, 2013		Sheet 22 of 63	


<5> PCIE_CTX_GRX_N0..15] PCIE_CTX_GRX_N0..15]
<5> PCIE_CTX_GRX_P0..15] PCIE_CTX_GRX_P0..15]
<5> PCIE_CRX_GTX_N0..15] PCIE_CRX_GTX_N0..15]
<5> PCIE_CRX_GTX_P0..15] PCIE_CRX_GTX_P0..15]

01/16 Change U65 from SA00006B500 to SA00006B510 for N14P-GV2-B-A1.
03/06 Change U65 from SA00006B510 to SA00006B520 for N14P-GV2-B-A2 (R3 part).
Change U65 from SA00006B520 to SA00006B530 for N14P-GV2-B-A2 (R3 part).
















Non-support PCIE port8-15:N14M-GM and N14P-GV2

Support PCIE port8-15:N14P-GS




PCIE CRX GTX P0	CV6	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P0	AK14	PEX TX0
PCIE CRX GTX P1	CV7	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P1	AK14	PEX TX0_N
PCIE CRX GTX P2	CV8	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P2	AK14	PEX TX1
PCIE CRX GTX P3	CV9	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P3	AK14	PEX TX1_N
PCIE CRX GTX P4	CV10	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P4	AK14	PEX TX2
PCIE CRX GTX P5	CV11	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P5	AK14	PEX TX2_N
PCIE CRX GTX P6	CV12	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P6	AK14	PEX TX3
PCIE CRX GTX P7	CV13	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P7	AK14	PEX TX3_N
PCIE CRX GTX P8	CV14	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P8	AK14	PEX TX4
PCIE CRX GTX P9	CV15	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P9	AK14	PEX TX4_N
PCIE CRX GTX P10	CV16	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P10	AK14	PEX TX5
PCIE CRX GTX P11	CV17	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P11	AK14	PEX TX5_N
PCIE CRX GTX P12	CV18	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P12	AK14	PEX TX6
PCIE CRX GTX P13	CV19	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P13	AK14	PEX TX6_N
PCIE CRX GTX P14	CV20	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P14	AK14	PEX TX7
PCIE CRX GTX P15	CV21	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P15	AK14	PEX TX7_N
PCIE CRX GTX P16	CV22	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P16	AK14	PEX TX8
PCIE CRX GTX P17	CV23	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P17	AK14	PEX TX8_N
PCIE CRX GTX P18	CV24	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P18	AK14	PEX TX9
PCIE CRX GTX P19	CV25	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P19	AK14	PEX TX9_N
PCIE CRX GTX P20	CV26	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P20	AK14	PEX TX10
PCIE CRX GTX P21	CV27	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P21	AK14	PEX TX10_N
PCIE CRX GTX P22	CV28	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P22	AK14	PEX TX11
PCIE CRX GTX P23	CV29	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P23	AK14	PEX TX11_N
PCIE CRX GTX P24	CV30	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P24	AK14	PEX TX12
PCIE CRX GTX P25	CV31	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P25	AK14	PEX TX12_N
PCIE CRX GTX P26	CV32	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P26	AK14	PEX TX13
PCIE CRX GTX P27	CV33	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P27	AK14	PEX TX13_N
PCIE CRX GTX P28	CV34	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P28	AK14	PEX TX14
PCIE CRX GTX P29	CV35	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P29	AK14	PEX TX14_N
PCIE CRX GTX P30	CV36	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P30	AK14	PEX TX15
PCIE CRX GTX P31	CV37	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P31	AK14	PEX TX15_N
PCIE CRX GTX P32	CV38	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P32	AK14	PEX TX16
PCIE CRX GTX P33	CV39	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P33	AK14	PEX TX16_N
PCIE CRX GTX P34	CV40	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P34	AK14	PEX TX17
PCIE CRX GTX P35	CV41	1	2	GV0S0	0.22U 0402 10V8K	PCIE CRX GTX P35	AK14	PEX TX17_N



Security Classification	Compal Secret Data	Deciphered Date	2012/07/11
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
N14X-PCIE/DAC/GPIO			
Size	Document Number	Rev	
	VILG1/G2 MB LA-9901P Schematic	0.3	
Date	Wednesday, March 20, 2013	Sheet	23 of 63



Close to GPU Ball


CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.20hm
FB_CAL_x_PU_GND	42.20hm
FB_CAL_xTERM_GND	51.10hm

For R-short

N14M-GE-B-A2 FGB 908F


[illegible]

Security Classification	Compal Secret Data			Compal Electronics, Inc. N14X-POWER		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.3	
				VILG1/G2 MB LA-9901P Schematic Date: Wednesday, March 20, 2013 Sheet 25 of 63		



Security Classification		Compal Secret Data		Compal Electronics, Inc. N14X-VGA CORE, GND	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date Wednesday, March 20, 2013	Rev 0.3
				Document Number VILG1/G2 MB LA-9901P Schematic	Sheet 26 of 63





















Memory Partition A - Lower 32 bits



[illegible]

	DATA Bus	
Address	0...31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



```
0111 Change UV3/UV4/UV5/UV6
      from SA000065300 to SA00006H400 for Hynix VRAM
```

UV5	UV2_M2G@	UV5	UV2_M1G@	UV5	UV2_S1G@	UV5	UV2_H1G@	UV5	UV2_S2G@
									
MT41K256M16HA-107G-E	MT41J128M16J-093G-K	FBGA	K4W2G1646E-BC1A	FBGA	96PSTC2G63FFR-11C	96P	K4W4G1646B-HC11	FBGA	96P
SA000065D20	SA000067510		SA000068U10		SA00006H410		SA000068R10		
UV6	UV2_M2G@	UV6	UV2_M1G@	UV6	UV2_S1G@	UV6	UV2_H1G@	UV6	UV2_S2G@
									
MT41K256M16HA-107G-E	MT41J128M16J-093G-K	FBGA	K4W2G1646E-BC1A	FBGA	96PSTC2G63FFR-11C	96P	K4W4G1646B-HC11	FBGA	96P
SA000065D20	SA000067510		SA000068U10		SA00006H410		SA000068R10		

0206 Add UV3/UV4/UV5/UV6 BOM structure for N14P-GV2.

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	N14X-VRAM A Upper	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				VILGI/G2 MB LA-9901P Schematic	0.3	
Date:	Wednesday, March 20, 2013		Sheet	29 of 63		

1.









01
 04
 02
 05
 06
 03
 07

Group0 (IN3)




24
 29
 26
 31
 27
 28

Group3 (BOT)





	DATA Bus	
Address	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Memory Partition C - Upper 32 bits



Group4 (IN1)

Group5 (TOP)



FBC_D[0..63] <27,30>

FBC_MA[15..0] <27,30>

FBC_BA[2..0] <27,30>

FBC_DQM[7..0] <27,30>

FBC_DQS[7..0] <27,30>








FBC_DQS# [7..0] <27,30>

Address	DATA Bus	
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16	CS0#_H	
FBx_CMD17		
FBx_CMD18	ODT_H	
FBx_CMD19	CKE_H	
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

N14M-GE X76
X7647138L01:X76_M2G@
X7647138L02:X76_S1G@
X7647138L03:X76_M1G@
X7647138L04:X76_S2G@
X7647138L05:X76_H1G@

<24> STRAP0
<24> STRAP1
<24> STRAP2
<24> STRAP3
<24> STRAP4

STRAP0
STRAP1
STRAP2
STRAP3
STRAP4



For N14P-GV2 strap table X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 45K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093G-K	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 30K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M*16*4 1GB	Hynix H5TC2G63FFR-11C	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 20K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 10K	R PU 5K	R PU 5K

For N14P-GS strap table X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M*16*8 2GB	Samsung K4W2G1646E-BC1A	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 45K	R PU 5K	R PD 15K
N14P-GS	1 GHz	128M*16*8 2GB	Micron MT41J128M16JT-093G-K	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 30K	R PU 5K	R PD 15K
N14P-GS	1 GHz	128M*16*8 2GB	Hynix H5TC2G63FFR-11C	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PD 15K
N14P-GS	900 MHz	256M*16*8 4GB	Samsung K4W4G1646B-HC11	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 20K	R PU 5K	R PD 15K
N14P-GS	900 MHz	256M*16*8 4GB	Micron MT41K256M16HA-107G-E	R PU 45K	R PD 5K	R PD 20K	R PD 5K	R PD 45K	R PD 10K	R PU 5K	R PD 15K

For N14M-GE strap table X76

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M*16*4 1GB	Samsung K4W2G1646E-BC1A	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	1 GHz	128M*16*4 1GB	Micron MT41J128M16JT-093G-K	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	1 GHz	128M*16*4 1GB	Hynix H5TC2G63FFR-11C	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz	256M*16*4 2GB	Samsung K4W4G1646B-HC11	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz	256M*16*4 2GB	Micron MT41K256M16HA-107G-E	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K

VRAM Part Number

Freq.	Memory Size	Memory Config	SA000068U10	SA000067510	SA000064110	SA000068R10	SA000065D20
1 GHz	128M*16*8 2GB	SA000068U10	SA000067510	SA000064110	SA000068R10	SA000065D20	
900 MHz	256M*16*8 4GB	SA000068U10	SA000067510	SA000064110	SA000068R10	SA000065D20	


Multi-Level Mode

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V


Binary-Level Mode

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd	Physical Strapping pin	Strapping Mapping	Resistance	Polarity
4.99K	1000	0000	ROM_SCLK	SMB_ALT_ADDR	10K	PD
10.0K	1001	0001	ROM_SI	SUB_VENDOR	10K	PU (VBIOS ROM) PD (Non-VBIOS ROM)
15.0K	1010	0010	ROM_SO	VGA_DEVICE	10K	PD (No display)
20.0K	1011	0011	STRAP0	RAM_CFG[0]	10K	PU (Binary=1) PD (Binary=0)
24.9K	1100	0100	STRAP1	RAM_CFG[1]	10K	
30.1K	1101	0101	STRAP2	RAM_CFG[2]	10K	
34.8K	1110	0110	STRAP3	RAM_CFG[3]	10K	
45.3K	1111	0111	STRAP4	PCIE_MAX_SPEED	10K	PD


N14P-GV2 X76
X7647138L06:GV2_M2G@
X7647138L07:GV2_S1G@
X7647138L08:GV2_M1G@
X7647138L09:GV2_S2G@
X7647138L10:GV2_H1G@




LCD POWER CIRCUIT




CMOS Camera





VGA LCD/PANEL BD. Conn.






12/12 Mount C539/C541 of 680pF, Change R813 to 220 ohm bead.(For EMI request)




For EMI




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LVDS/CAMERA		
Size		Document Number		Rev		
Custom		VILG1/G2 MB LA9901P Schematic		1.0		
Date:		Wednesday, March 20, 2013		Sheet 33 of 63		



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILG1/G2 MB LA9901P Schematic	1.0
				Date: Wednesday, March 20, 2013	Sheet 34 of 63




Mini-Express Card for WLAN/WiMAX(Half)





Reserve for SW mini-pcie debug card.
Series resistors closed to KBC side.


For LAN & Green CLK



Vendor recommend reseve the
PU resistor close LAN chip




Note: Place Close to LAN chip
LL1 DCR< 0.15 ohm
Rate current > 1A




Place close to Pin34



Pin	Configure signal	Description
LED[1]	Regulator select	1 Switch mode regulator(SWR) mode 0 Linear regulator (LDO) mode *




Place close to Pin16




Vendor recommend reseve the
PU resistor close LAN chip

Place Close to PIN1



don't @ (could be B C cost done)


For EMI
B Phaes change to GCLK@



value should be discuss
ORB 5P


Security Classification	Compal Secret Data	Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	LAN-AR8162/8172
Size	Document Number	Rev	1.0
Custom	VILG1/G2 MB LA9901P Schematic	Date	Wednesday, March 20, 2013
		Sheet	37 of 63

SATA HDD Conn.




1/16 Change footprint of JHDD1 from SANTA_191501-1_22P to LCN_ASF98-2231S10-0002_22P (DC010005W00 to DC010009C00)

ODD Power Control




FOR 15" SATA ODD FFC Conn.



11/20 Change symbol of JODD2 to SP010016C00


Co-lay

FOR 14" SATA ODD Conn.




Security Classification		Compal Secret Data				Compal Electronics, Inc.											
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title									
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								HDD/ODD/BT Connector									
								Size		Document Number				Rev 1			
								Custom		VILG1/G2 MB LA9901P Schematic							
								Date:		Wednesday, March 20, 2013				Sheet		40 of 63	

CX20757
High Definition Audio Codec SoC
With Integrated Class-D Stereo
Amplifier.
An integrated 5 V to 3.3 V Low-dropout
voltage regulator (LDO).
An integrated 3.3 V to 1.8V Low-dropout
voltage regulator (LDO).




Security Classification		Compal Secret Data		Compal Electronics, Inc. Title CX20757-11Z Codec	
Issued Date		Deciphered Date		Size Carlin VILG1/G2 MB LA9901P Schematic ^{Rev}	
2011/06/15		2012/07/11		Date: Wednesday, Mar 20, 2013	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet 41 of 63	

PWR Button For Debug




Key Board Conn.

For 15"





For 14"




IO/B Conn.


Ext. USB2.0




TP Switch & TP Conn.




LED




PWR/B Conn.



Lid SW (For 14")




LED/B Conn.



For 15"


Security Classification		Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Size	C	Document Number	VILG1/G2 MB LA9901P Schematic
Date:	Wednesday, March 20, 2013	Sheet	43 of 63

For UMA



Every power trace need:
W=20mils

For GreenCLK generate CLK:
Mount: All parts in this page except
Swing Level RES (Marked "***")
NA: PD108,
Y1,R98,C180,C181,
Y2,R169,C196,C197,
Y6,C968,C969




For DIS

For EMI

Close to GCLK

PCH_32.768K
NV_GPU
LAN
PCH_25M


Reserved for Swing Level adjustment
(Close GCLK side)





For EMI

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB ext. ports	
Size B		Document Number		Rev 1.0	
Date: Wednesday, March 20, 2013		Sheet 44 of 63		VILG1/G2 MB LA9901P Schematic	


Touch Screen



USB3.0




For EMI



Left Ext.USB Conn. 1







Place TX AC coupling Cap (C843-C850). Close to connector

For EMI




Left Ext.USB Conn. 2

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	USB3.0/Left USB Ports
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Document Number	VILG1/G2 MB LA9901P Schematic
				Date	Wednesday, March 25, 2013
				Sheet	45 of 63




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface	
Document Number		Rev		1.0	
VILG1/G2 MB LA9901P Schematic		Date:		Wednesday, March 20, 2013	
Sheet		of		63	

ADP ID		
AC Adapter	90W	65W
R(K ohm)	open	10
ADP_ID(V)	3.3	1.65
Detection voltage	>2.64	1.32~1.98




RTC Battery




Security Classification		Compal Secret Data				<i>Compal Electronics, Inc.</i>					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR DCIN / RTC Battery					
						Document Number				Rev	
						Gx00				1.0	
						Date: Wednesday, March 20, 2013				Sheet 47 of 63	

Compal Electronics, Inc.
PWR DCIN / RTC Battery




90W(DIS) : 6.65K 100W active 90W recovery
65W(UMA): 1.65K 70W active 65W recovery

Change to +EC_VCCA from +3VLP



STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off




Note: S3 - sleep ; S5 - power off




VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network

+VCC_SAP
TDC 4.2A
Peak Current 6A
OCP current 7.2A
OVP 1.06V



	GSGV2 (25W)	GE (19W)
PR842	20	39 (kohm)
PR845	20	30 (kohm)
PR831	2	3 (kohm)
PR816	18	24 (kohm)
PR832	0	3 (kohm)
PC863	2.7	1.8 (nF)



Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title VGA CORE		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Doc Number	Rev 1.0
				Gx00-CR		
				Date	Wednesday, March 29, 2013	Sheet 54 of 63

+VCC_CORE

+VCC_CORE

+VCC_GFXCORE_AXG

Below is 458544_CRV_PDDG_0.5 Table 5-8.

Socket Bottom	5 x 22 μ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 μ F (0805) 2 x (0805) no-stuff sites

+VCC_CORE

+V1.05S_VCCP

+VCC_CORE

ESR= 9m ohm

PC58 ESR= 4.5m ohm
PC59 ESR= 9m ohm

ESR= 9m ohm

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2011/06/15		Deciphered Date		2012/07/11		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR - PROCESSOR DECOUPLING					
						Size		Document Number		Rev	
								LA-9631P		1.0	
						Date:		Wednesday, March 20, 2013		Sheet	
								57		of 63	

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Design Change of IC Package.	50	Change PU401 to SA000061M00(S IC SY8208BQNC QFN 10P PWM)	2012/11/22	DVT
2	Design Change of IC Package.	50	Change PU402 to SA000061N00(S IC SY8208CQNC QFN 10P PWM)	2012/11/22	DVT
3	Design Change of IC Package.	52	Change PU602 to SA000061Q00(S IC SY8208DQNC QFN 10P PWM)	2012/11/22	DVT
4	Add ADP_ID Circuit.	47	Add PQ102 to SB00000EO10(S TR 2N7002KDW 2N SOT-363-6 PANJIT) Add PR111.PR112 to SD028100380(S RES 1/16W 100K +-5% 0402)	2012/12/03	DVT
5	Factory lack of material.	52	Change PC521 to SF000003H00(S_A-P_CAP 330U 2.5V M 6.3X4.2 LESR16M SL)	2012/12/06	DVT
6	Factory lack of material.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2012/12/06	DVT
7	EMI request adjust +3VALWP/+5VALWP snubber function.	50	Change @PR404.@PC415.@PR406.@PC429 to PR404.PC415.PR406.PC429.	2012/12/06	DVT
8	EMI request adjust +3VALWP/+5VALWP boost resistor.	50	Change PR401.PR405 to SD013220B80(S RES 1/10W 2.2 +-5% 0603).	2012/12/06	DVT
9	EMI request add bypass capacitor.	50	Add PC412.PC413.PC416.PC419 to SE001471J80(S CER CAP 470P 50V J NPO 0805 H0.6)	2012/12/06	DVT
10	EMI request adjust CPU/GFX CORE snubber function.	56	Change @PR956.@PC948.@PR957.@PC949.@PR967.@PC968 to PR956.PC948.PR957.PC949.PR967.PC968.	2012/12/06	DVT
11	EMI request adjust bypass capacitor.	56	Change @PC940 to PC940.	2012/12/06	DVT
12	EMI request add bypass capacitor.	56	Add PC944.PC946 to SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PC945.PC947 to SE075222K80(S CER CAP 2200P 25V K X7R 0402)	2012/12/06	DVT
13	Design Change of input capacitor.	50	Change PC420 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25) Add PC427 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25)	2012/12/07	DVT
14	Design Change of IC Application.	50	Add @PR409.@PR410 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC405 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC407 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/10	DVT
15	Design Change of IC Application.	55	Change PC936 to SE000008980(S CER CAP 820P 25V K X7R 0402) Change PC929 to SE074332K80(S CER CAP 3300P 50V K X7R 0402) Change PC926 to SE071100J80(S CER CAP 10P 50V J NPO 0402) Change PC928 to SE074102K80(S CER CAP 1000P 50V K X7R 0402) Change PR943 to SD00000J280(S RES 1/16W 4.32K +-1% 0402) Change PR949.PR951 to SD014124380(S RES 1/10W 124K +-1% 0603 YAGEO)	2012/12/17	DVT
16	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000NM00(S COIL 0.22UH +-20% PCMB104T-R22MS 35A)	2012/12/21	DVT
17	Design Change of VGA CORE(Standby mode Circuit).	54	Delete RC864.PQ810.PR802.PR803.PR805	2012/12/21	DVT
18	Reduction Part Count.	47	Delete PR110.	2013/01/18	PVT
19	Reduction Part Count.	52	Delete PR603.	2013/01/18	PVT
20	Reduction Part Count.	54	Delete PR814.PC849.PR825.PR835.PR850.PD802.PD801.	2013/01/18	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number C38-G series Chief River Schematic ^{1.0}
				Date: Wednesday, March 20, 2013	Sheet 58 of 63

Version change list (P.I.R. List)


Page 2 of 2
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
21	Reduction Part Count.	55	Delete PC916.	2013/01/18	PVT
22	Design Change of IC Application.	50	Change @PC405.@PR490.@PC407.@PR410 to PC405.PR490.PC407.PR410. Change PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
23	Reduction Part Count.	51	Change PR505.PR516 to SD028000080(S RES 1/16W 0 +-5% 0402) Change PR503 to SD013000080(S RES 1/10W 0 +-5% 0603)	2013/01/18	PVT
24	Design Change of Thermal Application.	51	Change PC521 to SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2013/01/18	PVT
25	Reduction Part Count.	52	Change PR611 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
26	Reduction Part Count.	53	Change PR702 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
27	Reduction Part Count.	54	Change PR823.PR824 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
28	Reduction Part Count.	55	Change PR926.PR916.PR917 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
29	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2013/01/18	PVT
30	Design Change of CPU/GFX CORE Frequence.	55	Change PR927 to SD034953280(S RES 1/16W 95.3K +-1% 0402)	2013/01/18	PVT
31	Factory lack of material.	50	Change PC420.PC427 to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	2013/01/18	PVT
32	Reduction Part Count.	50	Delete PR411.	2013/01/21	PVT
33	Design Change of Power Circuit Application.	48	Change PC208 to SE000003J80(S CER CAP 0.068U 16V K X7R 0402)	2013/01/23	PVT
34	Design Change of Power Circuit Application.	49	Add PR328 to SD028100280(S RES 1/16W 0 +-5% 0402) Add PR327 to SD028000080(S RES 1/16W 0 +-5% 0402) Add PQ314 to SB000009Q80(S TR 2N7002KW 1N SOT323-3)	2013/01/23	PVT
35	Design Change of Power Circuit Application.	50	Change PC405 to SE072103280(S CER CAP .01U 25V Z Y5V 0402) Change PC407 to SE075682K80(S CER CAP 6800P 25V K X7R 0402)	2013/03/04	PVT

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (PWR)	
				C38-G series Chief River Schematic	
				Rev 1.0	
Date: Wednesday, March 20, 2013				Sheet 59 of 63	

COMPAL CONFIDENTIAL

MODEL NAME: *Power Sequence Block Diagram*
PCB NAME: *LA-9901P*
REVISION: *0.2*
DATE: *2013/01/14*



Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Power sequence	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				VILG1/G2 MB LA-9901P Schematic	1.0
				Date: Wednesday, March 20, 2013	Sheet 60 of 63

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE
1	P. 5~11	Change footprint of JCPU1	For Lenovo rule
2	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes
3	P. 42	Add EC_SPI_S0, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes
4	P. 42	Add PCH_PWR_EN to EC Pin. 107	Reserve for improvement factory processes
5	P. 42	Reserve R410	Reserve Pull-high for GPIO use
6	P. 42	Change EC_FAN_PWM from EC Pin. 34 to EC Pin. 26	For common design
7	P. 42	Change NOVO# from EC Pin. 26 to EC Pin. 34	For common design
8	P. 42	Change ENBKL from EC Pin. 73 to EC Pin. 76	For common design
9	P. 42	Change IMVP_IMON from EC Pin. 76 to EC Pin. 73	For common design
10	P. 42	Change DGPU_PWR_EN from EC Pin. 107 to EC Pin. 123	For common design
11	P. 42	Change OVERT#_R from EC Pin. 117 to EC Pin. 17	For common design
12	P. 34	Add R411, R412, C411, C412	Reserve for EMI
13	P. 20	Add Q21, R40, C237, Q22, R418, C243, C252, R413	Reserve for power consumption
14	P. 25	Change RV41 to 1K ohm, CV63 to 1uF	For VGA Sequence
15	P. 25	Add QV4/RV42	For VGA Sequence
16	P. 25	Change QV3/UV11	For VGA Sequence
17	P. 26	Change RV241 to 15K ohm	For VGA Sequence
18	P. 26	Add QV6 and RV44.	For VGA Sequence
19	P. 26	Change QV10/QV11	For VGA Sequence
20	P. 43	Del Q12/R806	For Change Audio Jack type from Normal close to Normal open

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE	DVT TO PVT
1	P. 36	Reserve R508	For leakage current issue of Atheros WLAN	
2	P. 41	Change RA22 to reserve	For PC Beep issue(can't heard sound of "di" on BIOS setup menu)	
3	P. 41	Reserve RA10/RA11	For solve Codec speaker Hum noise issue(Zizi)	
4	P. 42	Reserve R416	Reserve +3VLP power rail to EC	
5	P. 42	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC	
6	P. 42	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC	
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design	

1	P. 23	Change RV5 to shortpad		PVT TO Pre-MP
2	P. 42	Chagne R416 to shortpad		
3	P. 52	Reserve +1.05S_VCCP_PWRGOOD of +V1.05S_VCCP to connect to SA_PG00D	For Celeron/Pentium CPU	

Original Full Size Custom	Document Number VILG1/G2 MB LA9901P Schematic	Rev 1.0
---------------------------------	---	------------