



PCB
Part Number = DAZ0FQ00100



B4M512@
X76244BOL01
Part Number = X76244BOL01



B4M1G@
X76244BOL03
Part Number = X76244BOL03



I28M1G@
X76244BOL05
Part Number = X76244BOL05



I28M2G@
X76244BOL06
Part Number = X76244BOL06

Compal Confidential

PEW76 Schematics Document

AMD Danube


Champlain Processor with RS880M/SB820/Madison VGA

2010-06-07


LA5911P REV: 1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 1 of 55

Model Name : NEW75/85/95



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2008/10/06	Deciphered Date	2009/10/06	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAJAPALACE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SCHEMATIC, MB A5911 Document Number 401827
					Rev D
Date:		Tuesday, September 14, 2010		Sheet	2 of 55



Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2005/10/10		Deciphered Date		2010/03/12		Title					
								SCHEMATIC, MB A5911					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Document Number		Rev	
								Custom		401827		D	
								Date:		Tuesday, September 14, 2010		Sheet 3 of 55	

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE_0	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_1	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+CPU_CORE_NB	Voltage for On-die Northbridge of CPU(0.8-1.1V)	ON	OFF	OFF
+0.9V	0.9V switched power rail for DDR terminator	ON	ON	OFF
+1.1VS	1.1V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.2V_HT	1.2V switched power rail	ON	OFF	OFF
+VGA_CORE	0.95-1.2V switched power rail	ON	OFF	OFF
+1.5VS	1.5V power rail for PCIE Card	ON	OFF	OFF
+1.8V	1.8V power rail for CPU VDDIO and DDR	ON	ON	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VS	2.5V for CPU_VDDA	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

External PCI Devices

EC SM Bus1 address

EC SM Bus2 address

SM Bus 0 address

Device	Address	HEX	Device	Address
Clock Generator (SILEGO SLG8SP626)	1101 001Xb	D2		
DDR DIMM1	1001 000Xb	90		
DDR DIMM2	1001 010Xb	94		
Mini card				

SM Bus 1 address

Device	Address
--------	---------

EXT CLKGEN

INT CLKGEN

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	
1	<i>No USB Patch</i>
2	<i>Capilano w/ USB patch</i>
3	
4	
5	
6	
7	<i>Add USB patch</i>

Project ID Table

Board ID	PCB Revision
0	NEW75/85/95
1	PEW76/86/96
2	PEW56
3	
4	
5	
6	
7	


--For TSI thermal math




UMA only SKU: 3G@/BT@/UMA@/UMAO@/EXT@/VB@

UMA only SKU: 3G@/BT@/UMA@/UMAO@/INT@/VB@

BTO Option Table


[illegible]





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401827	Rev D
Date: Tuesday, September 14, 2010				Sheet 6 of 55	

Processor DDR3 Memory Interface



Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title							
								SCHEMATIC, MB A5911							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Docu		ment Number		Rev	
										Customer		401827		D	
Date:		Tuesday, September 14, 2010				Sheet		7		of		55			

VDD(+CPU_CORE) decoupling.

Near CPU Socket

Under CPU Socket

Under CPU Socket

Between CPU Socket and DIMM

180PF Qt'y follow the distance between CPU socket and DIMM0. <2.5inch>

+CPU_CORE_NB decoupling.

The diagram illustrates the decoupling circuit for the CPU core. It consists of three electrolytic capacitors, C42, C43, and C48, each with a value of 22uF and a voltage rating of 6.3V. The positive terminals of these capacitors are connected to the +CPU_CORE_NB supply rail. The negative terminals are connected to a common ground rail, which is indicated by a ground symbol.


VDDR decoupling.

change to SGA00002N80





Near Power Supply

Near CPU Socket Right side.





Near CPU Socket Left side.



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev D
				401827	
Date:		Tuesday, September 14, 2010		Sheet	9 of 55
















Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Title			
Deciphered Date				2010/03/12				SCHEMATIC, MB A5911			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev D				401827			
Date:				Tuesday, September 14, 2010				Sheet 10 of 55			





DIMM_B STD H:4mm
<Address: 01>

Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A5911					
								Rev		Document Number		Rev D	
								Customer		401827			
								Date:		Tuesday, September 14, 2010		Sheet 11 of 55	









RS880	POWER_SEL
HIGH	0.95V
LOW	1.1V




RS780M_FCBGA528
RS880 A11(SA000032710)




<12> PCIE GTX_C_MRX_P[0..15] PCIE GTX_C_MRX_P[0..15]
<12> PCIE GTX_C_MRX_N[0..15] PCIE GTX_C_MRX_N[0..15]

PCIE_MTX_C_GRX_P[0..15] PCIE_MTX_C_GRX_P[0..15] <12>
PCIE_MTX_C_GRX_N[0..15] PCIE_MTX_C_GRX_N[0..15] <12>

GFX PCIE LANE REVERSAL




add for VB support.




U5 PARK@

PARK XT-M2 A11
PARK A11 (SA00003MC10)




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 15 of 55

The schematic diagram illustrates the test circuit for the VGA input. It features a signal path starting from XTALOUT, passing through a 1M_0603_5% resistor and a 27M_040 resistor to a 27MHz clock input. A 27MHzZ_16PF crystal (Y1) is connected to the signal path. Two 18pF capacitors (C262 and C263) are connected to the signal path. The circuit is powered by +1.8VSG and L23, which is connected to BLU1BAG121SNV1.06. The circuit is also connected to a VGA input and a VGA output.

[illegible]


Security Classification		Compal Secret Data		Title	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	SCHEMATIC, MB A5911	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR BE REPRODUCED OR DISCLOSED TO ANY OTHER PERSONS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				Size C	Rev D
<p>Document Number 401827</p>				Date: <u>Unpopy September 14, 2010</u>	Sheet 16 of 55


***Park only support single channel
memory (channel B only)***




	M96	Broadway
R168	4.7k Ohm SD028470180	10k Ohm SD028100280
R166	0 Ohm SD028000080	680 Ohm SD028680080
R163	4.7k Ohm SD028470180	DNI
C270	1000 pF SF074102X80	68 pF SF071680180


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Title	SCHMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
Date:	Tuesday, September 14, 2010	Sheet	17	of	55









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/7/14	Deciphered Date	2010/03/12	Title	SCHMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	
				Customer	401827
				Date:	Tuesday, September 14, 2010
				Sheet	19 of 55











LCD/LED PANEL Conn.



SEL1	L	B1	DIS
<BUS>	H	B2	UMA
SEL2	L	B1	DIS
<DDC>	H	B2	UMA


1OE#	L	B1	DIS
	H	Z	
2OE#	L	B1	UMA
	H	Z	

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	Schematic, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAFAEL ADVANCED TECHNOLOGIES, INC. WITHOUT THE WRITTEN CONSENT OF RAFAEL ADVANCED TECHNOLOGIES, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev A	Document Number
				Rev B	401827
				Rev C	
				Date:	Tuesday, September 14, 2010
				Sheet	23 of 55



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev D	401827
				Date:	Tuesday, September 14, 2010
				Sheet	24 of 55

CRT Connector




For UMA Only


<13> GMCH_CRT_R	GMCH_CRT_R	R266	2	UMA@	1	0.0402 5%	CRT_R
<13> GMCH_CRT_G	GMCH_CRT_G	R83	2	UMA@	1	0.0402 5%	CRT_G
<13> GMCH_CRT_B	GMCH_CRT_B	R268	2	UMA@	1	0.0402 5%	CRT_B
<13,14> GMCH_CRT_HSYNC	GMCH_CRT_HSYNC	R273	2	UMA@	1	0.0402 5%	CRT_HSYNC
<13,14> GMCH_CRT_VSYNC	GMCH_CRT_VSYNC	R267	2	UMA@	1	0.0402 5%	CRT_VSYNC
<13> GMCH_CRT_DATA	GMCH_CRT_DATA	R410	2	UMA@	1	0.0402 5%	CRT_DATA
<13> GMCH_CRT_CLK	GMCH_CRT_CLK	R406	2	UMA@	1	0.0402 5%	CRT_CLK

For VGA Only


<16> VGA_CRT_R	VGA_CRT_R	R306	2	DISO@	1	0.0402 5%	CRT_R
<16> VGA_CRT_G	VGA_CRT_G	R302	2	DISO@	1	0.0402 5%	CRT_G
<16> VGA_CRT_B	VGA_CRT_B	R304	2	DISO@	1	0.0402 5%	CRT_B
<16> VGA_CRT_HSYNC	VGA_CRT_HSYNC	R303	2	DISO@	1	0.0402 5%	CRT_HSYNC
<16> VGA_CRT_VSYNC	VGA_CRT_VSYNC	R309	2	DISO@	1	0.0402 5%	CRT_VSYNC
<16> VGA_CRT_DATA	VGA_CRT_DATA	R411	2	DISO@	1	0.0402 5%	CRT_DATA
<16> VGA_CRT_CLK	VGA_CRT_CLK	R412	2	DISO@	1	0.0402 5%	CRT_CLK




Close to Conn side



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 25 of 55







HDD


ODD

<31> SATA_STX_DRX_P0
<31> SATA_STX_DRX_N0
<31> SATA_DTX_C_SRX_N0
<31> SATA_DTX_C_SRX_P0
<31> SATA_STX_DRX_P1
<31> SATA_STX_DRX_N1
<31> SATA_DTX_C_SRX_N1
<31> SATA_DTX_C_SRX_P1



SB820 A12(SA00003IW10)

MEM_1V5 is for gating the
glitch on PCI_AD24




For VDDR Voltage Switch, AMD suggest

Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A5911			
								Document Number		Rev D	
								401827			
								Date: Tuesday, September 14, 2010		Sheet 28 of 55	

REQUIRED STRAPS

Check Internal PU/PD

	AZ_SDOUT	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO200	GPIO199
PULL HIGH	LOW POWER MODE	ALLOW PCIE GEN2	WATCHDOG TIMER ENABLE	USE DEBUG STRAP	CPU/HT CLK SEL Enable	EC ENABLE	CLOCKGEN ENABLE	H,H = Reserved H,L = SPI ROM L,H = LPC ROM (Default L,NC) L,L = FWH ROM	
PULL LOW	Performance MODE	FORCE PCIE GEN1	WATCHDOG TIMER DISABLE	IGNORE DEBUG STRAP	CPU/HT CLK SEL Disable	EC DISABLE	CLOCKGEN DISABLE		
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT		




DEBUG STRAPS

SB800 HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL	DISABLE ILA AUTORUN	USE FC PLL	USE DEFAULT PCIE STRAPS	DISABLE PCI MEM BOOT
	DEFAULT	DEFAULT	DEFAULT	DEFAULT	DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT

Check AD29,AD28 strap function


check default




SATA HDD Conn.





SATA ODD Conn.





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						SCHEMATIC, MB A5911							
						Rev B		Document Number		401827		Rev D	
						Date		Tuesday, September 14, 2010		Sheet		31 of 55	




	SPROM_CLK (EECLK)	SPROM_DOUT (EEDATA)
On chip	1	0
AT24C02	1	1







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
Date:	Tuesday, September 14, 2010	Sheet	33	of	55



Mini-Express Card for WLAN







To USB/B Connector


To CardReader/B Connector






To 3G Module Connect



Bluetooth Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 35 of 55









VGA_DBCLK
EC must program to 500KHZ output
Start and stop follow SUP high/Low

KB926 Rev:D3(SA00001J580)
KB926 Rev:E0(SA00001J5A0)

For EC Tools



Place on MiniCard door



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev D	
		401827		Sheet 36 of 55	
		Tuesday, September 14, 2010			



ON/OFF switch **Power Button**

PX MODE SELECT CONTROL <AMD Suggestion>




VGA Power ON Circuit


	PX_EN#	AUXON EDP_DISABLED	I2C_DATA EDP_ENABLED	INT_VGA_EN#	DISPLAY OUTPUT
IGP only mode	1	X	X	0	IGP(LVDS,EDP,VGA,DP)
VGA only mode	1	X	X	1	VGA(LVDS,EDP,CRT,DP)
PX (MUXED)	0	0/1	0/1	1	VGA/IGP(CRT, LVDS, EDP); MXM(DP)
PX (MUXLESS)	0	X	X	0	IGP(LVDS,EDP,CRT,DP)




For PX sequence and internal clock mode, VGA PWR need ramp up after SB_CLK oscillate

















For PX sequence, >1mS delay is required between PE_GPIO1 and VGA_PWR_ON



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev D
				401827		
				Date:	Tuesday, September 14, 2010	Sheet 38 of 55




HD Audio Codec




ALC272X			
Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	LOUT2
	20K	PORT-B (PIN 21, 22)	MIC1
	10K	PORT-C (PIN 23, 24)	LINE1
	5.1K	PORT-D (PIN 35, 36)	LOUT1
SENSE B	39.2K	PORT-E (PIN 14, 15)	LINE2
	20K	PORT-F (PIN 16, 17)	MIC2
	10K	PORT-I (PIN 32, 33)	HP

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2008/10/06				Deciphered Date			
2008/10/06				2010/03/12				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				SCHEMATIC, MB A5911			
401827				Rev D				Date: Tuesday, September 14, 2010			
Sheet 39				of 55							


GAIN0	GAIN1	AV(inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



Int. Speaker Conn.




Headphone Out



<NAL00 use>



MIC JACK



<NAV70 use>


Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev D
				401827		
				Date:	Tuesday, September 14, 2010	Sheet 40 of 55

FAN1 Conn




Security Classification		Compal Secret Data				Compal Electronics, Inc.					
Issued Date		2008/10/06		Deciphered Date		2010/03/12		Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SCHEMATIC, MB A5911			
								Sheet Number		Rev	
								401827		D	
								Date: Tuesday, September 14, 2010		Sheet 41 of 55	


+5VALW TO +5VS




+3VALW TO +3VS




+1.1VALW TO +1.1VS




+1.5V to +1.5VSG





+1.8VS to +1.8VSG



+3VSG






+1.5VS



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev D
				401827	
				Date: Tuesday, September 14, 2010	Sheet 42 of 55


PH1 under CPU botten side :
CPU thermal protection at 92 degree C
Recovery at 56 degree C





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
				Date	Tuesday, September 14, 2010
				Sheet	44 of 55

Iada=0~4.74A(90W/19V=4.736A)

CP = 85%*Iada ; CP = 4.03A








$V_o = 1.1V$ $V_{FB} = 0.75V$
 $V = 0.75 * (1 + 4.7K/10K) = 1.1V$
 $F_{sw} = 280KHz$
 $C_{out} ESR = 15m \text{ ohm}$ $R_{dson(max)} = 5.6 \text{ mohm}$ $R_{dson(typ)} = 4.5 \text{ mohm}$
 $I_{peak} = 7.42A$, $I_{max} = 5.2A$, $I_{ocp} = 8.9A$
 $\Delta I = ((19 - 1.1) * (1.1/19)) / (L * F_{sw}) = 2.06A$
 $= 1/2 \Delta I$ $I = 1.03A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 8.9 * 5.6 * 1.3 = 0.065V$
 $R_{cs} = V_{trip} / 9uA = 0.065V / 9uA = 7.2K$
 choose $R_{cs} = 7.32K$
 $I_{ocpmax} = ((7.32K * 11uA) / 0.0045) + 1.03A = 19A$
 $I_{ocpmin} = ((7.32K * 9uA) / (0.0056 * 1.3)) + 1.03A = 10A$
 $I_{ocp} = 10A - 19A$

$V_o = 1.5V$ $V_{FB} = 0.75V$
 $V = 0.75 * (1 + 10K/10K) = 1.5V$
 $F_{sw} = 280KHz$
 $C_{out} ESR = 17 \text{ mohm}$ $R_{dson(max)} = 5.6 \text{ mohm}$ $R_{dson(typ)} = 4.5 \text{ mohm}$
 $I_{peak} = 13.5A$, $I_{max} = 9.5A$, $I_{ocp} = 16.2A$
 $\Delta I = ((19 - 1.5) * (1.5/19)) / (L * F_{sw}) = 3.9A$
 $= 1/2 \Delta I$ $I = 1.95A$
 $V_{tripmax} = I_{ocp} * R_{dson} = 16.2 * 5.6 * 1.3 = 0.118V$
 $R_{cs} = V_{trip} / 9uA = 0.118V / 9uA = 13.1K$
 choose $R_{cs} = 13K$
 $I_{ocpmax} = ((13K * 11uA) / 0.0045) + 1.95A = 32A$
 $I_{ocpmin} = ((13K * 9uA) / (0.0056 * 1.3)) + 1.95A = 18A$
 $I_{ocp} = 18A - 32A$




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
				Date:	Tuesday, September 14, 2010
				Sheet	47 of 55

	POWER_SEL
HIGH	0.95V
LOW	1.1V






	VDDR_SW
HIGH	1.05V
LOW	0.9V

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Rev D
Document Number 401827					Rev D
Date: Tuesday, September 14, 2010					Sheet 48 of 55



Security Classification		Compal Secret Data				Compal Electronics, Inc.											
Issued Date		2007/09/20		Deciphered Date		2010/03/12		Title		SCHEMATIC, MB A5911							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.										Document Number		401827		Rev D			
										Date:		Tuesday, September 14, 2010		Sheet		49 of 55	



Ien=10uA, Vth=0.3V, notice the res. and pull high voltage from HW

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/03/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC, MB A5911
				Document Number
				401827
				Rev D
				Date: Tuesday, September 14, 2010
				Sheet 50 of 55

Version change list (P.I.R. List)

Page 1 of 2
for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	ADD 2 switch mos and remove 2 pull high resistance to modify VGA_CORE switch level	Before modify to fault, we recognize that VGAPWRSEL pin is open drain state. But after check with AMD AE regoer to clear the foul that VGAPWRSEL pin has driving ability,so i take away 2 pull high resistance and add 2 switch mos to modify the switch level.	0.1	52	ADD PQ60 and PQ61 remove PR212(10K,0402) and PR213(10K.0402)	2009/08/21	EVT_NEW75
2	change thermister , tune PH1 protection and recovery set point	change thermister from 150K to 100K	0.1	44	thermister part number SL200000V00 and PR28 change to 21K, PR30 change to 9.53K	2009/08/27	EVT_NEW75
3	Add GPU voltagr sence net	Cause GPU have GCORE_SEN and FB_GND pin so power add receive net.	0.1	51	ADD GCORE_SEN and FB_GND net, also add PR296(0_0402_1%), PR297(10_0402_5%) and PR298(0_0402_5%)	2009/09/04	EVT_NEW75
4	change DC-IN connector part number	to meet pin definition	0.1	43	change part number is SP020908120	2009/09/10	EVT_NEW75
5	change reistance PR81 value	Cause meet battery Ki value setting from 1.106 to 0.7224. change PR81 from 154K(0402_1%) to 80.6K(0402_1%)	0.1	46	change resistance PR81 value from 154K to 80.6K	2009/09/22	EVT_NEW75
6	ADD switch circuit for 1.05V	Cause follow AMD electrcial sheet, VDDIO/ VDDR voltage setting procedure. AMD processor will switch between 1.05V and 0.9V by VDDIO and VDDR	0.1	48	ADD PR161 (165K_0402_1%), PQ58,PR152(10K_0402_5%),PR160(10K_0402_5%), PC131(0.1U_25V6) , change PR161 value from 100K to 249K, and ADD enable net name -VDDR_SW	2009/09/22	EVT_NEW75
7	change resistance size	cause for component de-rating . Prevent the component break down when inrush current happen.	0.1	46	change PR61 from (0.02_1206_1%) to (0.02_2512_1%)	2009/10/06	EVT_NEW75
8	Modify VGA_CORE mapping table.	cause ATI change power play voltage, so change the table value.	0.1	51	change PR198 from 9.76_0402_1% to 9.53_0402_1%, PR197 from 37.4_0402_1% to 64.9_0402_1% and PR201 from 17.8_0402_1% to 31.6_0402_1%	2009/10/06	EVT_NEW75
9	Change 1.0VSGP enable RC value	Prevent LDO can't turn off when it should turn off	0.1	50	Change PR173 from 100K_0402_5% to 10K_0402_5%, PC146 from 0.1u_0402 to 1u_0402	2009/10/15	EVT_NEW75
10	Change lowside MOS of VGA_CORE	Cause light load efficiency result is fail, and we get result after discuss FAE. The reason is lowside mos Rdson too less and IC will detect not very sensitive	0.1	51	Change PQ39 and PQ40 from TPCA8028(SB000000GL00) to A04456(SB000009F80)	2009/11/19	EVT_NEW75
11	Change 3/5Valw boost resistance value	For EMI request	0.1	45	Change PR40 and PR47 from 0_0603_5% to 2.2_0603_5%(SD013220B80)	2009/11/19	EVT_NEW75
12	ADD two capacity	For EMI request	0.1	52	Add pc219 and pc220 are both S CER CAP 1000P 50V K X7R 0402	2009/11/23	EVT_NEW75
13	ADD three resistance	Cause madison and park need different voltage switch level so add different resistance value for the problem.	0.1	51	Add PR197(68.1K_0402_1%) , PR198 (9.53K_0402_1%) and PR201 (31.6K_0402_1%)	2009/11/23	EVT_NEW75
14	Change chock	Cause A phase put wrong chock	0.2	37,39,40	Change PL9 from SH000000FK00 to SH0000009Q00	2009/11/23	EVT_NEW75

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/09/20	Deciphered Date	2008/09/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	
				401827	
				Date:	Tuesday, September 14, 2010
				Sheet	53 of 55
				Rev	D

Version change list (P.I.R. List)

DVT Stage

- 1. remove Y4 related
- 2. add a bead on +VDDA11PCIE ---ok (add L28)
- 3. use 6mohm MOS on +1.1VS ---ok (U38,U37)
- 4. +1.1VALW vlotage level --check PW rail
- 5. check EC sequence (syson/vga_on) --ok
- 6. VRAM ID --ok
- 7. VRAM_RST circuit -- check slew rate
- 8. 3G module circuit update --ok
- 9. EC 500K circuit --ok
- 10. MEMZN circuit (0ohm/10uF) --ok
- 11. check GBE PU/PD --ok
- 12. check capacitor size
- 13. TXC crystal value --ok (change X1,Y2), Y5
- 14. internal clock circuit --ok
- 15. ADD VGAPWR_ON --ok, INT_VGAPWR_ON
- 16. define PX_FN/CLK_MODE strap pin --ok
- 17. define CLK_REQ for internal CLKREQ --ok
- 18. change 4.7u_0805 type --ok
- 19. BOM change for SG --ok
- 20. add VGAPWR_ON for SG&int clock use --ok
- 21. add PJ25 --ok
- 22. LED1/3 680ohm, LED2/4 3.9Kohm --ok
- 23. add MUXLESS strap --ok (R521,R612)
- 24. add LPW planel feature --ok (LOCAL_DIM / COLOY_ENG_EN)
- 25. EC version control--ok (R529,R528)
- 26. WiMAX LED combine circuit --ok (R530,R531,D47)
- 27. change INT_VGAPWR_ON to EC_pin91 --ok
- 28. add VB function --ok (R533,R532)
- 29. Add R534,R535,R536 for layout --ok
- 30. change Y5 to 33p cap
- 31. pop ESD diode --ok
- 32. set T25 to BH for main --ok
- 33. Define Board file ID for SW req. --ok

For PEW change list

- 1. Change Strap/PID/BID for SW
- 2. Change EC version to E0
- 3. Change thermal sensor to SB-TSI
- 4. Define 8L_6L_UMA strap on SB
- 5. Change EC version to D3 06/29

PVT Stage

- 1. un-pop D39,D41 p.40
- 2. pop D27 p.39
- 3. un-pop Q73,Q74,Q75,Q70,R500,R502 p.38
- 4. Change R470 to 8.2K p.36
- 5. Change R600,R510,R489 to 100K p.22/p.42
- 6. Change C847 to 0.1u p.22
- 7. Change C739,C740 to 15p p.36
- 8. Change LED resistance R477,R499 change to 2.2K p.37
- 9. Change R611 to 33K p.42
- 10. Change HDMI_HPD PU from +3VSG to +3VS p.24
- 11. Change C957,C971 to 0.47u_0603 p.40
- 12. Remove VGA option solution
unpop R147,R420,R421,R248 pop R161 p.16/p.22/p.17
- 13. Pop R595,R596,Q49,Q48 change R595 to 300k p.42
- 14. Change LED1,LED3 to SC591NB5A30 p.37
- 15. Change Q5,Q26 to SB00000DH00 p.16/p.37
- ~~16. Change C468-C475 to MAD@ p.20~~
- 17. Change C305,C306 to 0603 size p.18
- 18. Change LED control circuit, Pop R537,R457 p.34/p.35
- 19. Update AMP GAIN to 10dB p.40
- 20. Change C11,C56,C723 to SGA00002N80 p.8/p.9/p.35
- 21. Change TPC24 to TPC12 for layout

MP Stage

- 1. Add R541, R542 for TSI leakage current issue. (option) p.36
- ~~2. Change C21 from 3300pF to 100pF~~
- 3. Unpop C21
- 4. Unpop SW3
- 5. Change C305 to MAD@
- 6. Change VGA to R3 P/N 0419
- 7. Unpop ESD Diode D24 / D27 / D29 0512

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/10/06	Deciphered Date	2010/03/12	Title	SCHEMATIC, MB A5911
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401827
				Date:	Tuesday, September 14, 2010
				Sheet	54 of 55

Version change list (P.I.R. List)

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
15	Change chock	Cause NB_CORE and 1.1VALW efficiency measurement result fail. so change inductor from 1.8uH to 1.0 uH, and change the tye from ferrite to moding	0.2	47,48	Change PL6 and PL8 from SH000009680 to SH000009U00	2009/12/01	EVT_NEW75
16	Change resistance value	Cause change low side MOS from TPCA8028 to AO4456. And there have different Rds(on). then OCP will different, so i need to change ocp setting resistance.	0.2	51	Change PR190 from SD000004100 (S RES 1/16W 8.2K +-1% 0402) to SD000000QM80 (S RES 1/16W 14.3K +-1% 0402)	2009/12/01	EVT_NEW75
17	ADD sunbber	Cause VGA_CORE phase ringing too strong, so add sunbber to reduce the ringing	0.2	51	ADD PR191(SD001470B80 ,S RES 1/4W 4.7 +-5% 1206) and PC171(SE025681K80 S CER CAP 6,80P 50V K X7R 0603)	2009/12/01	EVT_NEW75
18	Change resistance value	change VGA_CORE switch frequency fromm 300K to 400K, for solve efficiency fail issue	0.2	51	Change PR196 from 44.2K to 33K	2009/12/01	EVT_NEW75
19	Delete component PC73, PC83 and PC92	Cause for design resinable	0.2	47,48	Delete PC73,PC83 and PC92	2009/12/01	EVT_NEW75