

R165

10K/F_4

GPIO9		GPIO13	GPIO12	GPIO11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	32M	0	1	1
0	512M	1	0	0
0	1G	1	0	1
0	2G	1	1	0
0	4G	1	1	1

Memory Aperture size

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.


	Quanta Computer Inc
	PROJECT : KL8A


GPIO21_BB_EN


			+3.3V_DELAY
47	CDIO2	GPIO9	R122 ^ *10K/F_4
17 17	GPIO9 GPIO13	GPIO13	R125 *10K/F_4
17	GPIO12	GPIO12	R121 *10K/F_4
17	GPIO11	GPIO11	R115 10K/F_4


Due to memory management constraints, the aperture size should be the same size as the frame buffer for 64 MB, $_{\rm 130~MP}$

and 256 MB. For frame buffers larger than 256 MB (e.g. 512 MB, 1 GB) the aperture size should be 256 MB.









For ESD

9,12,23,26,28,34,35,36,37,38,40,41,43,50 4,8,9,10,11,12,14,15,17,23,24,26,27,28,29,30,31,33,36,37,38,40,41,43,47,48,49,50

Layout note:Place close to HDMI Conn

HDMI_TX0+

HDMI_TX0-


R655 *100/F_4


R654 *100/F_4


Quanta Computer Inc. PROJECT : KL8A


Madison_LVDS/HDMI/CRT switchable


ate: Monday, January 03, 2011 Sheet 22 of













Clock Mode strap	R9287	R9307
48MHz	×	×
24MHz	×	0
12MHz	0	×
12MHz		
(Crystal)		












EN	B0	B1	FUNCTION
0	X	X	Standby
1	0	0	Standard SATA Output
1	1	0	Ch 0 Boost Output
1	0	1	Ch 1 Boost Output
1	1	1	Ch 0.1 Boost Output


SATA ODD Connector.


SATA HDD Connector.








































































KL8A Schematic EC Tracking Record B (for A2 --> B)Oct. 26, 2010

EC #	Dage	Description	Part Affected
20 11	Page	202011901011	1 22 3 122 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3
EC-B-02	8	Del Int HDMI to Keep VGA schematic to Dis only	C608/C599/Q21/R595/R242/R585/R254
EC-B-03	22	Del Int HDMI to Keep VGA schematic to Dis only	U14
EC-B-04	8	Del Int LVDS/ Int CRT net and relate parts	
EC-B-05	12	Del Int LVDS power to Keep VGA schematic to Dis only	change C616/C617/C284 to ASM and change R580/R590 to stuff
EC-B-06	17	change GPU form Robson to Seymour, follow AMD refer schematic	change R229,R162,R572,R206,R9221,R9223,R9224 No ASM
EC-B-07	17	change GPU form Robson to Seymour, follow AMD refer schematic	change R9221,R9223,R9224 No ASM
EC-B-08	23	Del INT_CRT net in CRT connrctor side,Del Int CRT net to Keep VGA schematic to Dis only	
EC-B-09	24	Del Int LVDS net to Keep VGA schematic to Dis only	
EC-B-10	24	Del Int LVDS to Keep VGA schematic to Dis only, Del R45/R47 location	Del R45/R47 location
EC-B-11	33	change U21 pin.4 from USB_ON to USB_CHARGE_ON for S5 power save	
EC-B-12	27	add Card reader SD 3.0 net	U12,CN11
EC-B-13	4	change U15 P/N	CN15
EC-B-14	9	Fineture GPU 3.3V Power timming	Add L8034,C9476,C9390,C9475 ASM
EC-B-15	10,31,25	change PCH GPIO66 form CLK_26M_LAN to PCH_CLK_25M	
EC-B-16	11	change Board ID GPIO pin	
EC-B-17	26	connector LINEOUT_JD# and LINEOUT_JD derect for normal open Phone jack reserve	add R537/R552
EC-B-18	29	swap CN 24 pin.8,10,12,14,16 for correct LPC pin	CN24
EC-B-19	31	Correct the pin connection of CN8.	U18
EC-B-20	33	swap U42 pin.4,5 SATA_RXN4/SATA_RXP4	U42
EC-B-21	35	swap CN7 pin.1~4	CN7
EC-B-22	36,40	change THINK LIGHT# connect to U14 pin.86 , Add R532	Q7/U14/R532
EC-B-23	36	add R427 connect CN5 pin.13 to U14 pin.20 , add R435	ASM C673/C675/C676/681 , CML4/CML2/CA1~CA6 ASM
EC-B-24	31,32,36	EMI solution	
EC-B-25	4,10	change to DIS only schematic,del CLK_DPLL_SSCLKP/N net and R294	R294
EC-B-26	46,48	del Int LVDS power	L28,R589 No ASM
EC-B-27	16~21, 44	,46	
		for GPU power isolate,add +1.5VGPU and +1.8VGPU	
EC-B-28	37	change FAN connector pin define for standar parts rule	CN15
EC-B-29	10	Add connect PCIECLKREQ 0,5,6,7,PEG_B_CLKRQ to pull high 10K	U11B,R569,R585,R587,R589,R593,R630



Sheet 51 of

KL8A	Scher	matic EC Tracking Record B (for A2> B)Oct. 26, 2010		
EC #	Page	Description	Part Affected	
EC-B-30	4	Del XDP_DBRST# pull high Res		
EC-B-31	4,8	Add VCCSA_SEL pull low	ASM R45	
EC-B-32	40	del SLP_A# connect to EC pin.88	U14 pin.88	
EC-B-33	11,40	Change EC GPIO	U17	
EC-B-34	9	change to 6pF for fineturn X'tal Freq	C114,C113	
EC-B-35	9	Change EC P/N and X'tal no ASM	Y4,C372,C366	
EC-B-36	40	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131	
EC-B-37	17	Follow AMD FAE suggest for Syemour	R573 No ASM	
EC-B-38	17	Fineture VRAM RST timming,change R/C vaule	R28 No ASM, R29,R30,C19 ASM	
EC-B-39	17	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131	
EC-B-40	17	Reserve GFX_CORE_CNTRL0/GFX_CORE_CNTRL1 VID pull down Res for AMD FAE suggest	R130,R131	
EC-C-1	36	Change Power LED1 power plan from +3V_S5 to +3VPCU		
EC-C-2	40	PWR_WHITE change from pin.24 to pin.47		
EC-C-3	40	Add EAPD and reserved D23	D23 No ASM	
EC-C-4	4	change PM_DRAM_PWRGD_Q to PM_DRAM_PWRGD_R,	R315,U15 , C363 , No ASM	
EC-C-5	All	change Res 0 ohm to short pad		
EC-C-6	22	LED Symbol update for SMT require,SWAP Bettery LED pin.1 and Pin.3	LED3	
EC-C-7	25	Add C728,C712 location 0.1u cap for EMI require	C728 ,C712 No ASM	
EC-C-8	12	connect CN4 pin.5,6 to GND for EMI require	CN4	
EC-C-9	22	change Res vaule	R399,R400,R401,R402,R403,R404,R405,R406 change from 499 to 680 ohm	
EC-C-10	12	change Res value from 0.002 to 0 ohm	R248,R262,R255	
EC-C-11	35	Del CA1~6, change to 0402 cap ADD And ASM :C99,C608C,322,C311,C735,C320,C307,C737,C757,C316,C312,C723,C555,C731,C716,C722,C323,C736,C599,C310,C734,C299,C556,C717		
EC-C-12	37	add Res R190,R192	No ASM R190,R192	
EC-D-1	11	modify schematic the SV_DET(GPIO57) signal of PCH that pull high from +3V to +3V_S5		
EC-D-2	09	change Cap vaule for RTC time issue	change C113,C114 from 6pF to 18pF	
EC-D-3	33	modify USB charger circuit	Add Q99, R800,R801,R803,R804,R805 location and No ASM. Add R802 location and ASM. change C521 from ASM to No ASM	
EC-D-4	27	unmount EMI solution in cardreader SD_CLK net	C422 change to No ASM	
EC-D-5	26	cencel Audio jack normal close reserve circuit	Del Q35,R412,Q37,Q440 location	
EC-D-6	09	Del JTAG debug reserved circuit for un-used	change R183,R182,R524,R530,R529,R534,R169 from No ASM to Del location	



	1			
C #	Page	Description	Part Affected	
C-D-7	39	change Hole 8 to NPTH	Hole8 change from PTH to NPTH	
C-D-8	39	reserved Res for ESD require	Add R850,R851,R852,R853,R854,R856 location and ASM	
C-D-9	04	Add C758 location for reserved	Add C758 location but No ASM	
C-D-10	04	modify Mainon# timing	R326,Q29 change from No ASM to ASM	
C-D-11	08	reserved SYS_PWROK	Add C900 location and No ASM	
C-D-12	08	Del PM_DRAM_PWRGD pull high Res	change R489 from ASM to No ASM	
C-D-13	09	change 0 ohm to short pad for cost down	change R409 and R154 from Res 0603 to short pad (No ASM)	
C-D-14	30	+1.5V_WIMAX	change C727,C777,C776 from ASM to No ASM	
C-D-15	30	ACZ_SYNC_CODEC add pull down resister	Add R900 location and ASM	
C-D-16	39	ESD solution	Del SC1,SC22,SC23,SC26,SC35,SC36,SC37,SC38,SC39,SC45 locatoion	
			Add SC46 ~ SC80 location and ASM	
		EMI solution change HDMI connector for EMI require Modify USB3.0 for power save	Add SC82 location and ASM	
EC-D-18	31		CN21 change to P/N:DFHD19MR146	
			Del Q36 , R413,R414, location, R420 change from 0 ohm to 10K	1
			Add D100 ,R906 location and ASM,	
			Add D100 I,R902 ,Q100,C901 ,C902 ,Q101,R903,C903 ,Q102,R904,R905,C904 ,C905 Location and	NO ASM,
EC-D-19	26	Layout issue, so Del D23, R436 location	Del D23 , R436 location,	
				1
				1
				1
				1
				_
C-D-6	09	Del JTAG debug reserved circuit for un-used	change R183,R182,R524,R530,R529,R534,R169 from No ASM to Del location	┙

