Compal Confidential

Model Name :Q5WV1/Q5WS1

Compal Project Name: File Name: LA-7912P

Compal Confidential

Q5WV1 M/B Schematics Document
Intel Sandy/Ivy Bridge Processor with DDRIII + Panther Point PCH
Nvidia N13P GS/GL

2012-02-03b

REV: 0.3

MB PCB		
Part Number	Description	
DA60000SV00	PCB 0N4 LA-7912P REV0 M/B	
		-



Security Classification Compal Secret Data					Compal Elec	tronics	s, Inc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	SCHEMA	ATIC N	1D A 70	112	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETA	RY PROPERTY OF COMPALE I	CTRONICS INC AND CONTAINS	CONFIDENCIAL	3CHEINI/	4 1 IC,IV	ID A/S		
AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETA RMATION. THIS SHEET MAY NOT B ALITHORIZED BY COMPALEL ECTE	E TRANSFERED FROM THE CU	STODY OF THE COMPETENT DIV	ISION OF RADIZE	Document Number				Rev C
	AUTHORIZED BY COMPAL ELECTR LOSED TO ANY THIRD PARTY WITH				[™] 4019ID				
min be oced by on bloc	ECOED TO AUT THE TAUTT WITH	TOOT THICK THAT TEXT CONCE	TO COME THE ELECTROPHICS; II	Date:	Friday, February 10, 2012	Sheet	1 of	63	

Fan Control page 42 Memory BUS(DDRIII) Intel x16 Gen3(N13P-GS) 204pin DDRIII-SO-DIMM X2 x16 Gen2(N13P-GL) Dual Channel Nvidia x8 Gen2(N13M-GS) 100MHz PER LANE PEG(DIS) Sandy/Ivy Bridge BANK 0, 1, 2, 3 page 11,12 N13P GS/GL 133MHz 1.5V DDRIII 1066/1333 Processor N13M-GS page22~30 eDPrPGA989 page31 page 4~10 USB 2.0 conn x2 Bluetooth CMOS Camera FDI x8 DMI x4Conn LVDS Conn. USB port 1,2 on CRT Conn. USB port 11 USB port 10 HDMI Conn. 100MHz 100MHz USB/B page 38 page 38 page 31 1GB/s x4 page 33 page 32 page 31 2.7GT/s 3.3V 48MHz USBx14 LVDS(UMA/OPTIMUS) Intel CRT(UMA/OPTIMUS) 3.3V 24MHz HD Audio Panther Point-M TMDS(UMA/OPTIMUS) PCHHDA Codec PCI-Express x 8 (ARD PCIE2.0 2.5GT/s) 100MHz 989pin BGA ALC271X/281X GEN1 1.5GT/S,GEN2 3GT/S) 100MHz port 5 page 41 port 1 SPI page 13~21 USB 3.0 LAN(GbE) & port 1 port 0 USB 3.0 port 2 page 17 SATA HDD Card Reader Fresco FL1009 BCM57785 page 35,36 Conn. SPI ROM (4M)x1 Phone Jack x 2 Int. Speaker page 38 page 34 port 2 SPI ROM (1M)x1 WLAN page 13 USB3.0 Conn. page 41 page 41 SATA CDROM mSATA(reserve) page 39 Card Reader *RJ45* USB port 8 Conn. LPC BUS page 34 page 34 Conn. page 36 page 35,36 33MHz ENE KB930/KB9012 page 39 RTC CKT. page 13 Touch Pad Int.KBD page 40 page 40 Power On/Off CKT. Sub-board page 40 LS-7911P USB 2.0/B 2Port BIOS ROM USB Port1,2 page 39 page 4 DC/DC Interface CKT. page 43,44 LS-7912P Power Circuit DC/DC PWR/B page 41 page 46~59 Compal Electronics, Inc. Security Classification Compal Secret Data 2012/06/02 Deciphered Date SCHEMATIC.MB A7912 ^{'Custom}4019ID Friday, February 10, 2012

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OF
+VGA_CORE	Core voltage for GPU	ON	OFF	OF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OF
+1.05VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFI
+1.05VS_VTT	+1.05VS_VCCPP to +1.05VS_VCCP switched power rail for CPU	ON	OFF	OF
+1.05VS_PCH	+1.05VS_VCCP to +1.05VS_PCH power for PCH	ON	OFF	OF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OF
+1.8VSDGPU	+1.8VS to +1.8VSDGPU switched power rail for GPU	ON	OFF	OF
+3VALW	+3VALW always on power rail	ON	ON	ON
+3VALW_EC	+3VALW always to KBC	ON	ON	ON
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON
+3VS	+3VALW to +3VS power rail	ON	OFF	OF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON
+RTCVCC	RTC power	ON	ON	ON
			<u></u>	

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

PCH SM Bus address

 Device
 Address

 Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)
 1101 0010b

 DR DIMM0
 1001 000Xb

 DDR DIMM2
 1001 010Xb

4319IDBOL01SMT MB A7912 Q5WV1 HM77 QC UMA 3

4319IDBOL02SMT MB A7912 Q5WV1 HM77 QC 13PGL1G 3

4319IDBOL03SMT MB A7912 Q5WV1 HM77 QC 13PGL2G 3

4319IDBOL04SMT MB A7912 Q5WV1 HM77 QC 13PGS1G 3

4319IDBOL05SMT MB A7912 Q5WV1 HM77 QC 13PGS2G 3

4319IDBOL05SMT MB A7912 Q5WV1 HM77 DC UMA 2

4319IDBOL06SMT MB A7912 Q5WV1 HM77 DC UMA 3

4319IDBOL07SMT MB A7912 Q5WV1 HM77 DC 13PGL1G 2

4319IDBOL08SMT MB A7912 Q5WV1 HM77 DC 13PGL1G 2

4319IDBOL09SMT MB A7912 Q5WV1 HM77 DC 13PGL2G 2

4319IDBOL10SMT MB A7912 Q5WV1 HM77 DC 13PGL2G 2

4319IDBOL11SMT MB A7912 Q5WV1 HM77 DC 13PGL2G 3

4319IDBOL12SMT MB A7912 Q5WV1 HM77 DC 13MGS1G 2

4319IDBOL13SMT MB A7912 Q5WV1 HM77 DC 13MGS1G 3

4319IDBOL13SMT MB A7912 Q5WV1 HM77 DC 13MGS1G 3

4319IDBOL13SMT MB A7912 Q5WV1 HM77 DC 13MGS1G 3

SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	Vad_BID min	Vad_BID typ	Vad_bid max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	V
1	
2	
3	0.1
4	0.2
5	0.3
6	0.4
7	


USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
	UHCI0	0	USB3.0 colay USB2.0 Cont
	OHCIO	1	USB/B (Right Side)
	UHCI1	2	USB/B (Right Side)
EHCI1	OHCII	3	
Encii	UHCI2	4	
		5	
		6	
		7	
	UHCI4	8	Mini Card 1(WLAN)
	OHCI4	9	
EHCI2	UHCI5	10	Camera
Enciz	Uncis	11	BlueTooth
1	UHCI6	12	
	OHCIO	13	


BTO Option Table


BTO Item	BOM Structure
UMA Only	UMAO@
Dis with OPTIMUS	DIS@
Blue Tooth	BT@
Internal USB 3.0	PUSB3@
Internal USB 2.0	PUSB@
USB 2.0 flag	PUSB2@
eDP	eDP@
VRAM	X76@
Connector	CONN@
Unpop	@
N13P-GS	GS@
N13P-GL	GL@
Win8	Win8@
Audio ALC271X	271X@
Audio ALC281X	281X@
РСН НМ65	HM65@
РСН НМ76	HM76@
N13P-GS & GL	GSGL@
N13M-GS	GM @
support AC function	AC@
no AC function	NOAC@


Security Classification	fication Compal Secret Data				Compal Electronics	s, Inc.
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	COLIEMATIC	NAD A 7040
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY P	DENTS DOCU	SCHEMATIC ment Number	,IVID A791Z		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTED. AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF READ'S DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC. OF THE PROPERTY OF THE PRO						





4019ID Friday, February 10, 2012



















Security Classification	ecurity Classification Compal Secret Data				Compal Electronics, 1	nc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	COHEMATIC MD 47012			
	RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC ELOSED TO ANY THIRD PARTY WITHOUT		ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.	Size Custon Date:	SCHEMATIC,MB A7912 Document Number 4019ID Friday, February 10, 2012 Sheet 10	of 6	R 3	Rev C














Security Classification

Issued Date

Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET IN FORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPORTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ETCRONICS, INC.

Deciphered Date

2012/06/02

2011/06/02


Compal Electronics, Inc.


Sheet 16 of


Rev


SCHEMATIC, MB A7912


4019ID Friday, February 10, 2012























Rev C

Sheet 24 of








Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2011/06/02 Deciphered Date 2012/06/02 Title

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTORY OF THE COMPETENT DIVISION OF REPAIR OF THE COMPATENT DIVISION OF THE COMPATENT DIVISION




VRAM DDR3 chips (1GB)

64Mx16 DDR3 *8==>1GB 128Mx16 DDR3 *8==>2GB




Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH




VRAM DDR3 chips (1GB)


64Mx16 DDR3 *8==>1GB 128Mx16 DDR3 *8==>2GB




Mode D Address	031	3263
CMD0	CSO_L#	
CMD1		
CMD2	ODT_L	
CMD3	CKE	
CMD4	A14	A14
CMD5	RST	RST
CMD6	A9	A9
CMD7	A7	A7
CMD8	A2	A2
CMD9	A0	A0
CMD10	A4	A4
CMD11	A1	A1
CMD12	BA0	BA0
CMD13	WE*	WE*
CMD14	A15	A15
CMD15	CAS*	CAS*
CMD16		CS0_H#
CMD17		
CMD18		ODT_H
CMD19		CKE_H
CMD20	A13	A13
CMD21	A8	A8
CMD22	A6	A6
CMD23	A11	A11
CMD24	A5	A5
CMD25	A3	A3
CMD26	BA2	BA2
CMD27	BA1	BA1
CMD28	A12	A12
CMD29	A10	A10
CMD30	RAS*	RAS*
Not Available		
	LOW	HIGH

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	COURT AFTER AFT AFTATA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD THE CUSTODY OF THE COMPETENT DIVISION OF RAD THE CUSTODY OF THE COMPETENT DIVISION OF RAD THE CUSTODY OF THE					SCHEMATIC,MB A7912	Rev








Rev

Sheet 33 of


Friday, February 10, 2012

SATA HDD1 Conn.


CL 4.0 mm





SATA ODD Conn.





Security Classification	ty Classification Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	SCHEMATIC.MB A7912		
	RING DRAWING IS THE PROPRIETARY PR RMATION. THIS SHEET MAY NOT BE TRA AUTHORIZED BY COMPAL ELECTRONIC LOSED TO ANY THIRD PARTY WITHOUT		CTRONICS, INC. AND CONTAINS CONFIDER STODY OF THE COMPETENT DIVISION OF R EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.	SCHEWATIC, WIS A7912	Rev C	



















Security Classification	Con	npal Secret Data			Compal Electronics	s, Ind	C.		
Issued Date	2011/06/02	Deciphered Date	2012/06/02	Title	SCHEMATIC.MB A79	12			
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY PI	ROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F	NT-EN	Document Number	12			Rev
DEPARTMENT EXCEPT AS	ORMATION. THIS SHEET MAY NOT BE TR. IS AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SHI	EET NOR THE INFORMATION IT CONTAINS	Custo	^m 4019ID			Ī	č
MINT BE GOED BY ON BIOC	COOCE TO THE THIRD THE THE THIRD	THOR WITH TEN CONCE	TO COME THE ELECTROPHICS, INC.	Date:	Friday, February 10, 2012 Sheet	39	of	63	



















Security Classification	Con	Compal Electronics, Inc.			
Issued Date	2011/06/02	Deciphered Date	2012/06/02	SCHEMATIC.MB A7912	
DEPARTMENT EXCEPT AS	RING DRAWING IS THE PROPRIETARY P DRMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT	CS, INC. NEITHER THIS SHI	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.	Document Number	Rev C
































Version change list (P.I.R. List)

Page 1 of 2 for PWR

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	S3 sequence @ DC	Meet Intel sequence SPEC	-	49	Change RP91 to 267K	2011	
2	1.5VSDGPU lose	Improve FB pin anit-noise		51	Change RP248 to 2K, PR255 to 1.74K, PR253 to 137K	2011	DVT
3	Cut-in SMT memo			52	Add PC182, PC184	2011	1
4	 	Standard design			Change PR138, PR150, PR178, PR194, RP205 , PR235 to 2	2011	
5	Vth has risk	T		51	Change PU16 from G971 to APL5930	2011	,
6		Enable select		51	Add PR266	2011 217	PVT
7	Cut-in EMI solution	 		53	Add PC88, PC89, PC91	2011	1
8		Consider part rating	 	51	Change PR277 from 0402 to 0603	2011	PVT
9	Г 	Tune transient character		52	Add PC139, PC169 Swap PC271 & PC275	2011	PVT
10	+	PH1 OTP and ADP_I throttling by H/W control	-	46	Delete PR37, PR57	2011	
11	 	Follow Power design	L	55	Add PC313, PC314, PC315	2011	PVT
12	VGA sequence meet nVidia SPEC		 	51	Swap PR258 & PR263, PR266 & PR264, PR246 & PR265	2011	 PVT
13	Cut-in EMI solution			47	Add PR53, PC40	¦_1223 _ 2012 _0104 _	PVT2
10						 !	
11							i i i
12	 			 	 		
13	 			 			
14				;		-	-, ! !
15			 	/ 	 		
 16					<u>i</u>		
	 	ļ	 	 	 		
17	 	<u></u>	 	! -			
_ <u>18</u> 19							
	<u></u>	<u>i</u>		<u></u>			
			Security Classification		Compal Secret Data 011/06/02	Title	Compal Electronics, Inc.
			Issued Date		Desiphered Bate		SCHEMATIC,MB A7912
			AND TRADE SECRET IN DEPARTMENT EXCEPT	EERING DRAWIN IFORMATION. TH AS AUTHORIZEI	IG IS THE PROPRIETARY PROPERTY OF COMPALE LECTRONICS, INC. AND CONTAINS CONFIDE HIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPTENT DIVISION OF R D BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS NY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	Size Document Nur Custom	4019ID Rev C
			MAY BE USED BY OR D	ISCLOSED TO A	NY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.	Date: Friday, Fel	bruary 10, 2012 Sheet 56 of 63

	Version change list (P.I.R. List)				Page 2 of 2 for PWR		
I tem	Fixed Issue	Reason for change	Rev.	PG#	Modify List	TOT PVVR	Date	Phase
1				 - -	1 		-	
	i 	i 		i 1	i T			<u></u>
2	 	! !		 	! !		- - 	
3			 				1 1 1	:
	- <u> </u>	L	<u>-</u>	} !	!		 !	- !
4	 	 		 			- - -	
5			; 				i I I	i I I
6				 ! !			- 	 !
		· 					-	i
7		 					<u> </u>	[[]
 8	 	 	 				- 	_
	i 	: 		j	£		- 	- - ·
9		 						1
10	† 	<u> </u>			<u></u>		- 	·
	1 1	1		<u> </u>	 			
11				T 	1			
12	 				 		 	
	 	ļ		 	 		- 	 -
13	 		 	 - 	 		 	
14	1			! !	, 		i I I	
	† 		 	 	! !		- 	-
15	 		 	 - 	! ! 		 - 	 - ·
16	 	 	; 	 	1 1 1		 	
	<u> </u>	 	 		 		- 	- ·
17 	 	! !		<u> </u> 			<u> </u>	
			Security Classification		Compal Secret Data 2011/06/02 Deciphered Date	2012/06/02 Titl	-	Compal

tem	Page# Title	Date	Request Owner	Issue Description Solution Description	Rev.
L	P.40.13	9/7	EC	Change th HDA_SDO to ME_EN	0.2
2	P.40	9/7	HW	Add R2085 ,change the EC_ACIN pull high to +3VLP	0.2
3	P.37	9/7	HW	Add fl1009 USB3.0 TX coupling capacitor (c2060,c2061)	0.2
1	P.38.39.40	9/7	HW	Add USB chargaer schematic(C2060.C2061.R2077~R2084,R2065~R2072)	0.2
5	P.22.40	9/7	HW	Follow ABO request,add ADPS function(Q2005),R2086.R2087)	0.2
5	P.20	9/7	HW	Add +5VALW TO +5VALW_PCH schematic(Q2006.C2062.R2088)	0.2
,	P.44	9/7	HW	-Add +3VALW TO +3VALW_PCH schematic(U2006,R2073~R2076,C2056~C2059,Q2003,Q2004)	0.2
3	P.43	9/7	HW	For FSOV spec, Chang R714, R716 from 75ohm to 47ohm.	0.2
)	P.13	9/7	HW	For WIN8, Change R681.R651.R684.R652 to 33ohm	0.2
.0	P.44	9/7	HW	Delete C817, Change C826 from D2 size to B2 size	0.2
.1	P.17.37	9/7	HW	Follow chief river common design, please chang Mini-Card 2(port 11) to port 9	0.2
2	P.38	9/7	HW	Delete +1.5V to +1.05V_V128 Transfer(U2002.R2002.R2003.R2005.C2002.C2003.C2005.	R20 08 2
.3	P.38	9/7	HW	Delete USB3.0 EEPROM(U2004.R2035.R2034.C2039)	0.2
.4	P.37	9/7	нพ	Reserve Mini-Card 2	0.2
.5	P.19	9/7	нw	F2 flick issue on projector P5202 D-sub Add C2063.C2064	0.2
.6	P.22.40	9/8	HW	Change VGA GPIO12 of dGPU connection to EC controlled for the power limited usage Add EC pin 107>GPU ACIN	ge 0.2
.7	P41	9/14	нw	Add SW5.SW6 for EG project.	0.2
.8	P27.30	9/14	HW	Swap MDC37 and MDC38 Swap MDA13 and MDA14	0.2
.9	P06.11.17.35. P39.40.42	9/14	HW	For ESD request	0.2
20	P16	9/16	HW	Add C2065~C2075 For HDMI PCH_DPB_HPD noise	0.2
21	P31	9/16	HW	Add C2076 For LVDS power sequence Change R5 from 300 to 200 ohm Change R2 from 1k to 10k ohm	0.2
22	P18	0/16	HW	change C2 from 0.047uF to 1uF Delete PCH test ponit(T31~T46,T49~T61,T63~T65)	
23	P21,40	9/16			0.2
24	P14,22,35,38	9/19	HW	Change Q22,Q26 from SB000008J10 to SB000009080 For Crystal Change Y2 ,Y4 from SJ10000DJ00 to SJ10000E800 Change Y1000 from SJ10000DK00 to SJ100009700 Change C630,C631,C2019,C2028,C1008,C1009 to 10pF Change C681,C679 to 15pF	0.2
				Change C681, C679 to 15pF Security Classification	

Version Change List (P. I. R. List)	Page 2
-------------------------------------	--------

Item	Page#	Title	Date	Request Owner	Issue Description Solution Description	Rev.
25	P.44		9/20	EMI	For EMI request (Add C2079~C2084)	0.2
26	P.36		9/20	HW	For SD3.0 issue (Add R2088.R2089)	0.2
27	P.20		10/17	HW	Add +5VALW TO +5VALW_PCH schematic(Q2006.C2062.R2090)	0.3
28	P.44		10/17	HW	Add +3VALW TO +3VALW_PCH schematic(U2006,R2073~R2076,C2056~C2059,Q2003,Q2004)	0.3
29	P.40		10/17	HW	Board ID error. Add R353.	0.3
30	P.40		10/17	HW	Board ID 0.3. Change R353 to 18K	0.3
31	P.17,3	9	10/17	HW	Follow Intel's suggestion; Change USB3.0 from port 2 to port 1 Change USB2.0 from port 0,1 to port 2,9	0.3
32	P.18		10/18	HW	Support eDP GPIO71>0 (eDP) GPIO71>1 (LVDS)	0.3
33	P.13.4	0	10/25	HW	Co_lay NPCE885N Delete U38,C722,R690,R695,C727 Add C2085,R2091~R2096	0.3

	Security Classification		Compal Secret Data			Compal Electron	ics. In	c.			
	Issued Date	2011/08/31	Deciphered Date	2012/08/31	Title			4.574	313		
Ī	THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPE	RIETARY PROPERTY OF COMPAL ELE	CTRONICS, INC. AND CONTAINS CON	NFIDENTAL.	SCHEMAT Document Number	IC,MB	A/5	<u> 112 </u>		Rev
	AND TRADE SECRET INFO DEPARTMENT EXCEPT AS	RMATION. THIS SHEET MAY N AUTHORIZED BY COMPAL EL	OT BE TRANSFERED FROM THE CU: ECTRONICS. INC. NEITHER THIS SHI	ECTRONICS, INC. AND CONTAINS CON STODY OF THE COMPETENT DIVISION EET NOR THE INFORMATION IT CONT.	N OF RED ^{IZE} AINS Custo	4019II)					C
	MAY BE USED BY OR DISC	LOSED TO ANY THIRD PARTY	WITHOUT PRIOR WRITTEN CONSEN	IT OF COMPAL ELECTRONICS, INC.	Date:		Sheet	59	of	63	
_	3			2			1				

l tem	Page# Title	Date	Request Owner	Issue Description	Solution Description	Rev.
43	P.41	11/16	ME		Delete SW5,SW6, Pop SW2,SW3	0.4
44	P.05	11/16	HW	BUF_CPU_RST# noise	Add C2090	0.4
45	P.35	11/17	HW	LAN SPROM on Chip	De-pop U31,R537 Pop R538	0.4
46	P.36	11/17	EMI		Change C478 to 10P_50V	0.4
47	P.13	11/17	HW	RTC issue	Change C682,C686 to 15P	0.4
48	P.31,32,41	11/17	ESD		De-pop D3,D4,D17,D18,D15 Pop D24,D36	0.4
49	P.40	11/17	HW	_	De-pop R891,R893	0.4
50	P.24	11/21	HW		N13P_GS Change strap2 to PD 15k Change strap4 to PD 10k	0.4
51	P.13	11/21	HW		Chip Select Change R651,R2049 to Oohm	0.4
52	P.13,40	11/21	HW		Delete NPCE885N (R2091.R2092.R2094.R2095.R2096,R698, R699,R692,C2085)	0.4
53	P.45	11/22	HW	$A \lambda \lambda^{\gamma}$	Change +1.05VSDGPU JUMP size PJ19 change to 43x118	0.4
55	P.35,36	11/23	нw		Card Reader Change R216 to 22 ohm Change R2088 to 47ohm Change R2089 to 22 ohm Add C2091~C2093 Change R525,R536,R537,R538 to 1k	0.4
56	P.13	11/23	HW		Delete R2093,R2049,R651(0ohm)	0.4
57	P.13	11/23	HW		Change N13P-GS to SA000051880 Change U33 to SA00005AG00	0.4
58	P.35, P36	11/23	HW		Del C2093, R222, R2089, net(CR_CLK_XD_RY_BY#_23) Add R2101, C2094	0.4
59	P.36	11/24	HW		ADD R2102, C2096 for EMI ISSUE	0.4

Security Classification

Issued Date

Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET IN FORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPORTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NETHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ETCRONICS, INC.

Deciphered Date

2012/08/31

Compal Electronics, Inc.

Date: Date: Durant Num.

Friday, February 10, 2012

SCHEMATIC,MB A7912

				Version Chang	e List (P. I. R. List)	Page 4	
tem	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
58	P.24.2	5	12/02			Change R1057 from 35kohm to 45kohm Change R1077 from 40.2ohm to 42.2ohm Change R1080 from 60.4ohm to 51.1ohm	0.4
59	P.22		12/02			for N13P_GS, the boot voltage is 0.9V pop R1022,R1021,R1036,R1035,R1034,R1033 for N13P_GL, the boot voltage is 0.95V pop R1022,R1037,R1020,R1019,R1034,R1033 for N13M_GS, the boot voltage is 0.925V pop R1022,R1037,R1020,R1019,R1018,R1033	0.4
60	P.44		12/02			Change R369 from 470ohm to 150ohm Change R26 from 470ohm to 47ohm Pop Q3	0.4
61	P.13		12/02			BIOS ROM(4M) Change U36 to SA00003K800	0.4
62	₽.35		12/06			EMI suggestion for Card Reader Change R195 from 33ohm to 22ohm Change R216 from 22ohm to 0ohm Change C2094 from 6pF to 6.8pF Change R2101 from 0ohm to 22ohm Change R2088 from 47ohm to 75ohm Change R2102 from 47ohm to 0ohm De-pop C2096	0.4
63	P.36		12/07			EMI request for 家電下鄉 Add C2097	0.5
54	P.39		12/07			For PCH HM70 Change USB port0 to co-lay USB3.0 Change USB port2 to USB2.0 Change USB port 11 to BT	0.5
65	P.44		12/07			Change 1.5VSDGPU EN from VGA_ON# to VGA_PWAdd R2103,Q2008	VROK#0.5
66	P.18		12/09			For eDP Change Q2007 from SB501380020 to SB5011100	0.5

Security Classification	Con	npal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/31	Deciphered Date	2012/08/31	Title	COHEMATIC MD 47012	
DEPARTMENT EXCEPT AS		S, INC. NEITHER THIS SHE	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF F EET NOR THE INFORMATION IT CONTAINS IT OF COMPAL ELECTRONICS, INC.	Custon Date:	SCHEMATIC, MB A7912	Rev C

				Version	n Change List (P. I	. R. List)		Page 5		
Item	Page#	Title	Date	Request Owner	Issue Des	cription		Solution Description		Rev.
67	P.31		12/16	EE				change Q2007 to 2N7002 for eD	P_HPD circuit	LA-7912 0.2
68	P.40		12/16	EE				add WLAN_PME# on pin85. add wlan_on signal on EC pin3 add AC circuit	8	LA-7912 0.2
69	P.35		12/16	EE				reserve Q2007 for open +3V_LA PCH_PWREN#	N by	LA-7912 0.2
70	P.40		12/16	EE				add R2063 for pull high VCINO add R2059 for pull low VCIN1	_	LA-7912 0.2
71	P.41		12/20	EE				resever R2116 ~ R2119 for charesever C2101~C2107 56pF on T		3VLA-7912 0.2
72	P.36, 14	l	12/22	EE				change R384 & R385 power to + unpop R630 & reserve R2120 to		LA-7912 N 0.2
73	P.42, 35	5	12/22	EE			A	change Q43 from 2n7002 to BSS unpop R209	138	LA-7912 0.2
74	P.40		12/23	PWR				change R353 to 56k for board power request pop R2063, R20 un-pop R880, R891, R893		LA-7912 0.2
75	P.39		12/23	EMI				change USB3 signal pass by ch	ock (SM070001600)	LA-7912 0.2
76	P.41		12/23	ме				Change LED(Blue) SC591NB5A30 Change LED(AMBEL) SC500007700 change (R2116=130ohm), (R377,2 (R2117,2119 = 51 ohm)	to SC500005930	LA-7912 0.2
78	P.36		12/23	EMI		7		R2088 change to 10ohm		LA-7912 0.2
79	P.25		12/23	EMI				L1002 use SM010028800 (for N1 use 0ohm on N13P_GS,N13M_GS	3P_GL)	LA-7912 0.2
80	P.44		12/24	EE				POP R2104, R2106 unpop R2105, for VGA sequence	R2107	LA-7912 0.2
81	P.41,24		12/24	EMI, EE				De-pop C217,C216 EMI request. add R1019, R1020, R1037 for	GM@ (VGA_CORE)	LA-7912 0.2
82	P.40,27		12/27	EE				change R2059&R2063 to 10k ohm C2086~C2089 change bom sturte	-	LA-7912 0.2
83	P.40		12/27	EE				add R2125, R2123 for option W add R2122, R2124 for option B reserve R2126 to pull high 3V reserve R2127 to pull high 3V	L_OFF# to EC or P T_ON# to EC or PC ALW	
						Security Classification	0011100101	Compal Secret Data	Compal Electroni	cs, Inc.
						Issued Date THIS SHEET OF ENGINEER AND TRADE SECRET INFOI DEPARTMENT EXCEPT AS MAY BE USED BY OR DISC	2011/08/31 ING DRAWING IS THE PROPRMATION. THIS SHEET MAY AUTHORIZED BY COMPAL ELOSED TO ANY THIRD PART	Deciphered Date 2012/08/31 PRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDEN NOT BE TRANSPERED FROM THE GUSTODY OF THE COMPETENT DIVISION OF R. ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS Y WITHOUT PRIOR WRITTER GONSENT OF COMPAL ELECTRONICS, INC.	SCHEMATIO SZA Document Number 40191D Date: Friday, February 10, 2012	C,MB A7912

					on Change List (P. I. R. List)	Page 6		
Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.	
83	P.41		01/02	EE		reserve R2121 for WLAN_LED connect +3VALW change C2101~2107 bomstucture to GM@	LA-7912 0.3	
84	P.13		01/09	EE		add GPIO23 for define USB config. (R2128 & R2092)	LA-7912 0.3	
85	P.45~56		01/09	PWR		update power circuit	LA-7912 0.3	
86	P.37		01/09	EE		change R2110 to pull high +3VS_FULL	LA-7912 0.3	
87	P.31		01/10	EE		add R2130 reserve for lvds short issue	LA-7912 0.3	
88	P.40		01/10	EE		change board ID to 0.3 (R353 100k)	LA-7912 0.3	
89	P.37		01/11	EE		change R2110 to pull high +3VALW	LA-7912 0.3	
90	P.37		01/11	EE		pop +3VS_FULL 開電線路	LA-7912 0.3	
91	P.13		01/11	EE		add new bom structer usb2@ for usb flag	LA-7912 0.3	
92	P.44		01/11	EE		UNPOP +1.5VSDGPUH to +1.5VSDGPU circuit	LA-7912 0.3	
93	P.35, 4	0	01/12	EE		add R2131,R2132 for option turn off 3VLAN power by PCH_PWR_EN# or LAN_PWR_EN# (from EC)		
94	P.37, 4	0	01/18	EE		add R2134~R2136 reserve for AOIC for ACER request	LA-7912 0.3	
95	P.17		01/18	EE		reserve R2137 pull low USB_P8 for PCH leakage	LA-7912 0.3	
96	P.32		02/02	EE		change R428 & R426 to 0 ohm for CRT issue	LA-7912 0.3	

Security Classification		Compal Electronics, Inc.								
Issued Date	2011/08/31	Deciphered Date	2012/08/31	Title				72		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE. AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPORT OF THE INFORMATION IT CONTAINS CONFIDENCE. BEAUTION OF THE INFORMATION OF THE INFORMATION OF REPORT OF THE INFORMATION OF THE INFORMATION OF THE INFORMATION OF										
		Date:	Friday, February 10, 2012	Sheet	63	of 6	3			