Compal Confidential

G400S/G500S DIS M/B Schematics Document

Intel Ivy Bridge Processor with DDRIII + Panther Point PCH


nVIDIA N14X

LA-9901P

2013-03-20

REV:1.0

Security Classification	Co		Compal Electronics, Inc) .		
Issued Date	2011/06/15	Deciphered Date	Title	Cover Page		
THIS SHEET OF ENGINEE	DING DDAWING IS THE DDODDIETADY	PROPERTY OF COMPALEU	CTRONICS INC. AND CONTAINS CONFID		Cover Page	
AND TRADE SECRET INFO	DRMATION THIS SHEET MAY NOT BE T	BANSEERED FROM THE CU	ECTRONICS, INC. AND CONTAINS CONFID ISTODY OF THE COMPETENT DIVISION OF	ne ize	Document Number	Rev
DEPARTMENT EXCEPT AS		NICS, INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAIN		™ VILG1/G2 MB LA9901P Sch	nematic 1.0
MAT BE OSED BT ON BISC	DEGGED TO AIRT THIRD FAITH WITHOU	STITION WITH TEN CONSE	TO COMI AL LELCTHONICS, INC.	Date:	Wednesday, March 20, 2013 Sheet 1	of 63



Voltage Rails +5VS +3VS power +1.5VS plane +V1.05S VCCP +5VALW +1.5V +VCC_CORE +B +VGA_CORE +VCC_GFXCORE_AXG +3VALW +1.8VS State +0.75VS +1.05VS 0 0 0 0 s3 0 0 0 X S5 S4/AC 0 0 X X S5 S4/ Battery only 0 X X X S5 S4/AC & Battery X X X don't exist

EC SM Bus1 address

EC SM Bus2 address

Device Device Address Smart Battery 0001 011X b Thermal Sensor 1001 100xb

PCH SM Bus address

Address Device DDR DIMM0 1010 000Xb DDR DIMM2 1010 010Xb

NV-GPU SM Bus address

Device Address

1001 111Xb (0x9E) Internal thermal sensor

SMRIIS Control Table

ZIMPO 2 CO								
	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN	Thermal Sensor	PCH
SMB_EC_CK1 SMB_EC_DA1	KB9012 +3VALW	Х	+3VALW	Χ	Х	Х	Х	Х
SMB_EC_CK2 SMB_EC_DA2	KB9012 +3VALW	V + 3VS_VGA	Х	Χ	Х	Х	Х	+3VS
SMBCLK SMBDATA	PCH +3VALW	Х	Χ	Χ	+3VS	+ 3VS	Х	Х
SML0CLK SML0DATA	PCH +3VALW	Х	Х	Χ	Х	Х	Х	Х
SML1CLK SML1DATA	PCH +3VALW	+ 3VS_VGA	Х	+ 3VS	Х	Χ	+ 3VS	Х

BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

			ı			ı		
SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID table for AD channel

Vcc	3.3V					
Ra	100K +/- 1%					
Board ID	Rb	$V_{\mathrm{AD_BID}}$ min	$V_{\mathrm{AD_BID}}$ typ	V _{AD_BID} max	EC AD	
0	0	0 V	0 V	0.300 V	0x00 - 0x0B	MP
1	12K +/- 1%	0.347 V	0.354 V	0.360 V	0x0C - 0x1C	PVT
2	15K +/- 1%	0.423 V	0.430 V	0.438 V	0x1D - 0x26	DVT
3	20K +/- 1%	0.541 V	0.550 V	0.559 V	0x27 - 0x30	EVT

USB Port Table

	USB 2.0	Port	3 External USB Port
	UHCIO	0	USB Port (Left Side) USB3.0
	onero	1	USB Port (Left Side) USB3.0
	UHCI1	2	Touch Screen
EHCI1 USB3.0		3	USB Camera
	UHCI2	4	
002010		5	
	UHCI3	6	
		7	
	UHCI4	8	
	Uncia	9	USB/B (Right Side USB2.0)
EHCI2	UHCI5	10	Mini Card(WLAN)
BIICIZ	011013	11	Card Reader
İ	UHCI6	12	
	OHCIO	13	

BOM Structure Table


BTO Item	BOM Structure
45 LEVEL	45@
Connector	ME@
For VILG2 (14")	140
For VILG1 (15")	15@
GPU:N14M-GE	N14@
HDMI	HDMI@
Camera	CMOS@
LAN LDO Mode	LDO@
LAN Switch mode	SWR@
10/100 LAN(AR8162L)	8162@
10/100 LAN(QCA8172)	8172@
N14M-GE SKU	GE@
N14P-GS SKU	GS@
N14P-GV2 SKU	GV2@
N14P-GV2&N14P-GS SKU	GVGS@
Green clock (DIS sku)	GCLK304@
Green clock (UMA sku)	GCLK244@
Green clk support	GCLK@
No Green clk support	NOGCLK@
Nvidia GC6 state	GC6@
Touch Screen SKU	TS@
Optimus SKU	OPT@
UMA SKU	UMA@
PCH(NM70 sku)	NM70@
PCH (HM70 sku)	HM70@
PCH (HM76 sku)	HM76@
VRAM(1000MHz)	1000M@
VRAM(900MHz)	900 M @
Unpop	@

Security Classification	Con	npal Secret Data		Coi	mpal Electronics, Inc.	
Issued Date	2011/06/15	2011/06/15 Deciphered Date 2012/07/11		Title	Notes List	
THIS SHEET OF ENGINEE	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE	ECTRONICS, INC. AND CONTAINS CONFIDE	TIAL ID	Notes List	h

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONTRIBED AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPORT AND THE COMPETENT DIVISION OF THE COMPETEN

VILG1/G2 MB LA9901P Schematic 1.0 Wednesday, March 20, 2013 | Sheet 3 of 63


N14x GPIO Pin Definition Table Functional Default Normal Function Name Description PU/PD GPI00 FB CLAMP MON I FB Clamp monitor MEM VID:Strap to MEM VDD CTL GPIO1 O Memory VDD VID boot FBVDD/Q GPIO2~4 Non-support for LCD O Panel 100k PD GPI05 Reserve GPI06 FB CLAMP TGL REQ# O Active low FB Clamp toggle request GPI07 3DVision O 3D Vision L/R signal GPI08 OVERT IO Active Low Thermal Catastrophic 100k PU Over Temperature GPI09 ALERT IO Active Low Thermal Alert 100k PU 100k PD GPIO10 MEM VREF CTL 0 Memory VREF Control PWM VID **GPI011** 0 GPU Core VDD PWM control supply overdraw input PWR LEVEL I AC power detact or control signal GPIO12 100k DII PSI:100k PU to GPIO13 PSI O Phase Shedding enable two phase GPIO14~19 Non-support for HDA I Hot Plug GPIO20~21 Reserve GPU Power On GPU Power Down First Rai Last Rai' Tpower-off <10ms





- 2. The total time for all rails to ramp should be within 6ms.
- 3. A power rail has to ramp up 90% before the next power rail in sequence
- can start ramping up.


 4. No signal should be applied to the GPU before the power rail are fully



Power sequencing violations

1.All GPU power rails should be turned off within 10ms





For N14P-GV2 strap table X76

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GV2	1 GHz	128M* 16* 4 1GB	Samsung K4W2G1646E-BC1A	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 45K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M* 16* 4 1GB	Micron MT41J128M16JT-093G:K	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 30K	R PU 5K	R PU 5K
N14P-GV2	1 GHz	128M* 16* 4 1GB	Hynix H5TC2G63FFR-11C	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 25K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M* 16* 4 2GB	Samsung K4W4G1646B-HC11	R PU 45K	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 20K	R PU 5K	R PU 5K
N14P-GV2	900 MHz	256M* 16* 4 2GB	Micron MT41K256M16HA-107G:F	R	R PD 45K	R PD 15K	R PD 5K	R PD 45K	R PD 10K	R	R


For N14P-GS strap table

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14P-GS	1 GHz	128M* 16* 8	Samsung	R	R	R	R	R	R	R	R
MINF-GS	I GHZ		K4W2G1646E-BC1A	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 45K	PU 5K	PD 15K
N14P-GS	1 GHz	128M* 16* 8	Micron	R	R	R	R	R	R	R	R
11111 00	I GHZ		MT41J128M16JT-093G:K	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 30K	PU 5K	PD 15K
N14P-GS	1 GHz	128M* 16* 8		R	R	R	R	R	R	R	R
MINI-03	I GHZ		H5TC2G63FFR-11C	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 25K	PU 5K	PD 15K
N14P-GS	900 MHz	256M* 16* 8	Samsung	R	R	R	R	R	R	R	R
NITE-GS	900 WITIZ		K4W4G1646B-HC11	PU 45K	PD 5K	PD 20K	PD 5K	PD 45K	PD 20K	PU 5K	PD 15K
N14P-GS	900 MHz	256M* 16* 8	Micron	R	R	R	R	R	R	R	R
11145-00	JOU WITH	4GB	MT41K256M16HA-107G:F	PI145K	PD 5K	PD 20K	PD 5K	PD 45K	PD 10K	PLL5K	PD 15K


For N14M-GE strap table

GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N14M-GE	1 GHz	128M* 16* 4 1GB	Samsung K4W2G1646E-BC1A	R	R	R	R	R	R	R	R
N14M-GE	1 GHz	128M* 16* 4		PU 10K R PU 10K	PD 10K R PD 10K	PU 10K R PD 10K	PD 10K R PD 10K				
N14M-GE	1 GHz		H5TC2G63FFR-11C	R PD 10K	R PD 10K	R PU 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz		K4W4G1646B-HC11	R PU 10K	R PU 10K	R PD 10K	R PU 10K	R PD 10K	R PD 10K	R PD 10K	R PD 10K
N14M-GE	900 MHz	256M* 16* 4	Micron MT41K256M16HA-107G:E	R	R PD 10K	R	R	R PD 10K	R PD 10K	R PD 10K	R PD 10K


Optimus Typical Power-Up Sequence





Optimus Typical Power-Down Sequence





Compal Electronics, Inc. Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date VGA Notes List THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONTRIDE AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE OFFICENT DIVISION OF IN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPA ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WITHTEN CONSENT OF COMPAL ELECTRONICS, INC. VILG1/G2 MB LA-9901P Schematic Nednesday, March 20, 2013 | Sheet 4 of 63


























PCIE Port	Bifurcation Straps
	11: (Default) x16 - Device 1 functions 1 and 2 disabled
CFG[6:5]	*10: x8, x8 - Device 1 function 1 enabled; function 2 disabled
	01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
	00: $x8, x4, x4$ - Device 1 functions 1 and 2 enabled





PEG DEFE	PEG DEFER TRAINING						
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion						
	0: PEG Wait for BIOS for training						


	CFG2 CFG4 CFG5 CFG6 CFG7	AK28 AK29 AL26 AL27 AK26 AL29 AL30 AM31 AM32 AM36 AM28 AM31 AM26 AM28 AN31 AN26 AM27 AK31 AN26 AM31 AN26 AM31	CFG(0) CFG(1) CFG(1) CFG(2) CFG(3) CFG(3) CFG(4) CFG(4) CFG(7) CFG(8) CFG(1)		VCC_DIE_SENSE VSS_DIE_SENSE RSVD28 RSVD29 RSVD30 RSVD31 RSVD32 RSVD34 RSVD34 RSVD35	AH27 AH26 L7 AG7 × AE7 × AK2 × W8 W8 AT26 AM38 AJ27	PAD
T14 PAD T15 PAD T17 PAD T17 PAD	VCC AXG VAL SENSE VSS AXG VAL SENSE VCC VAL SENSE VSS VAL SENSE	AJ31 AH31 AJ33 AH33	VAXG_VAL_SENSE VSSAXG_VAL_SENSE VCC_VAL_SENSE VSS_VAL_SENSE	-	RSVD37 RSVD38 RSVD39 RSVD40	T8 J16 × H16 × G16 ×	
Need PWR add new circuit on 1.05V(refer CRB)		AJ26	RSVD5	3VED	RSVD_NCTF1 RSVD_NCTF2 RSVD_NCTF3 RSVD_NCTF4 RSVD_NCTF5	AR35 AT34 AT33 AP35 AR34	
		F25 F24 F24 X D24 X G25 X G24 X C30 X A31 X B30 X B30 X B31 X A30 X C29	RSVD8 RSVD9 RSVD10 RSVD11 RSVD12 RSVD13 RSVD14 RSVD15 RSVD16 RSVD16 RSVD17 RSVD18	RESERVE	RSVD_NCTF6 RSVD_NCTF7 RSVD_NCTF8 RSVD_NCTF9 RSVD_NCTF10	B34 A33 × A34 × B35 × C35 ×	
		X B29 X D30 X B31 X A30 X C29	RSVD19 RSVD20 RSVD21 RSVD22 RSVD23		RSVD51 RSVD52	AJ32 AK32	
		× J20 × B18	RSVD24 RSVD25		BCLK_ITP BCLK_ITP#	AN35 AM35	
		× ^{J15}	RSVD27		RSVD_NCTF11 RSVD_NCTF12 RSVD_NCTF13	AT2 X AT1 X AR1 X	
					KEY	B1 ×	
			TYCO_2013620-2_IVY BI ME@	RIDGE		I	
			-				


Security Classification			Compa		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DDAGEGGA
THIS SHEET OF ENGINEER AND TRADE SECRET INFO	RING DRAWING IS THE PROPI DRMATION. THIS SHEET MAY I	RIETARY PROPERTY OF COMPAL ELE NOT BE TRANSFERED FROM THE CU	ECTRONICS, INC. AND CONT STODY OF THE COMPETENT	AINS CONFIDENTIAL F DIVISION OF FIX 120	PROCESSO. Document Number
		LECTRONICS, INC. NEITHER THIS SH Y WITHOUT PRIOR WRITTEN CONSE!			VILG1/G2 I Wednesday, March 20.
3			2		


| Compal Electronics, Inc. | Title | PROCESSOR(4/7) RSVD,CFG | Document Number | VILG1/G2 MB LA9901P Schematic | State | Wednesday, March 20, 2013 | Sheet 8 of 63 | State | S
















































Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2011/06/15 Deciphered Date 2012/07/11 Title N14X-LVDS/HDMI/DP/THM


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENCE OF THE COMPATION
































Security Classification Compal Secret Data				Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	CDT C	
THIS SHEET OF ENGINEER AND TRADE SECRET INFO	RING DRAWING IS THE PROPRIETARY P	ROPERTY OF COMPAL ELE ANSFERED FROM THE CU	ECTRONICS, INC. AND CONTAINS CONFIDE ISTODY OF THE COMPETENT DIVISION OF I EET NOR THE INFORMATION IT CONTAINS	NETIAL SIZE Cust	CRT Connector Document Number	Rev
DEL VILLIMICIAL EVOCE I VO	CLOSED TO ANY THIRD PARTY WITHOUT	OO, INC. NEITHER THIS SH	LET NOT THE IN CHMATION IT CONTAINS	Date:	Wednesday March 20, 2013 Sheet 34 of	63





Mini-Express Card for WLAN/WiMAX(Half)





Reserve for SW mini-pcie debug card. Series resistors closed to KBC side.


Security Classification	ecurity Classification Compal Secret Data				Compal Electronics, Inc.
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENT AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R8 DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.				Size	Mini-Card/NEW Card/SIM Document Number VILG1/G2 MB LA9901P Schematic 1.0
MAT BE GGED BT OTT DIGG	EGGED TO AITT THIRD FAITT WITHOUT	THOR WILLTEN CONCENT	OF GOME AL LELEGITIONIOS, INC.	Date:	: Wednesday, March 20, 2013 Sheet 36 of 63
























USB3.0














	Security Classification					Compal	Electron	ics, Inc	
THIS SHEET OF ENGINEERING IDAMINES THE PROPERTY OF COMPAL ELECTRONICS, INC. AND TO THE INFORMATION IT CONTAINS DISCOURTED TRANSPORT TO THE PROPERTY EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. AND THE INFORMATION IT CONTAINS THE PROPERTY EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. AND THE INFORMATION IT CONTAINS THE PROPERTY EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. AND THE INFORMATION IT CONTAINS	Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	TICD2 O/L-G I	CD D.		
MAY BE USED BY ON DISCLOSED TO ANY THIRD PARTY WITHOUT PRICE WRITTEN CONSENT OF COMPACE ELECTRICATES, INC. Date: Wednesday, March 20, 2013 Sheet 45 of 63	THIS SHEET OF ENGINEER AND TRADE SECRET INFO DEPARTMENT EXCEPT AS MAY BE USED BY OR DISC	RING DRAWING IS THE PROPRIETARY P PRIMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONII CLOSED TO ANY THIRD PARTY WITHOUT	ROPERTY OF COMPAL EL ANSFERED FROM THE CL CS, INC. NEITHER THIS SI I PRIOR WRITTEN CONSE	ECTRONICS, INC. AND CONTAINS CONFIDI ISTODY OF THE COMPETENT DIVISION OF IEET NOR THE INFORMATION IT CONTAINS NT OF COMPAL ELECTRONICS, INC.		VILG1/G2 MB LA99	01P Sch		Hev 1.0



































Version change list (P.I.R. List)

Page 1 of 2 for PWR

T4	em Reason for change PG# Modify		ALLIE LIL	N-4-	DI
Item	Reason for change	PG#	Modify List	Date	Phase
1	Design Change of IC Package.	50	Change PU401 to SA000061M00(S IC SY8208BQNC QFN 10P PWM)	2012/11/22	DVT
2	Design Change of IC Package.	50	Change PU402 to SA000061N00(S IC SY8208CQNC QFN 10P PWM)	2012/11/22	DVT
3	Design Change of IC Package.	52	Change PU602 to SA000061Q00(S IC SY8208DQNC QFN 10P PWM)	2012/11/22	DVT
4	Add ADP_ID Circuit.	47	Add PQ102 to SB00000E010(S TR 2N7002KDW 2N SOT-363-6 PANJIT) Add PR111.PR112 to SD028100380(S RES 1/16W 100K +-5% 0402)	2012/12/03	DVT
5	Factory lack of material.	52	Change PC521 to SF000003H00(S_A-P_CAP 330U 2.5V M 6.3X4.2 LESR16M SL)	2012/12/06	DVT
6	Factory lack of material.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2012/12/06	DVT
7	EMI request adjust +3VALWP/+5VALWP snubber function.	50	Change @PR404.@PC415.@PR406.@PC429 to PR404.PC415.PR406.PC429.	2012/12/06	DVT
8	EMI request adjust +3VALWP/+5VALWP boost resistor.	50	Change PR401.PR405 to SD013220B80(S RES 1/10W 2.2 +-5% 0603).	2012/12/06	DVT
9	EMI request add bypass capacitor.	50	Add PC412.PC413.PC416.PC419 to SE001471J80(S CER CAP 470P 50V J NPO 0805 H0.6)	2012/12/06	DVT
10	EMI request adjust CPU/GFX CORE snubber function.	56	Change @PR956.@PC948.@PR957.@PC949.@PR967.@PC968 to PR956.PC948.PR957.PC949.PR967.PC968.	2012/12/06	DVT
11	EMI request adjust bypass capacitor.	56	Change @PC940 to PC940.	2012/12/06	DVT
12	EMI request add bypass capacitor.	56	Add PC944.PC946 to SE00000G880(S CER CAP 0.1U 25V K X5R 0402) Add PC945.PC947 to SE075222K80(S CER CAP 2200P 25V K X7R 0402)	2012/12/06	DVT
13	Design Change of input capacitor.	50	Change PC420 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25) Add PC427 to SE000000F80(S CER CAP 4.7U 25V K X6S 0805 H1.25)	2012/12/07	DVT
14	Design Change of IC Application.	50	Add @PR409.@PR410 to SD028100180(S RES 1/16W 1K +-5% 0402) Add @PC405 to SE075472K80(S CER CAP 4700P 25V K X7R 0402) Add @PC407 to SE075472K80(S CER CAP 0.047U 25V K X7R 0402) Add PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2012/12/10	DVT
15	Design Change of IC Application.	Change PC936 to SE000008980(S CER CAP 820P 25V K X7R 0402) Change PC929 to SE074332K80(S CER CAP 3300P 50V K X7R 0402) Change PC926 to SE071100380(S CER CAP 10P 50V J NPO 0402) Change PC928 to SE074102K80(S CER CAP 100P 50V X 7R 0402) Change PR943 to SD00000J280(S RES 1/16W 4.32K +-1% 0402) Change PR949.PR951 to SD014124380(S RES 1/10W 124K +-1% 0603 YAGEO)		2012/12/17	DVT
16	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000NM00(S COIL 0.22UH +-20% PCMB104T-R22MS 35A)		DVT
17	Design Change of VGA CORE(Standby mode Circuit).	54	Delete PC864.PQ810.PR802.PR803.PR805	2012/12/21	DVT
18	Reduction Part Count.	47	Delete PR110.	2013/01/18	PVT
19	Reduction Part Count.	52	Delete PR603.	2013/01/18	PVT
20	Reduction Part Count.	54	Delete PR814.PC849.PR825.PR835.PR850.PD802.PD801.	2013/01/18	PVT

Security Classification	Co		Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	PIR (PWR)
DEPARTMENT EXCEPT AS	NIMATION. I DIO ODEET IMATINOTI DE TO	CS, INC. NEITHER THIS SHEE	TRONICS, INC. AND CONTAINS CONFIDENTIA DDY OF THE COMPETENT DIVISION OF R&D T NOR THE INFORMATION IT CONTAINS OF COMPAL ELECTRONICS, INC.	Cust	Document Number C38-G series Chief River Sche
			·	Date:	Wednesday, March 20, 2013 Sheet 58 of
3		<u> </u>	2		1

Custom C38-G series Chief River Schemat C1.0
ate: Wednesday, March 20, 2013 | Sheet 58 of 63

Version change list (P.I.R. List)

Page 2 of 2 for PWR

			for PWR		
Item	Reason for change	PG#	Modify List	Date	Phase
21	Reduction Part Count.	55	Delete PC916.	2013/01/18	PVT
22	Design Change of IC Application.	50	Change @PC405.@PR490.@PC407.@PR410 to PC405.PR490.PC407.PR410. Change PR411 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
23	Reduction Part Count.	51	Change PR505.PR516 to SD028000080(S RES 1/16W 0 +-5% 0402) Change PR503 to SD013000080(S RES 1/10W 0 +-5% 0603)	2013/01/18	PVT
24	Design Change of Thermal Application.	51	Change PC521 to SGA20331E10(S POLY C 330U 2V Y D2 LESR9M EEFSX H1.9)	2013/01/18	PVT
25	Reduction Part Count.	52	Change PR611 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
26	Reduction Part Count.	53	Change PR702 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
27	Reduction Part Count.	54	Change PR823.PR824 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
28	Reduction Part Count.	55	Change PR926.PR916.PR917 to SD028000080(S RES 1/16W 0 +-5% 0402)	2013/01/18	PVT
29	Design Change of CPU/GFX CORE Choke.	56	Change PL902.PL903.PL905 to SH00000N900(S COIL .36U PCMB104T-R36MH1R105 30A GLUE)	2013/01/18	PVT
30	Design Change of CPU/GFX CORE Frequence.	55	Change PR927 to SD034953280(S RES 1/16W 95.3K +-1% 0402)	2013/01/18	PVT
31	Factory lack of material.	50	Change PC420.PC427 to SE000006R80(S CER CAP 4.7U 25V K X5R 0805 H1.25)	2013/01/18	PVT
32	Reduction Part Count.	50	Delete PR411.	2013/01/21	PVT
33	Design Change of Power Circuit Application.	48	Change PC208 to SE000003J80(S CER CAP 0.068U 16V K X7R 0402)	2013/01/23	PVT
34	Design Change of Power Circuit Application.	49	Add PR328 to SD028100280(S RES 1/16W 0 +-5% 0402) Add PR327 to SD028000080(S RES 1/16W 0 +-5% 0402) Add PQ314 to SB000009Q80(S TR 2N7002KW IN SOT323-3)	2013/01/23	PVT
35	Design Change of Power Circuit Application.	50	Change PC407 to SE072103280(S CER CAP .01U 25V Z Y5V 0402) Change PC407 to SE075682K80(S CER CAP 6800P 25V K X7R 0402)	2013/03/04	PVT

Security Classification	Con	npal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	DID (DWD)
THIS SHEET OF ENGINEER	ING DRAWING IS THE PROPRIETARY PRO	PERTY OF COMPAL ELECT	TRONICS, INC. AND CONTAINS CONFIDENTIA	Size	PIR (PWR)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND UNIT THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPACTENT DIVISION OF REDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. C38-G series Chief River Schematic^{1.0}

Wednesday, March 20, 2013 | Sheet 59 of 63

COMPAL CONFIDENTIAL MODEL NAME: Power Sequence Block Diagram **PCB NAME:** LA-9901P **REVISION:** 0.2 2013/01/14 DATE: 6)+3V_PCH PCH_PWROK (14) AC VIN MODE 7 EC_RSMRST# SYS_PWROK 19 PU401 PU301 (6) PBTN OUT# PU402 +5VALW DGPU PWROK BATT PM SLP S3# BATT+ EC_ON(5 PM_SLP_S4# PM_SLP_S5# MODE PCH (B1) 5 M DRAM PWRGD ACIN EC ON/OFF CPUPWRGD GC6 FB CLAMP TGL REQ# **CPU** 20 LT RST# 12 SA PGOOD SVID **(**17 11 SUSP# (11) DGPU PWR EN -->UMA 11 SYS PWROK 10 ___>DIS 11 SYSON VGATE 18 SVID NVDD PWR EN VR_ON (13) +VCC_CORE +VCC GFXCORE_AXG B+< PU801 +VGA CORE EC_VGA_EN +1.5VP JUMP +1.5V +0.75VSP +0.75VS SYSON PU501 FBVDDQ_PWR_E UV11 SUSP# +1.8VSP +1.8VS PU502 SUSP PU602 **U38** +5VS DISPLAY +1.5VS VGA JUMP +3VS QV11 SUSP JUMP ' +3VS WLAN **U39** +3VS_VGA(13) **VRAM** DGPU PWR EN +1.05VS VGA SUSP# **Q8** +1.5VS PLT RST# PLT RST VGA# DGPU_HOLD_RST# SUSP +1.5V_CPU_VDDQ **VGA** +1.05VS_VCCP SUSP# +VCCSA +1.05VS VCCP PWRGD +VCCSA EN SA_PGOOD GC6 FB CLAMP GC6 FB CLAMP TGL REO# Security Classification Compal Secret Data 2011/06/15 2012/07/11 Issued Date Deciphered Date Power sequence THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, N.C. AND CONTAINS CONFIDE TRAIL AND ITABLE SECRET INFORMATION. THIS SHEET MAY NOT DE TRAINSFERDE FROM THE CUSTODY OF THE OWNETERST DINISION OF BID! DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS OF ANY BU USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAC LEIGTRONICS, INC. VILG1/G2 MB LA-9901P Schematic Wednesday, March 20, 2013 | Sheet 60 of 63

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE EVT TO DVT
1	P. 5~11	Change footprint of JCPU1	For Lenovo rule
2	P. 14	Add R406, R407, R408, R409	Reserve for improvement factory processes
3	P. 42	Add EC_SPI_SO, EC_SPI_SI, EC_SPI_CLK, EC_SPI_CS# to EC	Reserve for improvement factory processes
4	P. 42	Add PCH_PWR_EN to EC Pin. 107	Reserve for improvement factory processes
5	P. 42	Reserve R410	Reserve Pull-high for GPIO use
6	P. 42	Change EC_FAN_PWM from EC Pin.34 to EC Pin.26	For common design
7	P. 42	Change NOVO# from EC Pin.26 to EC Pin.34	For common design
8	P. 42	Change ENBKL from EC Pin.73 to EC Pin.76	For common design
9	P. 42	Change IMVP_IMON from EC Pin.76 to EC Pin.73	For common design
10	P. 42	Change DGPU_PWR_EN from EC Pin.107 to EC Pin.123	For common design
11	P. 42	Change OVERT#_R from EC Pin.117 to EC Pin.17	For common design
12	P. 34	Add R411, R412, C411, C412	Reserve for EMI
13	P. 20	Add Q21, R40, C237, Q22, R418, C243, C252, R413	Reserve for power consumption
14	P. 25	Change RV41 to 1K ohm, CV63 to 1uF	For VGA Sequence
15	P. 25	Add QV4/RV42	For VGA Sequence
16	P. 25	Change QV3/UV11	For VGA Sequence
17	P. 26	Change RV241 to 15K ohm	For VGA Sequence
18	P. 26	Add QV6 and RV44.	For VGA Sequence
19	P. 26	Change QV10/QV11	For VGA Sequence
20	P. 43	Del Q12/R806	For Change Audio Jack type from Normal close to Normal open

Security Classification Compal Secret Data					Compal Electronics. Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	TITLY DED T	
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ENTEAL	HW-PIR1	Rev		
	DRMATION. THIS SHEET MAY NOT BE TH SAUTHORIZED BY COMPAL ELECTRONI CLOSED TO ANY THIRD PARTY WITHOUT	S Custor	VILG1/G2 MB LA9901P Schematic	1.0		

VILG1/G2 HW PIR List

Item	Page	MODIFICATION LIST	PURPOSE DVT TO PVT
1	P. 36	Reserve R508	For leakage current issue of Atheros WLAN
2	P. 41	Change RA22 to reserve	For PC Beep issue(can't heard sound of "di" on BIOS setup menu)
3	P. 41	Reserve RA10/RA11	For solve Codec speaker Hum noise issue(Zizi)
4	P. 42	Reserve R416	Reserve +3VLP power rail to EC
5	P. 42	Change EC_RST# power rail to +3V_EC	Using power rail which the same with EC
6	P. 42	Change EC_SMB_CK1 & EC_SMB_DA1 power rail to +3V_EC	Using power rail which the same with EC
7	P. 14	Change U5 from 4MB to 8MB ROM	Follow common design
			PVT TO Pre-MP
1	P. 23	Change RV5 to shortpad	
2	P. 42	Chagne R416 to shortpad	
3	P. 52	Reserve +1.05S_VCCP_PWRGOOD of +V1.05S_VCCP to connect to SA_PGOOD	For Celeron/Pentium CPU

Security Classification	Corr		Compal Electronics, Inc.		
occurity Glassification	Oon	pal Secret Data		Combai Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	• ,
ioddod Balo		Deciphered Date			HW-PIR2
THE OUTET OF ENGINEER	THE DESIGNATION OF THE DESCRIPTION OF		COTTOONION IND AND CONTAINS CONFIDE	<u></u>	H W-PIKZ
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	HOPERTY OF COMPAL ELE	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF I	170	Document Number Re
AND TRADE SECRET INFO	DRMATION. THIS SHEET MAY NOT BE TR	ANSFERED FROM THE CU	STODY OF THE COMPETENT DIVISION OF I	180°	Document Number
DEPARTMENT EXCEPT AS	AUTHORIZED BY COMPAL ELECTRONIC	CS. INC. NEITHER THIS SH	EET NOR THE INFORMATION IT CONTAINS	Custon	VILG1/G2 MB LA9901P Schematic
MAY BE USED BY OR DISC	CLOSED TO ANY THIRD PARTY WITHOUT	PRIOR WRITTEN CONSE	NT OF COMPAL FLECTRONICS INC		***************************************

Version change list (P.I.R. List)

Page 3 of 3 for HW PIR

Item	Reason for change	PG#	Modify List	Date	Phase
14					
45					
46					
47					
48					
49					
50					
51					
52					
52					
53					

Security Classification	Con	npal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	TITLY DIDG
THIS SHEET OF ENGINEER	RING DRAWING IS THE PROPRIETARY P	ECTRONICS, INC. AND CONTAINS CONFIDE STODY OF THE COMPETENT DIVISION OF	NEIAL	HW-PIR2 Document Number Rev	
DEI AITIMENT EXCELLIA	ORMATION. THIS SHEET MAY NOT BE TR S AUTHORIZED BY COMPAL ELECTRONIC CLOSED TO ANY THIRD PARTY WITHOUT	00, INC. NEITHER THIS SH	LET NOT THE IN OTMATION IT CONTAINS	Custon	VILG1/G2 MB LA9901P Schematic 1.0