Z50-HR(S204-SC) Schematics Document Sandy Bridge Intel PCH 2011-02-14 REV:-1

N12M GS2 HYN1GB

緯創資通


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Taipei Hsien 221, Taiwan, R.O.C.

Cover Page

Z50-HR { Huron River Platform}

} | -1




| Name | Schematics Notes | | | | |
|--|---|--|--|--|--|
| SPKR | Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. | | | | |
| INIT3_3V# | Weak internal pull-up. Leave as "No Connect". | | | | |
| GNT3#/GPI055 GNT2#/GPI053 GNT1#/GPI051 | GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail. | | | | |
| SPI_MOSI | Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable DanburyLeft floating, no pull-down required. | | | | |
| NV_ALE | Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury-Leave floating (internal pull-down) | | | | |
| NC_CLE | DMI termination voltage. Weak internal pull-up. Do not pull low. | | | | |
| NC_CLE | Low (0) - Flash Descriptor Security will be overridden. Also, | | | | |
| HAD_DOCK_EN# /GPIO[33] | when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions. | | | | |
| HDA_SDO | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. | | | | |
| HDA_SYNC | Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#. | | | | |
| GPIO15 | Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail. | | | | |
| GPIO8 | GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a $lk + l-5$ resistor. When this signal is sampled high at the rising edge of RSMRSTH, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled. | | | | |
| GPIO27 | Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails. | | | | |

| Pair | Device | |
|------|-------------------|------|
| 0 | USB Ext. port 2 | OC#0 |
| 1 | USB Ext. port 1 | OC#1 |
| 2 | USB Ext. port 4 | OC#2 |
| 3 | | |
| 4 | USB Ext. port 3 | OC#3 |
| 5 | x | |
| 6 | x | |
| 7 | x | |
| 8 | x | |
| 9 | CAMERA | OC#5 |
| 10 | x | |
| 11 | x | |
| 12 | Mini Cardl (WLAN) | |
| 12 | BLUETOOTH | 00#7 |

| С | | . D | | | | |
|---|---|---|------------------|--|--|--|
| Processor Strapping Huron River Schematic Checklist Rev.0_7 | | | | | | |
| Pin Name | Strap Description | Configuration (Default value for each bit is 1 unless specified otherwise) | Default Value | | | |
| CFG[2] | PCI-Express Static Lane Reversal | 1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, | 1 | | | |
| CFG[4] | | Disabled - No Physical Display Port attached to 1: Embedded DisplayPort. Enabled - An external Display Port device is 0: connectd to the EMBEDDED display Port | 0 | | | |
| CFG[6:5] | PCI-Express Port Bifurcation Straps | 11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled | 11 | | | |
| CFG[7] | PEG DEFER TRAINING | 1: PEG Train immediately following xxRESETB de assert: 0: PEG Wait for BIOS for training | on 1 | | | |

N12M GS2 HYN1GB



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Document Number

Z50-HR { Huron River Platform}

Wednesday, March 02, 2011 Sheet 3 of

PCIE Routing

N/A

N/A

N/A

N/A

N/A

LANE1 LANE2

LANE3

LANE4

LANE5

LANE6

LANE7

LANE8

Mini Card1(WLAN)

Card Reader

GIGA LAN

Pair

0

SATA Table

HDD1

N/A

N/A N/A


ODD


N/A


SATA


Device


13 BLUETOOTH



























CHANGE TO 71.0HM65.00U


















































Power Sequence


EVT DEL U3608








Adaptor in to generate DCBATOUT



N12M GS2 HYN1GB



Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title


DCIN JACK


Z50-HR { Huron River Platform} Wednesday, March 102, 2011 Sheet 31 of


-1


Rev
























SSID = PWR.Plane.Regulator_1p8v


RT9025 for 1D8V_S0








Z50-HR { Huron River Platform}



LVDS Channel A




LVDS Channel B




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. 緯創資通 LCD Connector Z50-HR { Huron River Platform}

CRT I/F & CONNECTOR For EMI request Close to CRT connector CRT_DDCDATA_CON C5008 CRT_HSYNC_CON 5V_CRT_S0_C South Stuff CRT_VSYNC_CON ~300mA F5001 DY CSD11 CH551H-30PT-GP POLYSW-D1A60V-1-GP SCD1U16V2ZY DΫ EC5004 C5001 83.R5003.C8F 69.44002.001 **@** CRT1 12 CRT DDCDATA CON CRT_G 13 CRT_HSYNC_CON 14 CRT_VSYNC_CON 15 CRT_DDCCLK_CON (GP) 0 D-SUB-15-81-GP-U 20.20401.015 2ND = 20.20479.015 R5001--> DIS:4.7K,UMA:2.7K R5002--> DIS:4.7K,UMA:2.7K RN5003--> DIS:4.7K,UMA:2.2K 5V_CRT_S0_C 3D3V_CRT_S0 3D3V_CRT_S0 5V_CRT_S0_C DIS->66.47236.04L,UMA->66.22236.04L 5V_CRT_S0_C 3D3V_VGA_S0O___DIS2 RN5003 Do Not Stuff C5012 16V2ZY SRN2K2 I-1-GP R5001 R5002 CRT_DDC_DATA 13 CRT_DDC_CLK 13 2K7R2J-GP 2K7R2J-GP EC5001 RN5004 U5001 RNS005 VGA_CRT_DDCDATA 63 VGA_CRT_DDCCLK 63 VCC_SYNC DDC_IN1 DDC_IN2 DDC_OUT1 13 CRT_RED **CRT RGB** L5001 🚯 VCC_VIDEO DDC OUT2 FCM1608CF-220T05-GF VCC_DDC Do Not Stuff UMA 1 SYNC_IN1 CRT_HSYNC 13 CRT_VSYNC 13 L5002 VIDEO_1 VIDEO 2 SYNC_IN2 SYNC_OUT1 FCM1608CF-220T05-GF VIDEO 3 SYNC_OUT2 RN5007 2 4 2 1 DIS SRN0J-6-GP RN5001 GP L5003 🚯 VGA_CRT_HSYNC 61 VGA_CRT_VSYNC 61 61 VGA_CRT_BLUE >>> GND C5013 (GP) CM2009-02QR-GF \$5002JN-4 \$5002JN-4 \$5002JN-4 \$5002ZN-4 © |-83.02009.BA0 Close to VGA side N12M GS2 HYN1GB Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. **CRT Connector** Z50-HR { Huron River Platform} -1




SSID = SATA

SATA HDD Connector




Delay HDD power




Delay HDD power off timing for 400ms after SATA controller shut down. Control the C5601 and R5601 to finally tune delay timing between 500ms and 400ms.


ODD Connector


SATA_RX- and SATA_RX+ Trace Length match within 20 mil














SYSTEM SPI ROM Socket: 62.10089.001







SPI ROM Equal length need to less than 500mil











Bluetooth SSID = User.Interface Bluetooth Module conn. Q3D3V_S3 C6304 BT_DIS 3D3V BT S3 U6301 VOUT VIN **GND** EC6301 C6303 SLUETOOTH_EN 23,51 NC#3 ΕN BT_DIS @∌ = BT_DIS Do Not Stuff R6301 **Do Not Stuff** Do Not Stuff DY 2ND = 74.05240.A7F **BT DIS** R6302 3D3V BT S3 0 3D3V_BT_S3 51 WLAN_BT_CHCLK <<< R63031Do Not Stuff USB_PN13 14 R6304 1 USB PP13 14 Do Not Stuff BT_PRS#>>> Do Not Stuff 93 Do Not Stuff 1 R6305 ₩ Do Not St**riff**Y 3D3V_BT_S3 WLAN BT CHCLK WLAN_BT_DATA U6302 <<< wlanger_data 51 O3D3V_BT_S3 Do Not Stuff BT_DATA GND RN6301 Do Not St BT_DIS N12M GS2 HYN1GB Do Not Stuff 2ND = 73.7SZ08.EAH 3RD = 73.01G08.L04 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, 緯創資通 BT DIS Taipei Hsien 221, Taiwan, R.O.C. EVT 4P2R Title **Bluetooth** 250-HR { Huron River Platform} -1 Wednesday, March 02, 2011 Sheet















TOUCH PAD













SD/MS Card Reader






MS CONN.








SD CARD CONN.

| CARD Reader CONN Size Document Number R | | *** *** P *** 2 | Vistron Corporatior 1F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, aipei Hsien 221, Taiwan, R.O.C. |
|---|------------|-----------------|--|
| | Title | CARD I | Reader CONN |
| A3 Z50-HR { Huron River Platform} | Size A3 | | Rev |













LED BTB CONN



































Reversion History **EVT** (2010/09/28) (2010/09/30) P.5 CPU (THERMAL/CLOCK/PM) DUMMY RN501 pull high 1D05V VTT for intel bebug use P.29 Power Plane Enable Add D3603 for protect FET AO4468 P.7 CPU (RESERVED) Delete R706~R709 for no M3 function P.25 Audio Codec CX20671-21Z Add C2905, C2925 and R2923(DY), R2924(DY) for vendor request P.9 CPU (VCC GFXCORE) Delete R904.R905.R901 . because R902 has pull low P.67 IRT8208B +VGA COREI PR9203 change to 10R, PR9208 change to 15K for VGA CORE keep 0.9V P.13 PCH (LVDS/CRT/DDI) Delete LVBS B channel for Z70 P.68 [DISCRETE VGA POWER] R9302 change to 20K for 1D05V VTT enbale timing P.14 PCH (PCI/USB/NVRAM) Reserved EC1803 for EMI P.15 PCH (DM I/FDI/PM) 1.DUMMY R1922, internal already pull high, 2 Del R1925 for intel debug. (2010/10/01) P.16 PCH (PCI-E/SMBUS/CLOCK/CL) 1.Delete RN2017 for no display port,2 R2005 dummy, R2004 mount for PEG CLKREQ# need pull high P.20 IPCH (POWER2)1 D2401, D2402 change to 83.R2004.B8F for common part P.17 PCH (SPI/RTC/LPC/SATA/IHDA) DEL R2115~R2120 for intel JTAG no use P.22 [KBC Reset] Q2602 change to 84,02222,V11, Q2601 change to 84,C3906,A11 for common part P.18 PCH (GPIO/CPU) Add PCH_GPI022 for VRAM Frequency 800MHZ ro 900MHZ Q2801 change to 84.03904.X11 for common part P.24 Thermal P8200 P.22 KBC Reset Add VEDS VEVS Thermal System Protection Rev1.0.0 P.25 Audio Codec CX20671-21Z D2901, D2902 change to 83,R2004,B8F for common part 1.ADD GPIO:FAN PROTECT DISABLE#, P.23 KBC Nuvoton NPCE795 P.28 Audio DE-POP Circuit Q19 change to 84.C3906.A11, Q20 change to 84.03904.X11 2.ADD MODEL ID for Z40.Z50 model. Q18 change to 84.09114.A11, Q25 change to 84.C3906.A11 for common part 3.ADD R2757 for vendor suggest, P.30 S3 reduction Q3707 change to 84.03904.X11, U3702 change to 73.01G09.0AB for common part 4.R2724 CHANGE TO 20K for SB Ver. P.32 BATT CONN D3908 change to 83.00016.F11 for common part 5.ADD BT PRS2# for BT present. P.48 Flash(KBC+PCH) U6001 change to 72.25320.C01 for common part P.24 Thermal P2800 1.CHANGE FAN PIN DEFINE.2.MOUNT D2802 for Vbemf(back emf). P.50 BLUETOOTH U6301 change to 74.07534.A7F, U6302 change to 73.01G08.EHG for common part 3.U2802~U2806 pin4 connector to pin5 pull high follow Thermal_System_Protection_Rev1.0.0 P.63 IGPU GPIO/MIC(4/5)1 X8601 change to 82.30034.641 for common part P.21 Audio Codec CX20671-21Z CHANGE Codec to CX20671 P.22 Atheros 8151 CHANGE LAN to Atheros 8151 P.27 RTS5209 (CARD READER) DUMMY R3202 for use external EEPROM P.28 Audio DE-POP Circuit Add Q3301,R333 for CODEC multi-function (2010/10/04) P.29 Power Plane Enable Change r3626 to 20k for 3D3V S3 Leakage P.15 PCH (DMI/FDI/PM) Mount R1920, GPIO pin need to Pull Hi for PCH GPIO multi-function P.30 S3 reduction 1.Del R577 for double pull low,2.Change Q3708_G net to PM_SLP_S3# for Sequence P.27 RTS5209 (CARD READER) Add R3209~R3211,C3212~C3214 for customer request 3.DUMMY R3724 mount Q3712.R3726.R3722.R3723.Q3707.C3706 for 0D75 EN timing. P.29 Power Plane Enable D3604 change to schottky for customer request P.32 BATT CONN 1.ADD D3906 for battery Protection, 2.MOUNT D3901~D3905 for EMI P.33 CHARGER BQ24725 PD4002 change to 83.10004.08M for common part P.34 CPU Core-1(ISL95831) 1.ADD PR4231.PC4233.PR4236.PC4234.MOUNT PR4221.PR4222.PR4420. Intel spec update for feedback compensate. P.51 [MINICARD] Change R6505 to 0805 size for meet PCIE MINI card max power spec 2.mount PR4221,PR4222,PR4420,PR4233~PR4235 for sensor MOS temperature. P.30 S3 reduction Mount R3704.Q3702 for Huron River S3 reduction Desing Guide Change LCD1 to 30pin and pin define P.42 [LCD Connector] P.42 [LCD Connector] Add TR4901 for EMI P.44 [HDMI Level Shifter/Conn] F5101 change to 69.4R500.151 POLYSWITCH P.45 [HDD/ODD] Change R5601 to 147K for delay timing (2010/10/05) P.46 [Audio Jack] Add SPKR1 small board move to MB P.7 CPU (RESERVED) ADD corner test point for CPU R5808 and R5809 change to 3.0K for Conexant FAE suggestion P.46 [Audio Jack] P.18 PCH (GPIO/CPU) ADD corner test point for PCH P.47 [LAN Connector] XF1 change to 68.89246.301 common part P.33 CHARGER BQ24725 ADD PU4006,PR4017,PR4018,PQ4001 P.51 [MINICARD] Add WLAN/BT COMBO function P.57 [UVP Protect] ADD PU4006.PR4017.PR4018.PQ4001 P.52 [LED Board/Power Button] 1.PWRLED1 change to 83.00195.N70 for green color P.58 [UVP Protect] (Q56 pin D connect to AD+) P.52 [LED Board/Power Button] Add WLAN/BT COMBO LED signal pin (R9316 pin 1 connect to AD+) P.52 [LED Board/Power Button] Delete Q86 and Q85 for function board no PWR/STDBY LED add R9320 and DUMMY it. (Part number 64.10045.6DL) P.52 [Key Board/Touch Pad] Add EC6905 and EC6906 for EMI connect R9320 pin 1 to ACP_UVP. P.55 [Debug connector] Add DB1 for SW debug change C568 to the part number 78.10620.51L Change net from UL_AD_OFF_4 to UL_AD_OFF_41 net name wrong add C9322 component (part number 78.10620.51L) HDMI CONN pin17 connect to GND P.58 [UVP Protect] P.44 [HDMI Level Shifter/Conn] P.58 [UVP Protect] RN67 separate to R7816 1Mohm and R7817 80Kohm for change shutdown voltage detect P.67 [RT8208B_+VGA_CORE] PR9208 change to 17.8k P.58 [UVP Protect] Add C7801 10UF/25V for change shutdown voltage detect P.63 [GPU GPIO/MIC(4/5)] P8603 change to 15k P.59 [IO Board Connector] USBCN2 change to 26pin for USB board add G709 thermal sensor P.63 [GPU GPIO/MIC(4/5)] R8617 DUMMY, R8625 PU 10K for vendor suggest P.59 [IO Board Connector] Add F8201, F8202 and F8203 POLYSWITCH for comtmer request P.59 [IO Board Connector] Add TR8201, TR8202 and TR8203 for EMI P.59 [IO Board Connector] PWRCN1 change to 10pin for function board no SPKR1 and PWR/STDBY LED (2010/10/07) Add LDO 3D3V_VGA_S0_DACA power for INCREASE POWER Add F6101 POLYSWISH 2A for USB power P.61 [GPU HDMI/LVDS/CRT(2/5)] P.49 USB Power SW P.61 [GPU HDMI/LVDS/CRT(2/5)] Mount R8402 BOM error becouse HDMI no display P.17 PCH /P.24 Change net name from "+3VS +1.5VS HDA IO" to "+3VS HDA IO" P.63 [GPU GPIO/MIC(4/5)] R8630 change to 45K for N12P-GV Device ID 0x107F P.44 [HDMI Level Shifter/Conn] Del HDMI Level Shifter P.63 [GPU GPIO/MIC(4/5)] R8627 change to 45K for Samsung VRAM 2Gbit size P.67 [RT8208B_+VGA_CORE] Add PU9205 low-side mosfet for N12P-GV NVVDD 20.02A (2010/10/14) P.69 [UNUSED PARTS/EMI Capacitors] Add TPSPR1 for EMI P.18 PCH (GPIO/CPU) R2204 BOM change to 390ohm for intel spec P.69 [UNUSED PARTS/EMI Capacitors] Mount EC9740 for EMI (2010/09/29)

P.15 PCH (DMI/FDI/PM)

P.60 [RTC Connector] P.11(DDR3-SODIMM1)

P.12 (DDR3-SODIMM2)

P.22 KBC Reset

P.31 DCIN JACK

Add U1901, D1901, D1902, C1901, R1929~R1931 for

D6001 change to 83.BAS70.011 for customer request

Del R1401 for use DDR VREF S3 POWER

Del R1501 for use DDR_VREF_S3 POWER

Change D3801(TVS) for surge voltage

RSMRST#, PWROK must be "Low" earlier than PCH power down. D2603 change to 83,R5003.C8F

韓創資通 Wistron Corporation 21F, 88, Sec. 1, Hein Tai Wu Rd, Heichih, Taipei Heien 221, Taiwan, R.O.C.

N12M GS2 HYN1GE

Change History

Z50-HR { Huron River Platform) -1

Reversion History

DVT

(2010/11/16~2010/11/17)

P17--C2101, C2102 change to 6pF Reason: Crystal vendor suggestion (32.768K) Possible Risk: Rework OK

P17--Add R2126 ~ R2130 and C2105~C2110. Reason: Reserver for LPC debug by EC VEVS Possible Risk:

P18--DUMMY R2204 Reason: For customer request THERMTRIP# Shutdown Policy Possible Risk: Rework OK

P22--R2604 stuff to IMVP_PWRGD, Q2602 change to 2N7002 Reason: For customer request THERMTRIP# Shutdown Policy Possible Risk: Rework OK

P23-BT_PRS# add R2729 pull-up to 3D3V_S5 Reason: The VEVS request BT_PRS# signal be high when Module is not present so we add it. Possible Risk:We already rework to finish BT VEVS report.

P23-- R2724 change to 33K Reason: For SC version Possible Risk:

P23--PCH_SML1_CLK,PCH_SML1_DATA Change power source to 3D3V_S5 Reason: If PH 3D3V_AUX_S5. When DC mode will cause leakage Problem Possible Risk: Rework OK.

P24-- Add C2803=0.1uF Reason: 5V has drop when fan power on so add a cap for soft start Possible Risk: Rework OK.

P25--Stuff EC2901,EC2902 Reason:FOR EMI request Possible Risk:

P25--DUMMY R2919 ,stuff R2922 Reason: "codec verb table" set mute functio is high active so we change it. Possible Risk: Rework OK

P26--DUMMY Q3101 R3104,R3110,ADD R3112,R3111
Reason:LAN_CLK_REQ# and PCIE_WAKE# no leakage on S3.
Possible Risk: Rework OK.

P26--Change C3126, C3127 to 18pF Reason: Crystal vendor suggestion (25MHz for LAN) Possible Risk: Rework OK.

P27--Dummy U3202, mount R3202 Reason: Use card reader IC internal EFUSE Possible Risk: Rework OK

P29-R3626 change to 00hm
Reason:First we use resistor to do voltage divider for protecting U3601
(let gate voltage < spec) but it is not safty so we add Zener diode D3603 to protect U3601.5 Voltage divider do not need.

Possible Risk: Rewnrk OK.

P29--Add Q3606, R3608 (DY) Reason: Reserve 3D3V_S3 discharge circuit Possible Risk: Rework OK P30-DUMMY R3714,Q3704
Reason:When enter S3, DDR_VREF_S3 still have power. So it cannot do discharge when enter S3.
Possible Risk:

P30--DUMMY R3727,Q3713 ,replace PM_SLP_S3 net by PS_S3CNTRL . Reason:PS_S3CNTRL control S3 discharge can instead of R3612,Q3603 Possible Risk:

P30--R3722 change to 10k,R3723 change to 3.3k,C3706 change to 4.7kohm, stuff C3707.

Reasonfor S3 resume issue and sequence timing(ID 0547)

Reason:for S3 resume issue and sequence timing(ID 0547)
Possible Risk:Rework OK.

P32--add EC3901.EC3907,EC3908,EC3909 Reason:for EMI request Possible Risk:

P43--R5001, R5002, RN5003 change to 4.7K for DIS SKU R5001, R5002=2.7K, RN5003=2.2K for UMA SKU Reason: For CRT DDC signal VEVS report Possible Risk: Rework OK

P44-- R5133,R5134 change 3.3K for UMA sku, 4.7K for DIS SKU Reason: For HDMI DDC signal VEVS report Possible Risk: Rework OK

P45--R5601 change to 100k,R5603 change to 220k,C5614,C5604 change to 1u Reason:for delay HDD power off timing Possible Risk:Rework OK

P46-R5805,R5806,R5807,R5810,R5811,R5812 change to 11ohm. Reason:For VEVS audio full scale output votage(FSOV) report Possible Risk:Rework OK.

P46--Add EC5804,EC5805,EC5806,EC5807,ED5808,ED5809 Reason:for EMI request (ED is mean diode) Possible Risk:

P49--Add TR6101 Reason:for EMI request Possible Risk:Rework OK and USB eye diagram pass.

P56--Add SD DATA, CLK, CMD 47 ohm damping(RN7403,R7401,R7404) Reason:For cardreader VEVS report overshoot and undershoot Possible Risk: Rework OK.

P57--RTC_PWR change to RTC_AUX_S5 power Reason: Unplug AC will auto shut down after Remove RTC battery Possible Risk: Rework OK

P59--Change USB BD FFC CONN pin define Reason:del G709 on USB BD then add one usb power and ground pin for USB voltage drop issue. (ID 0583)

P62--R8504, R8505 change to 162ohm Reason: NV FAE suggestion Possible Risk:

P63—Change GPU GPIO strap pin R8626 to 4.99K, R8619 to 10K, R8629 to 4.99K for N12P-GV, R8629 to 25K for N12M-GS2, Dummy R8630 Dummy R8632, mount R8633—35K Reason: NV FAE suggestion for GPU HW strap pin Possible Risk:

P63--R8607 change to 470ohm Reason: Crystal vendor suggestion (27MHz) Possible Risk:Rework OK

P63--R8639 change to15K ohm Reason: Resolve ID 0617 no HDMI audio output Possible Risk:Rework OK P67--Change PR9206 to 49.9K; add PR9218,PQ9202 for VGA_CORE discharge circuit. Reason:For GPU VEVS Sequence Issue (ID 01019) Possible Risk: Rework ok

P68--Change R9303 to 0ohm ,R9315 to 2.2K, C9309 to 1uF; Dummy C9304 Reason:For GPU VEVS Sequence Issue (ID 01019) Possible Risk: Rework ok

P69--add DCBATOUT and 1D5V_S3 POWER plane capacitance Reason:For EMI request Possible Risk:

(2010/11/22)

P18--Delete R2220, R2221 Reason: Only use 900MHz VRAM frequence Possible Risk: Rework OK

P22--Add Q2610,Q2607,D2606,R2608,R2602,C2602 Reason: For UVP circuit Simplification and Verification by 3V_5V_EN Possible Risk: Rework OK

P44--add C5103 0.1uF. Reason: Resolve HDMI DDC/CEC Capacitance fail (Issue ID 1106) Possible Risk: Rework OK

P69--Add SPR1
Reason: For EMI request
Possible Risk:

(2010/11/24)

P17--Add C2105,C2107 ~ C2110 Reason: Reserver for LPC debug by EC VEVS Possible Risk:

P19--Add C2324,C2325,L2302,L2303,L2304 Reason: Improve DMI eye diagram Possible Risk: Under Verify (ZM and ZG-I different)

P48--DelR6004,R6003 change to 1k Reason: customer request,do not need "RCT_PWR"net Possible Risk: Rework OK

P60--PEX_SVDD_3V3 power rail from 1.05V change to 3.3V Reason: NV FAE suggution for N12M-GS2/N12P-GV GPU

(2010/11/25)

P9--R906, R907 change to 10ohm Reason: Customer requirement Possible Risk:

P24-- Add F2801 Reason: 0.5A POLYSWITCH for FAN by Customer requirement Possible Risk:

P35--Dummy PR4230, PR4250, PR4228, PR4229 Reason: Customer requirement Possible Risk:


(2010/11/26)

P32--Change U3901 to R5G05000N753NF Reason: Battery authentication IC package is shrunk and renamed as R5G05000N753NF. Possible Risk:

(2010/11/29)

P58--dummy R9320 Reason: customer request Possible Risk:

P58--R8629 change to 30k for N12M Reason: N12M GPU change new device ID Possible Risk:



(POWER modify)

P8--R801, R802 change to 10ohm, reserve R804, R805=10ohm

Reason: Vendor suggetion

Possible Risk:

P33--Add PR4019, PR4020

Reason: Vendor TI suggestion reserve

Possible Risk:

P33--PU4001, PU4002, PU4006 change to 84.02657.037

Reason: Low Rds(on), decrease consumption

Possible Risk:

P34--Change PU4101 PU4106 PU4104 PU4105

Reason: Material shortage issue

Possible Risk:

P34--PR4104 change to 95.3K, PR4103 change to 84.5K

Reason: OCP modify

Possible Risk:

P35--Change PR4205 to 2.26K. PR4227 to 3.74K

Reason: Load line

Possible Risk:

P35--Change PR4206 to 21.5K, PC4205 to 0.01uF, PR4218 to 36K

PC4207 to 0.01uF

Reason: Vendor Intersil suggestion for Imon=2.7V

Possible Risk:

P35--Dummy PC4224, PC4209

Reason: FAE suggestion for delay issue

Possible Risk:

P35--Change PR4239 to 1.69K

Reason: For Intel spec increase efficiency

Possible Risk:

P36--Delete PU4308, PU4311, PU4312, PU4314

change PL4303, PL4302 to 68.R3610.10X

Reason: Thermal issue, use low DCR

Possible Risk:

P36--Change PU4308~ PU4315

Reason: Material shortage issue

Possible Risk:

P37--Change PU4401 to 84.07698.037, PU4403 to 84.00308.B03

PL4401 to 68.R3610.10M

Reason: Material shortage issue

Possible Risk:

P37--Change PR4404 to 536ohm

Reason: OCP modify

Possible Risk:

P37--Change PC4405 TO 10K

Reason: Transient Possible Risk:

P38--Change PR4504 to 93.1K

Reason: OCP modify Possible Risk:

P38--Change PU4502 to 84.07698.037, PU4503 to 84.00312.037

Reason: Material shortage issue

Possible Risk:

P38--Change PL4501 to 68.R8810.10G

Reason: Increase ripple

Possible Risk:

P39--Change PR4603 to 32.4K

Reason: OCP modify Possible Risk:

P39--Change PU4602 to 84.07698.037, PU4603 to 84.00312.037

Reason: Material shortage issue

Possible Risk:

P41--Add PG4810. PG4809

Reason: Increase input current

Possible Risk:

P67--Change PU9202, PU9304, PU9205 PL9201

Reason: Material shortage issue

Possible Risk:

P67--Mount PTC9203

Reason: Decrease output ripple

Possible Risk:

P58--Dummy D46

Reason: For UVP circuit by Customer requirement

Possible Risk:

P58--Add Q57

Reason: Prevent battery only, voltage through body diode return back

to adaptor, induce unknow risk

Possible Risk:

P67--Add PG9218~PG9220, PG9222~PG9224

Reason: Increase input current

Possible Risk:

P67--PR9208=13.3k, PR9210=78.7k, PR9209=78.7k, PR9213=66.5K for N12M-GS2

PR9208=10k, PR9210=75k, PR9209=49.9k, PR9213=42.2K for N12P-GV

Reason: Tune GPU P-State voltage

Possible Risk:

N12M GS2 HYN1GB

(ME Connector change)

1. Mini Card CONN: (MINI1)

Issue: The ANT cable's tube might

Issue: Follow Sandra's request to

change the terminal with Gold plating

3. ODD & HDD CONN: (ODD1,HDD1)

Issue: Follow WKS's request to change

Floating solder Excess solder

4. TP Switch: (SWL1,SWR1)

Action: Changed new switch.

Issue: Issue: cost too high

5. WLA: (MINI1)

from SMT to DIP type for prevent Empty solder,

Issue: Issue: Follow WKS's request to change

Action: Changed size the same new connector.

new Switch for prevent Empty solder.

Floating solder and Excess solder ect.

Action: Changed the CONN from SMT to DIP type

has risk to overlap with Low-case's shielding

Action: Changed the CONN height from 8.0 to 5.3mm

2. RTC & SPK & Fan CONN: (RTC1,SPKL1,SPKR1,FAN1)

Action: change the CONN's terminal from Tin to Gold terminal

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Change History

Z50-HR { Huron River Platform} -1

PVT

(2010/10/28~2011/01/05)

P63_ Dummy RN8606 Reason: for double pull high Possible Risk: Rework ok

P30_ Delete R3714,Q3704(Q00008)

Reason:customer request delete S3 error circuit

Possible Risk: Rework ok

P32_change D3908 to Schottky diode(Q-00009) Reason:customer request Possible Risk: Rework ok

P58_UVP R9316 change to 475K Reason: customer request Possible Risk: Rework ok

(2011/01/11~01/18)

P8_Add R805,R804(Q00002) Reason: customer request Possible Risk: Rework ok

P15_G680 reset_change D1901 to schottky diode(Q00003)

Reason: customer request Possible Risk: Rework ok

P15_ Delete R1928 Reason: Customer request for DeepSleep issue

Possible Risk: Rework ok

P20_ Delete R2415
Reason: Customer request for DeepSleep issue

Possible Risk: Rework ok

P22_ R2604 change to 10.5K, R2635 change to 8.87K, Q2602 change to transistor 84.02222.V11, R2612 change to 100K, Mount R2616 Dummy Q2607, R2602, C2602, Q2610, R2607, C2613, Q2606, R2606, R2615, C2612, Q2604, RN2605, Q2601, R2613, Q2603, Add R2619, Q2611, Q2612, D2605, R2611,R2617(Q00004)

Reason: Customer request Possible Risk: Rework OK

P8, 9, 37_ Add ED801, ED802, ED901, ED902, ED4501, ED4502 Varistor Reason: EMI request for ESD protect

Possible Risk: Rework OK

P24_ U2801 power plane change to 3D3V_AUX_S5

Dummy R2809, (Q-00035)

Reason: Customer request for Thermal Sensor P2800 Issue

Possible Risk: Rework OK

P24_R2811&R2812 change to 29.4K, R2810 change to 44.2K R2824 change to 33.2K, R2833 change to 36.5K(Q-00006) Reason: Thermal request for G709 temperature protect Possible Risk: Rework OK

P37_Mount PR4510, PR4511,PC4510
Reason: Customer request for VCCIO sense function (Q00013)
Possible Risk: Rework OK

P42_ Change LCD1 connector and pin define Reason: Fool-proof is not good (ME) Possible Risk:

P44_ Delete U5102~U5105 Reason: Manufactory request can not co-lay Possible Risk: P50_ R6803, R6810 change to 220 ohm Reason: Adjust LED brightness Possible Risk: Rework OK

P51_ Delete D6501, R6517, R6516; Add Q6505, Q6506, R6504,R6503 Reason: Manufactory request can direct use debug card

Possible Risk: Rework OK

P58_ Mount D46 schottky diode(Q00033)

Reason: Customer request Possible Risk: Rework OK

P68_ R9303 change to 4.7K, R9315 change to 7.5K C9309 cgange to 0.47UF Reason: For VEVS report GPU sequence timing Possible Risk: Rework OK

(2011/01/17~01/25)

P32_ Change BAT1 connector to 20.81602.007 Reason: Solve hitting L-case or battery shutdown issue (ME) Possible Risk:

P58_ D46 change to Schottky diode 83.R2004.B8F(Q00033)

Reason: Customer request Possible Risk: Rework OK

P33, 58_Delete Q57, Add PR4021~PR4023, PQ4008, PQ4009, PQ4011 Reason: Provide DCBATOUT short surge current (power team) Possible Risk: Rework OK

P9 C901, C903, C904, C905 and C906 change to 22uF

Reason: For GFX power ripple Possible Risk: Rework OK

P23_R2707 change to 47K Reason: For UMA 75W setting Possible Risk:

P23_R2724 change to 47K Reason: For -1 version Possible Risk:

P17_R2127-R2130 change to 47 ohm,R2130 change to 0 ohm C2105, C2107, C2108, C2109 change to 22pF Reason: For VEVS LPC report Possible Risk:

P15_ D1901 change to dual schottky, dummy Q1904, R1911 change to 1K, R1910 change to 10K, add R1924(Q00003) Reason: Customer request Possible Risk: Rework OK

P29_R3619 change to 0 ohm, add R3622=10K R3623, R3624, R3627, R3628=0 ohm, Dummy C3614 Reason: Customer request Possible Risk: Rework OK

P25,P28, 46_Dummy R2922,Q17-Q22, R329 R331, R330, R333,C404, R5801-R5804, C5801, C5804, C5805, C5806, U5801, U5802(Q00042) Reason: Customer request for External De-pop Circuit Eliminating Trial (Q00043) Possible Risk: Rework OK

P22_ Q2602 change to FET MOS Reason: Customer request Possible Risk: Rework OK P33_ PR4404 change to 715

Reason: For VCC_GFXCORE OCP protect (power team)

Possible Risk:

P36_ PT4301,PT4303,PT4304,PT4305,PT4309, Dummy PT4308 Reason: For CPU transient (power team) Possible Risk:

P35_ PR4227 change to 3.57K Reason: For CPU load line (power team) Possible Risk:

P35_ PR4218 change to 33.2K Reason: For CPU Imon setting (power team) Possible Risk:

P37_PR4404 change to 715 ohm Reason: For 3/5V OCP protect (power team) Possible Risk: Rework OK

P35_PR4205 change to 2.74K Reason: For CPU load line (power team) Possible Risk: Rework OK

P35_PR4206 change to 17.8K Reason: For CPU Imon setting (power team) Possible Risk: Rework OK

P45_Dummy C5604 ,R5603 change to 0 ohm,add R5604 .7.5 ohm ,change Q5601(Q00011) Reason: Customer request Possible Risk: Rework OK

(2011/01/17~01/26)

P22_R2635 change to 11K Reason: Customer request Possible Risk: Rework OK P39_PR4603 change to 16.2K Reason: For 1.5V OCP protect (power team) Possible Risk: Rework OK

P38_ PR4504 change to 93.1K Reason: For 1.05V OCP protect (power team) Possible Risk: Rework OK

P42_ Add EC4901 Reason:LDC connector DCBATOUT (EMI team) Possible Risk: Rework OK

P58_ Add R496,R505,R499,C569,R495,R500,R518,R511 Reason:UVP protect(Customer request) Possible Risk:

(2011/01/27)

P15_ DUMMY R1925(SUSPWRDNACK)
Reason:intel HR schematic check list
Possible Risk:Rework OK

P15_ Q1904 change to 84.03k15.A31 Reason:Low VGS Possible Risk:Rework OK

P58_ Del R496,R505,R499,C569,R495,R500,R518,R511 Dummy:C568, C9322 and D46 Reason:UVP protect(Customer request) Possible Risk:

P33_ add PC4025,PC4024,PR4207,PR4220,PQ4010,PR4552,PR4026,PQ4015 Reason:UVP protect((Customer request) Possible Risk:

(2011/01/31)

P38_ Dummy PR4509,PR4506 Reason:For 1.05v VCCIO_SENSE ,dummy 1.05v is better Possible Risk:Rework OK

(2011/02/08)

P41_ Add PR4808, PR4809, PR4810(DUMMY) Reason: for intel released new spec of Celeron and Pentium CPU VCCSA_PWR Possible Risk:

(2011/02/09)

Add Aluminum Solid Capacitors 2ND source Reason: Material shortage issue Possible Risk:

P58_ Add D46 Reason: Possible Risk:

(2011/02/11)

P25_ Change RN2901 to 22 ohm Reason: DMIC VEVS report Possible Risk:

(2011/02/14)

P69_DUMMY SPR1 Reason: factory damage issue Possible Risk:

P40_change PU4701 new version Reason: old will EOL Possible Risk:

P58_ ADD D46,R498 change to 1M ohm Reason:UVP protect Possible Risk:Rework ok

P33_DUMMY PR4026,PQ4015,PR4252,PR4022,PQ4011 Reason:UVP protect Possible Risk:Rework ok

P25_ Delete EC2901 and EC2902 Reason: For D-MIC record sound quietly Possible Risk: Rework OK

Reversion History

-1M

(2011/03/02)

P23_R2724 change to 64.9K Reason: For -1M version Possible Risk:

MATSUKI capacitance 47U/25V change to NCC Reason:MATSUKI test failure issue Possible Risk:

N12M GS2 HYN1GB



Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Change History

Z50-HR { Huron River Platform} -1