



### VGA power up sequence



#### **Power States**


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT/CIR POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/ODD/Codec/TP/CRT/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.5VSUS	+1.5V	CPU/SODIMM CORE POWER	SUSON	S0-S3
+0.75V_DDR_VTT	+0.75V	SODIMM Termination POWER	MAINON	S0
+VGFX_AXG	variation	Internal GPU POWER	VRON	S0
+1.8V	+1.8V	CPU/PCH/Braidwood POWER	MAINON	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE POWER/IVY/SNB bridge VCCIO	MAINON	S0
+VCCSA	+0.9V	CPU POWER	HWPG_VTT	S0
+VCC_CORE	variation	CPU CORE POWER	VRON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
			MAINON	S0


#### **Thermal Follow Chart**





Quanta Computer Inc.
PROJECT: ZQTA/ZQSA


PWR Status & GPU PWR CRL & THRM




















































HYNIX 900MHz 1G AKD5LZWTW02 HYNIX 900MHz 2G AKD5MGWTW00 [16] VMA\_DQ[63..0] [16] VMA\_DM[7..0] [16] VMA\_WDQS[7..0] [16] VMA\_RDQS[7..0] CHANNEL A: 256MB/512MB DDR3 DQL0 DQL1 DQL2 DQL3 DQL4 VREECA DQL VREECA DQL0 DQL1 VREECA DQL0 VMA\_DQ10 VMA\_DQ14 H1 H1 H1 H1 VREFDQ VREFDQ VREFDQ VREFDQ DQL: DQL2 DQL3 DQL4 DQL2 DQL3 DQL4 [16] FBA\_CMD9 [16] FBA\_CMD11 16] FBA\_CMD8 DQL DQL DQL N2 P8 P2 R8 N2 N2 N2 P8 P2 [16] FBA\_CMD25 A3 DQL DQL DQL6 DQL6 P8 P2 P8 P2 16] FBA CMD10 DQL7 A4 A5 DQL DQL7 16] FBA\_CMD24 16] FBA\_CMD22 R8 R2 T8 R2 T8 R2 T8 R2 T8 16] FBA\_CMD7 DQU DQU DQU DQU DQU1 DQU2 DQU3 DQU1 DQU2 DQU3 [16] FBA\_CMD21 [16] FBA\_CMD6 DQU2 DQU: R3 L7 R3 L7 R7 N7 T3 R3 L7 R3 L7 [16] FBA\_CMD29 A10/AF A10/AF DQU: A10/AP DQU: A10/AP R7 N7 T3 T7 R7 N7 T3 T7 R7 N7 T3 T7 16] FBA\_CMD23 A11 A12/BC DQU4 A11\_ A12/BC DQU4 DQU5 A11 A12/BC DQU4 DQU5 A11\_ A12/BC DQU4 16] FBA\_CMD28 DQU DQU 16) FBA CMD20 A13 DQU A13 A14 DQU6 DQU6 DQU7 DQU6 [16] FBA\_CMD4 [16] FBA\_CMD14 A14 A14 A15 A15 10/12 SWAP Pin 10/12 SWAP Pin 10/12 SWAP Pin M2 N8 M2 N8 B2 D9 M2 N8 B2 D9 M2 N8 [16] FBA CMD12 BA0 BA1 VDD#B2 BA0 BA1 VDD#B2 VDD#B2 VDD#B2 BA0 BA1 +1.5V GEX +1.5V GEX D9 . D9 [16] FBA\_CMD27 VDD#D9 VDD#D9 VDD#D9 VDD#D9 161 FBA CMD26 BA2 VDD#G7 VDD#K2 VDD#G7 VDD#K2 VDD#G7 BA2 VDD#G7 VDD#K2 K2 K8 K2 VDD#K2 K8 VDD#K8 VDD#N VDD#K8 VDD#N1 VDD#K8 VDD#N1 VDD#K8 N1 N9 VDD#N1 N9 N9 VDD#N9 VDD#R VDD#N9 VDD#R1 VDD#N9 VDD#R1 VDD#N9 CK CK CKE R1 R9 R1 R9 VMA CLK0#< VMA CI K1# +1.5V GEX [16] FBA\_CMD19 [16] FBA\_CMD3 VDD#R VDD#R9 VDD#R VDD#R9 +1.5V\_GFX [16] FBA\_CMD2 [16] FBA\_CMD0 [16] FBA\_CMD30 VDDQ#A [16] FBA\_CMD18 [16] FBA\_CMD16 VDDQ#A VDDQ#A VDDQ#A A8 C1 A8 C1 L2 L2 L2 L2 A8 VDDQ#A8 VDDQ#A8 VDDQ#A8 .13 J3 RAS .13 .13 VDDQ#C1 VDDQ#C1 VDDQ#C1 VDDQ#C K3 C9 D2 K3 C9 D2 K3 [16] FBA\_CMD15 VDDQ#C9 VDDQ#C VDDQ#C9 VDDQ#C D2 D2 [16] FBA\_CMD13 VDDQ#D2 VDDQ#D2 VDDQ#D2 VDDQ#D: E9 F1 E9 F1 F9 VDDQ#E9 VDDQ#E9 VDDQ#F1 VDDQ#E9 VDDQ#F1 VDDQ#E9 VDDQ#F VDDQ#F H2 VDDQ#H2 VDDQ#H9 DQSL DQSL VDDQ#H VDDQ#H VDDQ#H VSS#A DML VSS#A DML DMU VSS#A9 VSS#A9 DML B3 E1 VSS#B3 VSS#E VSS#B3 VSS#E1 VSS#B3 VSS#E1 VSS#B3 VSS#E1 G8 VSS#G8 VSS#J2 VSS#G8 VSS#J2 VSS#G8 VSS#J2 VSS#G8 VSS#J2 VSS#J8 VSS#M° VSS#M° VSS#J8 VSS#M1 VSS#J8 VSS#M1 VSS#M9 VSS#J8 VSS#M1 M9 M9 M9 M9 VSS#M9 VSS#M P1 VSS#P VSS#P1 VSS#P9 VSS#P1 VSS#P1 [16] FBA\_CMD5 FBA\_CMD5 FBA CMD5 FBA CMD5 FBA CMD5 RESET RESET P9 VSS#P9 VSS#T VSS#T1 VSS#T9 VSS#T1 VSS#T9 VSS#T1 VMA ZQ2 VMA ZQ3 VMA ZQ4 Should be 240 Should be 240 Should be 240 Should be 240 Ohms +-1% Ohms +-1% B1 Ohms +-1% Ohms +-1% VSSQ#B VSSO#B VSSQ#B1 VSSQ#B B9 D1 VSSQ#B9 VSSQ#D VSSQ#B9 VSSQ#D1 VSSQ#B9 VSSQ#D1 VSSQ#B9 VSSQ#D1 R43 R364 R34 R373 EV@243/F 4 EV@243/F 4 EV@243/F 4 D8 EV@243/F 4 VSSQ#D8 VSSQ#E2 VSSQ#D8 VSSQ#E2 VSSQ#D8 VSSQ#E2 VSSQ#D VSSQ#E2 F8 F8 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#E8 VSSQ#F9 VSSQ#E8 VSSQ#F8 × L1 × J9 × L1 × J9 × L9 X L1 X J9 NC#L1 NC#J9 NC#L1 NC#J9 NC#L1 NC#J9 VSSQ#E9 NC#L1 NC#J9 .19 G1 G1 VSSQ#G VSSQ#G VSSQ#G1 Ç L9 Ç L9 NC#L9 VSSQ#G NC#L9 VSSQ#G NC#L9 VSSQ#G9 NC#L9 VSSQ#G9 96-BALL SDRAM +1.5V GFX +1.5V GFX +1.5V GFX +1.5V GFX [16] FBA\_CMD17 FBA\_CMD17 10/14 modify T FBA\_CMD1 [16] FBA\_CMD1 VMA CLK0 R366 R370 EV@1.33K/F\_4 EV@1.33K/F\_4 EV@1.33K/F\_4 EV@1.33K/F\_4 R371 VMA\_CLK1 EV@162/F\_4 VREFC VMA1 VREFD VMA1 R41 VREFC VMA3 VREFD\_VMA3 EV@162/F\_4 Fermi : Change to 160 ohm C376 VMA CLK1# C24 C380 R365 R38 R35 R369 EV@0.1u/10V\_4 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402) FV@0.1u/10V 4 EV@0.1u/10V 4 Fermi : Change to 160 ohm 2 : CS11622FB07 ,RES CHIP 162 1/16W +-1%(0402) EV@1.33K/F\_4 EV@1.33K/F\_4 EV@1.33K/F\_4 EV@1.33K/F\_4 1 : CS11602JB00 ,RES CHIP 160 1/16W +-5%(0402) 2 : CS11622FB07 , RES CHIP 162 1/16W +-1%(0402) +1.5V\_GFX +1.5V\_GFX +1.5V GFX EV@10u/6.3V\_8 C386 EV@10u/6.3V\_8 [16,19,21,40] +1.5V\_GFX +1.5V\_GFX EV@10u/6.3V\_ C375 C28 EV@1u/10V\_4 EV@1u/10V\_4 +1.5V\_GFX C381 C35 C377 EV@10u/6.3V\_8 Quanta Computer Inc. PROJECT : ZQTA/ZQSA Rev 1A **DGPU Memory 1/2 (DDR3)** Friday, November 11, 2011


















## **CARD READER CONNECTOR**


Share P	in		
SP1	SD D7		xD RDY
SP2	SD D6	MS INS#	xD RE#
SP3	SD D5	_	xD CE#
SP4	SD_D4		xD WE#
SP5	SD_D1	MS CLK	xD_D6
SP6	SD D0	MS D7	xD_D5
SP7	SD CLK	MS D3	xD D4
SP8	SD CMD	MS D6	xD_D3
SP9	SD_D3	MS D2	xD D2
SP10	SD D2	_	xD_D7
SP11		MS BS	xD CLE
SP12	SD WP	MS D1	xD WP#
SP13	SD_CD#	MS D5	xD ALE
SP14		MS D4	xD_D0
SP15		MS D0	xD D1
SP16			xD CD#

[28]	CARD_3V3	CARD_3V3	
[28]	SP1	R577	SP1=SD_D7=XD_RDY
[28]	SP2		SP2=SD_D6=MS_INS#=XD_RE#
[28]	SP3		SP3=SD_D6=XD_CE#
[28]	SP4		SP4=SD_D4=XD_WE#
[28] [28] [28] [28]	SP5 SP6 SP7 SP8	R254	SP5=SD D1=MS CLK=XD D6 SP6=SD D0=MS D7=XD D5 SP7=SD CLK=MS D3=XD D4 SP8=SD CMD=MS D6=XD D3
[28]	SP9	R253	SP9=SD D3=MS D2=XD D2
[28]	SP10		SP10=SD D2=XD D7
[28]	SP11		SP11=MS BS=XD CLE
[28]	SP12		SP12=SD WP=MS D1=XD WP#
[28]	SP13	R576 0 4	SP13=SD CD#=MS D5=XD ALE
[28]	SP14	R640 0 4	SP14=MS D4=XD D0
[28]	SP15	R579 0 4	SP15=MS D0=XD D1
[28]	SP16	R642 0 4	SP16=XD CD#


10/7 change 0 ohm





# XD,MMC 4.2/SD,MS/MSP 7 IN1 CARD READER















































Model	date		СН	ANGE LIST			
ZASA/ZSQTA	9/26	page3 : add R511,R525,R527,R	528,R529 for Discrete Only &P	CH_JTAG_TDO net chan	ge pull-up from +3V_S5 to	+1.05 rail	
ADAIZBQIA	9/27	Update power circuit Page19 : add C3777,C3778					
9/30 Page18: add Q3508 for U7 GPU_THERMAL_ALERT net Page31: Del CN1  Page18: add dGPU_ACDC# net to U7 GPI004 & add R347  Page22: add R557,R554 to pull-down & R548,R547 stuff for Discrete only Page25: add R3693,C116 for ODD zero power circuit							
	10/4	Page31 : CN8 add board id3 &	board id4 net for touch pad	ID control			
	Page31: CN8.2,CN8.3 add CLK_SDATA & CLK_SCLK net for touch pad & add R278,R279  Page15: U41 Power rail change to +3V_GFX  Page24: Del Q16 no't support wake up function  Page18: add Q3509 for dGPU_ACDC# net  Page31: add L35,R3694,R3695 for touch pad 5V & 3V option & add R297,R295 Fan PWR option						
Page17: IFPAB_PLLVDD rail change from +1.8V_GFX to +3V_GFX Page27: U6 change footprint Page39: PWR engineer add PQ3006, PQ3005 Page40: PWR engineer Del PR193, PQ51, PQ54							
	10/7	Page35 :PWR engineer add PC3037,PC3038,PC3039 Page35 :PWR engineer add PC3035,PC3036  Page8 :add R376,R381,R393,R407,R421,R434 for Dual SPI ROM Page9 :U13 power rail change to +3V Page10 :SV_DET_NC net add R250 to pull-down Page27 :add R133,R235 Page30 :C443 change to 3528 type & add C366,R340 Page31 :CN2.27 pin change to +VGACORE Page32 :add R330,R328 pull-up +3VPCU for GPUT_CLK,GPUT_DATA net  Page20 :add C3781,C3782,R3569,R3570,R3571,R3576 Page21 :add C3783,C3784,R3577,R3578,R3579,R3581					
	10/11						
	10/14						
Quanta PROJECT	-		PROJECT MODEL :	ZQTA/ZQSA	APPROVED BY:		DATE:

PROJECT : ZQTA/ZQSA Size Document Number
Change list
Date: Friday, November 11, 2011

DOC NO.

PART NUMBER:

APPROVED BY:

DRAWING BY:

REVISON: