



LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT

SMT

Power Source

O2Micro OZ8681
System Charge Power (+BATCHG)

P2806
System Discharge Power
(+1.5V/+3V/+5V)


Ricktek RT8205
System Power (+3VPCU/+5VPCU/
+3VS5/+5VS5)

NCP6132/NCP5911/RT8209/G9334
Processor Power (+VCC_CORE/
+1.05_VTT/+VCCSA)


Richtek RT8207
System Memory Power (+1.5VSUS/
+0.75V_DDR_VTT)


Richtek RT8209/RT9025
PCH Power (+1.05/+1.8V)


O2Micro OZ8122
DGPU Power (+VGACORE/+3.3V_GFX/
+1.8_VGA/+1.5_GFX/+1.05_GFX)



Ivy Bridge Processor (DDR3)








| Processor Strapping | | |
|--|---|--|
| | 1 | 0 |
| CFG2 (PCIe Static x16 Lane Numbering Reversal.) | Normal Operation(Default) | Lane Reversed |
| CFG4 (DP Presence Strap) | Disable; No physical DP attached to eDP | Enable; An ext DP device is connected to eDP |


The CFG signals have a default value of '1' if not terminated on the board.




PROJECT : JW3/4 (Chief River)

Quanta Computer Inc.


| | | |
|-------------------------------|---|----------|
| Size Custom | Document Number Processor 4/4 (RSV,Ground) | Rev A |
| Date: Tuesday, March 27, 2012 | Sheet | 5 of 42 |



System PWR_OK(CLG)



Cougar Point/Panther Point (HDA, JTAG, SATA)




HDD0 (SATA3 6.0Gb/s)

3] mSATA (SATA4 3Gb/s)


ODD (SATA2 3Gb/s)

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.

RTC Circuitry(RTC)




HDA Bus(CLG)



| Vender | Size | P/N |
|--------|------|-----------------------------|
| EON | 2MB | AKE38ZN0Q00 (EN25QH16-104H) |
| AMIC | 2MB | AKE38ZN0802 (A25LQ16M-F/Q) |
| Socket | | DFHS08FS023 |

PCH SPI ROM(CLG)



PROJECT :JW3/4 (Chief River)
Quanta Computer Inc.


| | | |
|-------------------------------|--|----------|
| Size Custom | Document Number PCH 2/6 (HDA/RTC/SATA/SPI) | Rev A |
| Date: Tuesday, March 27, 2012 | Sheet | 7 of 42 |

PCH Strap Table


On Strap Table

| Pin Name | Strap description | Sampled | Configuration | Circuit | | | | | | | | | |
|-----------------------------------|--|---------------|--|--------------|-------|---------------|---|---|-----|---|---|-----|---|
| SPKR | No reboot mode setting | PWROK | 0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode | | | | | | | | | | |
| GNT3# / GPIO55 | Top-Block Swap Override | PWROK | 0 = "top-block swap" mode 1 = Default (weak pull-up 20K) | | | | | | | | | | |
| INTVRMEN | Integrated 1.05V VRM enable | ALWAYS | Should be always pull-up | | | | | | | | | | |
| HDA_DOCK_EN#/GPIO33 | Flash Descriptor Security Only for Interposer | PWROK | 0 = Override 1 = Default (weak pull-up 20K) | | | | | | | | | | |
| GNT1# / GPIO51 | Boot BIOS Selection 1 [bit-1] | PWROK | <table><tr><th>GNT1#</th><th>GNT0#</th><th>Boot Location</th></tr><tr><td>0</td><td>0</td><td>SPI</td></tr><tr><td>1</td><td>1</td><td>LPC</td></tr></table> | GNT1# | GNT0# | Boot Location | 0 | 0 | SPI | 1 | 1 | LPC | <p>(Need external pull-down for LPC BIOS) Default weak pull-up on GNT0/1#</p> |
| GNT1# | GNT0# | Boot Location | | | | | | | | | | | |
| 0 | 0 | SPI | | | | | | | | | | | |
| 1 | 1 | LPC | | | | | | | | | | | |
| GPIO19 Different from Calpella | Boot BIOS Selection 0 [bit-0] | PWROK | | | | | | | | | | | |
| GNT2# / GPIO53 | ESI strap (Server only) | PWROK | Should not be pull-down (weak pull-up 20K) | USE GPIO PIN | | | | | | | | | |
| NV_ALE | Intel Anti-Theft HDD protection Only for Interposer | PWROK | 0 = Disable (Internal pull-down 20kohm) | | | | | | | | | | |
| NV_CLE | DMI Termination voltage | PWROK | weak pull-down 20kohm | | | | | | | | | | |
| HDA_SYNC | On-Die PLL VR Voltage Select | RSMRST | 0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V | | | | | | | | | | |
| HDA_SDO | Flash Descriptor Security | PWROK | 0 = Override 1 = Default (weak pull-up 20K) | | | | | | | | | | |
| GPIO8 | Integrated Clock Chip Enable | RSMRST# | Should be pull-down (weak pull-up 20K) | | | | | | | | | | |
| GPIO28 Different from Calpella | On-die PLL Voltage Regulator | RSMRST# | 0 = Disable 1 = Enable (Default) | | | | | | | | | | |
| SPI_MOSI | iTPM function Disable | APWROK | 0 = Default (weak pull-down 20K) 1 = Enable | | | | | | | | | | |


PCI/USB0C# Pull-up(CLG)




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Cougar Point-M/Panther Point (PCI-E, SMBUS, CLK)




PLTRST#(CLG)




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)




PCIE Clock [2]



SMBus/Pull-up(CLG)



Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)




BOARD_ID[3:0] Model Name

| | |
|------|---------|
| 0000 | QLGA |
| 0001 | TWC |
| 0010 | JW2 |
| 0011 | TBD |
| 0100 | LG3 |
| 0101 | LG5 |
| 0110 | LG2C |
| 0111 | LG4C |
| 1000 | TBD |
| 1001 | JW6/JW7 |
| 1010 | JW3 |


Chief River BOARD ID SETTING

| BOARD_ID0 | GPIO44 | MODEL BIT0 |
|---------------|--------|-----------------------|
| BOARD_ID1 | GPIO71 | MODEL BIT1 |
| BOARD_ID2 | GPIO46 | MODEL BIT2 |
| BOARD_ID3 | GPIO34 | MODEL BIT3 |
| BOARD_ID4 | GPIO35 | No Dolby=0, Dolby=1 |
| BOARD_ID5 | GPIO69 | HM76=0, HM70=1 |
| DGPU_PRSNT | GPIO39 | Optimus=1, UMA=0 |
| DGPU_OPT_DIS# | GPIO70 | Optimus=0, Dis only=1 |


20110816 Define BRD_ID[3:0]



MFG-TEST



GPIO Pull-up/Pull-down(CLG)



Intel ME Crypto Transport Layer Security (TLS) cipher suite

Low = Disable (Default)
High = Enable

BIOS RECOVERY High = Disable (Default)
Low = Enable

SV_SET_UP

High = Strong (Default)

TEST DETECT

Low = Default

SATA2GP/GPIO36 Reserved only

FDI TERMINATION VOLTAGE OVERRIDE Reserved only


[6,7,8,10,12,13,14,18,21,22,23,24,25,27,28,29,30,35,37,39,41]
[6,7,8,10,21,26,27,29,32,35,36,38,41]




PROJECT : JW3/4 (Chief River)
Quanta Computer Inc.

| Size | Document Number | Rev |
|-------------------------------|-----------------|-----|
| Custom | PCH 4/6 (GPIO) | A |
| Date: Tuesday, March 27, 2012 | Sheet 9 of 42 | |


Cougar Point/Panther Point (POWER)




Cougar Point/Panther Point (POWER)




Cougar Point/Panther Point (GND)



Cougar Point/Panther Point (GND)










Table 3-8. N11x Reset Requirements for PCI Express 2.0

| Constraint Parameter | Requirement | Notes |
|---------------------------|---|-------|
| T _{FVPERL_G} | T _{FVPERL_G} ≥ 103 | |
| T _{FPERST_CLK_G} | T _{FPERST_CLK_G} ≥ 1T _{REF_CLK} | |

VDD33
+3.3V_GFX


IFP(AB)_IOVDD
+1.8V_GFX


NVVDD
+VCC_DGFX_CORE

FBVDDQ
+1.5V_GFX

PEX_VDD
+1.05V_GFX




IFP(CDEF)_IOVDD
+1.05V_GFX







| Net name | N13M-GE2 | N13P-GS (QS) |
|----------|----------|--------------|
| ROM_SI | | |
| ROM_SO | PD 10K | PU 10K |
| ROM_SCLK | PD 15K | PU 5K |
| STRAP0 | PU 45K | PU 45K |
| STRAP1 | PD 45K | PD 5K |
| STRAP2 | PU 15K | PD 15K |
| STRAP3 | UN-STUFF | PD 5K |
| STRAP4 | UN-STUFF | PD 45K |



| | N13M-GE2 | N13P-GS |
|----|----------|----------|
| Ra | Un-Stuff | Stuff |
| Qa | Stuff | Un-Stuff |

For N13M-GE2, N13M-GS (QS)
Default : 2G Samsung

| VRAM Configuration Table |
|------------------------------|
| ROM_SI |
| 1G Hynix 64Mx16 -->15K PD |
| 1G Samsung 64Mx16 -->20K PD |
| 2G Hynix 128Mx16 -->35K PD |
| 2G Samsung 128Mx16 -->45K PD |

For N13M-GE2
ROM_SO PD 10K
ROM_SCLK PD 15K

N13M-GE2-A1 ID:0X0DEA
N13P-GS ID:0X0FD2

Logical Strap Bit Mapping

| | PU-VDD | PD |
|-----|--------|------|
| 5K | 1000 | 0000 |
| 10K | 1001 | 0001 |
| 15K | 1010 | 0010 |
| 20K | 1011 | 0011 |
| 25K | 1100 | 0100 |
| 30K | 1101 | 0101 |
| 35K | 1110 | 0110 |
| 45K | 1111 | 0111 |


Default: Hynix VRAM

| | Logical Strapping Bit3 | Logical Strapping Bit2 | Logical Strapping Bit1 | Logical Strapping Bit0 |
|----------|------------------------|------------------------|------------------------|------------------------|
| ROM_SO | XCLK_417 | FB_0_BAR_SIZE | SMB_ALT_ADDR | VGA_DEVICE |
| ROM_SCLK | PCI_DEVIDE[4] | SUB_VENDOR | SLOT_CLK_CFG | PEX_PLL_EN_TERM |
| ROM_SI | RAMCFG[3] | RAMCFG[2] | RAMCFG[1] | RAMCFG[0] |
| STRAP0 | USER[3] | USER[2] | USER[1] | USER[0] |
| STRAP1 | 3GIO_PADCFG[3] | 3GIO_PADCFG[2] | 3GIO_PADCFG[1] | 3GIO_PADCFG[0] |
| STRAP2 | PCI_DEVID[3] | PCI_DEVID[2] | PCI_DEVID[1] | PCI_DEVID[0] |
| STRAP3 | SOR3_EXPOSED | SOR2_EXPOSED | SOR1_EXPOSED | SOR0_EXPOSED |
| STRAP4 | RESERVED | PCI SPEED CHANGE GEN3 | PCI_MAX SPEED | DP_PLL_VDD33 |

GPIO ASSIGNMENTS

| GPIO | I/O | PIN | USAGE |
|-------|-----|------------|-------------------------------|
| 0 | OUT | GPU_VID4 | GPU CORE_VDD VID4 |
| 1 | OUT | GPU_VID3 | GPU CORE_VDD VID3 |
| 2 | OUT | LCD_BL_PWM | LCD BACKLIGHT PWM |
| 3 | OUT | LCD_VCC | PANEL POWER ENABLE |
| 4 | OUT | LCD_BLEN | PANEL BACKLIGHT ENABLE |
| 5 | OUT | GPU_VID1 | GPU CORE_VDD VID1 |
| 6 | OUT | GPU_VID2 | GPU CORE_VDD VID2 |
| 7 | OUT | 3D VISION | 3D VISION LEFT/RIGHT VISION |
| 8 | I/O | OVERT | ACTIVE LOW THERMAL OVER TEMP |
| 9 | I/O | ALERT | ACTIVE LOW THERMAL ALERT |
| 10 | OUT | MEM VREF | MEMORY VREF CONTROL |
| 11 | OUT | GPU_VID0 | GPU CORE_VDD VID0 |
| 12 | IN | PWR_LEVEL | Power Detect ,HIGH=AC, LOW=DC |
| 13 | OUT | GPU_VID5 | GPU CORE_VDD VID5 |
| 14 | IN | HPD_AB | HOT PLUG DETECT FOR IFPAB |
| 15 | IN | HPD_C | HOT PLUG DETECT FOR IFPC |
| 16 | OUT | MEM VDD | MEMORY VDD CONTROL |
| 17 | IN | HPD_D | HOT PLUG DETECT FOR IFPD |
| 18 | IN | HPD_E | HOT PLUG DETECT FOR IFPE |
| 19 | IN | HPD_F | HOT PLUG DETECT FOR IFPF |
| 20/21 | | RESERVE | |

GFx SMBus Isolation




2011 12 01 : Add off-page connector

| N13M-GE2 | N13P-GS |
|----------|-------------|
| Stuff Rc | Un-stuff Rc |





PROJECT :JW3/4 (Chief River)
Quanta Computer Inc.

| Size | Document Number | Rev |
|-------------------------------|---------------------|---------|
| Custom | DGPU 4/5 (MIO/GPIO) | A |
| Date: Tuesday, March 27, 2012 | Sheet | 17of 42 |




CHANNEL A: 256MB/512MB DDR3










[15] VMC_DQ[63..0]
[15] VMC_DM[7..0]
[15] VMC_WDQS[7..0]
[15] VMC_RDQS[7..0]

CHANNEL B: 256MB/512MB DDR3





USB Camera Connector

MIC




EMI/ESD
Stitching Cap(each 1" place one cap)










| inputs | | function |
|--------|-----|------------|
| /E | SET | |
| L | L | Y - port 0 |
| L | H | Y - port 1 |
| H | X | Disconnect |


EMI Solution






HDMI PORT









| | |
|-----------|--------------|
| LDO mode: | |
| Rb(R5208) | Stuff |
| L5006 | No stuff |
| L5004 | No stuff |
| C5291 | No stuff |
| C5293. | No stuff |
| C5294 | No stuff |
| Ra(R5210) | No stuff |






Note:


1. R5194, R5196, R5197, R5198, R5199, R5200 close to U37 pin
2. C5265, C5202 close to U37 pin7
3. C1021, C1022 close to U37 pin11
4. C1089, C1090 close to U37 pin9
5. C1019 close to U37 pin15
6. C1026, C1027 close to CN27 pin11
7. C1025 close to CN27 pin4



Keyboard Connector



Green CLK Circuitry




FOR TPM option

| | TPM | Non-TPM |
|------|-------------|-------------|
| R419 | Stuff | NA |
| U5 | AL3NB246000 | AL3NB244000 |

Charger USB

default: Auto-detect
 $I_{os} = 48000/RILIMO$
 high active





TPS2543/45 Control Truth Table

| CTL1 | CTL2 | CTL3 | ILIM_SEL | Charging Mode | Current Limit Setting | TPS2543 STATUS Output (active low) |
|------|------|------|----------|---------------|-----------------------|------------------------------------|
| 0 | 0 | 0 | 1 | Discharge | NA | off |
| 0 | 0 | 1 | 1 | DCP/auto | IOS_PW & ILIM_HI (1) | DCP load present |
| 0 | 1 | 0 | 1 | SDP | ILIM_HI | off |
| 0 | 1 | 1 | 1 | DCP/auto | ILIM_HI | DCP load present |
| 1 | 1 | 0 | 1 | SDP | ILIM_HI | off |
| 1 | 1 | 1 | 1 | CDP | ILIM_HI | CDP load present |

(1) ILIM_HI: 20K(R5233), 2.4A

USB3.0 X 1/USB2.0 COMBO

USB 3.0



[10,21,23,32,33,34,35,37,39,40,41] +5VS5
 [7,21,27,28,29,31,32] +3VPCU






PROJECT :JW3/4 (Chief River)
 Quanta Computer Inc.



| Size Custom | Document Number | Rev A |
|-------------------------------|----------------------|----------|
| | USB 3.0/KB/Green CLK | |
| Date: Tuesday, March 27, 2012 | Sheet | 26 of 42 |

**Mini Card
WLAN/BT(Optional)**


EC debug pin



Add +3VS5, 20120105





Avoid leakage issue




Support Wake Function(Reserve)

Mini Card Reset




Add for AOAC

For EMI Suggestion




| LGE mini-pcie power status | | |
|----------------------------|-----------|-----------|
| WLAN | Bluetooth | +3V_WLAN_ |
| Radio-ON | Radio-ON | Power-ON |
| Radio-ON | Radio-OFF | Power-ON |
| Radio-OFF | Radio-ON | Power-ON |
| Radio-OFF | Radio-OFF | Power-OFF |

LED Status



PIN19, 51



9/4 Intel COMBO card control circuit

- ```

1.add R1001,R1002,Q1001
2.add net name"INT BT COMBO EN#" -> "INT BT OFF#"

```




**PROJECT :JW3/4 (Chief River)**  
Quanta Computer Inc.

|                               |                                         |          |
|-------------------------------|-----------------------------------------|----------|
| Size<br>Custom                | Document Number<br><b>MINI-PCIE/LED</b> | Rev<br>A |
| Date: Tuesday, March 27, 2012 | Sheet 27 of 42                          |          |


## Left side Power Button Connector

For CB




## Right side Power Button Connector(2)


For LG




## Touch Pad Connector




## SATA HDD Connector(Cable type)




## CPU FAN



## Mini PCI-E Card 2- Full size MINISATA




## SATA ODD Connector









## Finger Printer



## Accelerometer Sensor




## DDR3 Thermal Sensor




Main:AL001412003 EMC1412-1-ACZL-TR(98h)  
2nd:AL000431014 TMP431ADGKR(98h)


## Thermal Solution(Close to CRT)




## Thermal Solution(Close to GPU)



Main:AL000781039 G781-1P8(9Ah)  
2nd:AL001412005 EMC1412-2-ACZL-TR(9Ah)





( VTT/2A )

( 3mA )


**+1.5VSUS +/- 5%**  
**Countinue current:6A**  
**Peak current:12A**  
**OCP minimum 15A**

$$RILIM = ILIM \times RDS(ON) / 10\mu A$$

**RDSon= 5m ohm**

**Place this short pad close to output CAP**

**Place this FB parts close to IC**




- [21,31,32,35,37,38,40,41] +VIN
- [10,21,23,26,32,34,35,37,39,40,41] +5VS5
- [2,4,12,13,38] +1.5VSUS
- [12,13,41] +0.75V\_DDR\_VTT

|                               |                                     |                                         |       |
|-------------------------------|-------------------------------------|-----------------------------------------|-------|
|                               | <b>PROJECT :JW3/4 (Chief River)</b> |                                         |       |
|                               | <b>Quanta Computer Inc.</b>         |                                         |       |
|                               | Size Custom                         | Document Number<br><b>DDR3 (RT8207)</b> | Rev A |
| Date: Tuesday, March 27, 2012 | Sheet                               | 33of                                    | 42    |


CPU system agent  
voltage slew rate of 0.5 -10 mV/ $\mu$ s


| SEL0 | SEL1 | +VCCSA |
|------|------|--------|
| 0    | 0    | 0.9V   |
| 0    | 1    | 0.8V   |
| 1    | 0    | 0.725V |
| 1    | 1    | 0.675V |

### TPS51462RGER for SV CPU









**PROJECT :JW3/4 (Chief River)**  
**Quanta Computer Inc.**

|                               |                                         |          |
|-------------------------------|-----------------------------------------|----------|
| Size<br>B                     | Document Number<br><b>+1.8V (G9661)</b> | Rev<br>A |
| Date: Tuesday, March 27, 2012 | Sheet                                   | 36of 42  |

| PH0 | PH1 | Phase |
|-----|-----|-------|
| 0   | 1   | 2     |
| 1   | 1   | 3     |

Connect to input caps

**N13P-GS****+VGA\_CORE**

Continue current: 45A

Peak current: 50A

OCP minimum 56A

2012/02/22 update

2012/02/22 update

Shortest the net trace

Close to Phase 1 Inductor

Close to Phase 1 Inductor

Close to Phase 1 Inductor

Close to Phase 1 Inductor

Close to Phase 1 Inductor

Close to Phase 1 Inductor

Close to Phase 1 Inductor



**PROJECT :JW3/4 (Chief River)**  
**Quanta Computer Inc.**

|                               |                                                 |          |
|-------------------------------|-------------------------------------------------|----------|
| Size C                        | Document Number<br><b>+VGA CORE ( NCP3218G)</b> | Rev A    |
| Date: Tuesday, March 27, 2012 | Sheet                                           | 37 of 42 |

