

Module: Pseudo-differential VCO (type1)

**Module:** Pseudo-differential VCO type1 (used in VCO-based ADC)

**Designed by:** Mohsen Hassanpourghadi

**Date:** 1<sup>st</sup> May 2019

**Module Description:** Pseudo-differential VCO utilizes five resistor based cross-coupled inverters and ring-oscillator based topology. The architecture has 10 different nodes positive and negative side and one input.

**Top Cell Name:** VCO\_Dtype1\_65


**Technology:** TSMC 65nm CMOS

**PINS:**


Pin Lists	
VDD	Supply Voltage
VSS	ground
Vbias	Input voltage node
on<1:5>	Five output from the negative side VCO
op<1:5>	Five output from the positive side VCO

**Schematic Netlists:** VCO\_ADC\_VCO.scs

**Schematic figures:**



## Module: Pseudo-differential VCO (type1)



Testbenches: VCO\_ADC\_VCO\_test.scs

Parameters:

Parameters	Symbols
NMOS transistors width (m)	<i>wnnn</i>
NMOS transistors # of fingers	<i>fnnn</i>
PMOS transistors width (m)	<i>wppp</i>
PMOS transistors # of fingers	<i>fppp</i>
Resistors (ohm)	<i>rres</i>

Metrics:

Metrics	Symbols
Maximum input range at pin vbias (V)	Input
Power Consumption (mW)	Power
Minimum VCO frequency (Hz)	Fmin
Maximum VCO frequency (Hz)	Fmax

Neural Network Model:

The H5 file: reg\_vco65.h5

The Json File: model\_vco65.json

Module: Pseudo-differential VCO (type1)


The Input Normalization File: scX\_vco65.pkl

The Output Standardization File: scY\_vco65.pkl

The input characterization range of the Model:

Design parameters	
Symbols	Characterization Range
<i>wnnn</i>	$[0.2\mu m, 1.2\mu m]$
<i>fnnn</i>	2,3,4, ..., 14
<i>wppp</i>	$[0.2\mu m, 1.2\mu m]$
<i>fppp</i>	2,3,4, ..., 14
<i>rres</i>	$[500\ \Omega, 2000\ \Omega]$
VDD	1 V

The estimation error over the metrics:



Module: Pseudo-differential VCO (type1)

