Module: Telescopic Cascode Operational Amplifier

Module: Telescopic Cascode Operational Amplifier

Designed by: Mohsen Hassanpourghadi

Date: 1st May 2019

Module Description: Telescopic Cascode Operational Amplifier utilizes the cascode topology on the pull down and pull up at the same time to achieve high gain and high speed, while sacrifices the swing and input common mode range.

Top Cell Name: AMP_CASCODE65_v1


Technology: TSMC 65nm CMOS

PINS:

Pin Lists		
VDD	Supply Voltage	
VSS	Ground	
TP, TP2, TN2, T	Bias voltages	
IM, IP	Input Differential Voltage	
OM, OP	Output Differential Voltage	

Schematic Netlists: ATC_v1.scs

Schematic figures:



Module: Telescopic Cascode Operational Amplifier

Testbenches: ATC_test.scs

Parameters:

Parameters	Symbols
Top PMOS # of Fingers	fp2
Top PMOS Length (m)	lp2
Mid PMOS # of Fingers	fp1
Mid PMOS Length (m)	lp1
Mid NMOS # of Fingers	fn2
Mid NMOS Length (m)	ln2
Bot NMOS # of Fingers	fn1
Bot NMOS Length (m)	ln1
Sink NMOS # of Fingers	fnt
Sink NMOS Length (m)	lnt
Sink NMOS Bias (V)	vttt
Common Mode Voltage (V)	vcmin
Mid NMOS Bias (V)	vtn2
Mid PMOS Bias (V)	vtp2
Output Capacitive Load (F)	cl

Metrics:

Metrics	Symbols
DC Power Consumption (W)	power
Output Swing Voltage (V)	swing
Common mode voltage gain (dB)	avcm
Differential gain (dB)	avd
Input Capacitance (F)	cin
Unity Gain Bandwidth (Hz)	gbw
Output Noise (V^2/Hz)	outnoise

Neural Network Model:

The H5 file: reg_ATC65.h5

The Json File: model_ATC65.json

The Input Normalization File: scX_ATC65.pkl

The Output Standardization File: scY_ATC65.pkl

Module: Telescopic Cascode Operational Amplifier

The input characterization range of the Model:

Design parameters	
Symbols	Characterization Range
fp2	4,5,, 200
lp2	[60nm, 200nm]
fp1	2,5, , 100
lp1	[60nm, 200nm]
fn2	2,5, , 100
ln2	[60nm, 200nm]
fn1	2,5, , 100
ln1	[60nm, 200nm]
fnt	4,5, , 200
lnt	[120nm, 400nm]
vttt	[0.35V, 0.6V]
vcmin	[0.6V, 0.8V]
vtn2	[0.7V, 0.95V]
vtp2	[0.05V, 0.3V]
cl	[1fF, 10pF]

Another parameter ranges:

Design parameters		
Symbols	Description	Characterization Range
VDD	Supply Voltage	1 <i>V</i>
wp2	Top PMOS Width	800nm
wp1	Mid PMOS Width	800nm
wn1	Mid NMOS Width	800nm
wn2	Bot NMOS Width	800nm
wnt	Sink NMOS Width	800nm
rl	Output loading resistance	$1~G\Omega$
vcmn	Loading DC voltage	0.6
vcmo	Output Common Mode	1.2
	Voltage	

The estimation error over the metrics:

