Resume of:

2801 S King Drive, Apt 1214
Chicago, IL, 60616

Qiao Gao Email: gqplus2@hotmail.com Phone (US): (312) 8234091

Website: www.qiaogao.net/BIO.html Date of birth: 7/11/1989 Phone (China): 15317822032

Address (China): Apt.57 Bldg.17 No.3 Court Lvdongcun, Zhengzhou, Henan(450000) Skype: gqplus2

Education:

- 2012/8-2014/5: **Illinois Institute of Technology (IIT), Armour College of Engineering**
  Master of Science in Electrical Engineering GPA: 3.2
- 2008/9-2012/7: **Xi'an University of Posts & Telecommunications, College of Electrical Engineering**
  Major: IC Design and Integrated System GPA: 3.7

Technical Expertise:

- Hardware: **5 years experience on FPGA design (Xilinx Spartan-3E, Spartan-6, Altera DE2 develop board)**, familiar with hardware design environment and synthesis process (**Xilinx ISE**, **Quartus II**, **Modelsim**), design and simulation of schematics and layouts (**Virtuoso Cadence**, **Synopsys**, **Spice**, **Orcad**).
- Languages: **Verilog, VHDL,** C++, SystemC, Html, CSS, 8086, MIPS Assembly, Matlab, Pascal, VB.
- Software: **Matlab, Visual Studio**, Git platform, Website development (Dreamweaver, Jekyll), Office software (MS Office including Visio, Adobe Acrobat), Virtual machine (VMware, Virtual Box, Parallels), Art designing (Photoshop, Lightroom, 3Dmax, Flash), Music production (Logic Pro X, Kontakt).
- Systems: Windows (Dos command, Registry and Environment Variables changes)，Linux and Mac(Terminal).

Achievements:

- 2013-2014: **Finished several papers and project reports under the instruction of many great engineers and professors in IIT, such as Jafar Saniie and Erdal Oruklu.** Topics covered: Future hardware design method, Arithmetic algorithm, Hardware architecture design, Sound and video processing optimization, Internet of things. (Papers: http://www.qiaogao.net/MY%20WORKS.html)
- 2012: **Graduate paper--"An FPGA Implementation of Line Segment Rasterization" was listed in one of the "Outstanding graduate papers" of the university.** This paper is a part of a GPU develop project of Professor Huimin Du (The vice-president of electrical engineering department)
- 2011: **Won the third prize in the university assembly language programing competition.**
- 2008-2011: **Obtained the university scholarship consecutively for three years.**
- 2009-2011: **Rewarded twice as an excellent league member of the university.**

Summary of Qualifications:

- Professional ability: Years of study on hardware design, **good at the FPGA implementations of algorithms and DSP, module simulation, DFG optimization (retiming and folding) and layout design.** Familiar with arithmetic algorithms，computer architecture, wireless communication and video/sound processing (curriculums at graduate level).
- Fluent English: CET6, IELTS, GRE, ability to read English documents and finish oral presentations.
- Communication skill: Finished several team projects and presentations in IIT (develop top module, summarize overall points, arrange the flow of meetings, organize collected materials).
- Learning ability: Fast in reading documents and codes. Teach myself HTML and RSS for personal website.
- Aspect of knowledge: Knows software development, website design, 2D and 3D design (finished 3Dmax course in 98 points) and music edit, aside from hardware design.

Interests: Piano, Photography, Digital Products, HIFI music, Cooking, Movies, Anime, Games