

# 3D Integrated Circuits





#### Moore's Law



#### Do you know them?









#### Together, they dominate...

Over 73% of the market.

## Together, they make...

Over \$46 billions in revenue.

#### Together, they lead...

The technology race and state-of-the-art techniques.

#### **TOP 4 Foundries**

Market domination

Stellar revenue

Technology leaders

#### Rock's Law is killing the market

Double the manufacturing cost every two years.

Past \$15 billions for the previous node.

#### GF drops out

"GlobalFoundries is putting its 7nm finFET program on hold indefinitely and has dropped plans to pursue technology nodes beyond 7nm."

#### Extend Moore's Law


New transistors topologies

New materials


Heterogeneous integration

3D integration


## What is a 3D IC?




## What is a 3D IC?




#### What is a 3D IC?



Face-to-Back (past)




Face-to-Face (present)




Transistor-on-transistor (future)

Somebody needs to decide what goes where


#### How do we design a 2D IC?



#### How do we design a 3D IC?



#### How can we do it better?



#### Two main challenges

Clustering


Grouping gates together

Partitioning

Splitting the design

#### Why bother clustering?

The aim is to shorten the connections.



## Why bother clustering?

The aim is to shorten the connections.


Can you see the risk in **not** clustering?


## Why bother clustering?


The aim is to shorten the connections.


Can you see the risk in **not** clustering?


Do not cut short wires. Hide Them. Please.












# Clustering: Progressive wire-length

- 1) Cluster the gates connected by very short wires
- 2) Check if the system is still "balanced bipartitionable"
- 3) ???
- 4) Forget about this method because it's broken
- → Cluster phagocytosis

#### Partitioning: MIN-cut


Cut as few nets as possible



Minimize 3D connections

#### Partitioning: MAX-cut

Cut as many nets as possible



Maximize 3D connections (if you clustered cleverly!)

#### Let's summarize all this

Traditional 2D ICs are in need of a paradigm shift.

3D is an alternative path to keep Moore going.

Clustering and partitioning are not trivial and matter.

#### What do you think?

Does it make sense to design 3D ICs based on 2D information?

Can you think of a nice way to cluster the design?

Do you have an opinion about IC manufacturing socio-ecological impact?