To contextualize that problem, we will first see together how we go from a standard 2D placed and routed IC to its mathematical abstraction that can be partitioning into a 3D IC.