





















Configuration Scenario	Compression Factor	Design Security Parameter	Ycycm-90	Primer-90 Primer-90C Primer-90D	Valid MSFLs (%)
FPF x8	Disabled	Disabled	1.8/2.5/3.0/3.3	Fast	10/100
	Disabled	Enabled	1.8/2.5/3.0/3.3	Standard	10/100
	Enabled	Disabled	1.8/2.5/3.0/3.3	Fast	11/101
	Enabled	Enabled	1.8/2.5/3.0/3.3	Standard	12/109
FPF x16 (16)	Disabled	Disabled	1.8/2.5/3.0/3.3	Fast	00/100
	Disabled	Enabled	1.8/2.5/3.0/3.3	Standard	00/101
	Enabled	Disabled	1.8/2.5/3.0/3.3	Fast	00/110
	Enabled	Enabled	1.8/2.5/3.0/3.3	Standard	00/110
P5	Disabled	Disabled	1.8/2.5/3.0/3.3	Fast	10/100
	Disabled	Enabled	1.8/2.5/3.0/3.3	Standard	10/100
	Enabled	Disabled	3.0/3.3	Fast	10/100
	Enabled	Enabled	3.0/3.3	Standard	10/111
ITM-based configuration	Disabled	Disabled	—	—	Use any other file settings above

Pin	AS Mode		PS Mode		ZTAC Mode	
	Signal Name	Description	Signal Name	Description	Signal Name	Description
1	DATA_0	Signal signal	DATA_0	Signal signal	DATA_0	Signal signal
2	DATA_1	Signal signal	DATA_1	Signal signal	DATA_1	Signal signal
3	CONF_000E	Configuration data	CONF_000E	Configuration data	TS0	Data from device
4	CONF_000F	Target power level for the device (brown)	CONF_000F	Target power level for the device (brown)	VAL_000F	Target power level for the device (brown)
5	CONF007F	Configuration completion	CONF007F	Configuration completion	TS0	TS0 data received from device
6	NC2	Cable cycle time	NC2	Configuration status	NC2	Configuration status
7	18V0V20V	Active signal signal	18V0V20V	Configuration status	NC2	Configuration status
8	NC2	Serial configuration device chip select	NC2	Configuration status	NC2	Configuration status
9	NC11	Active signal signal	DATA_0	Data to device	TS1	Data to device
10	DATA_0	Signal signal	DATA_0	Signal signal	DATA_0	Signal signal




Use the CLKUSR pin to supply the external clock source to drive DCLK during configuration.

Set $V_{CC(CORE)}$ to $V_{CC(CORE)}$.



Title		Revision	
Size	Number		
A2			
Date	4/09/2026		
File	C:\Users\MC\Desktop	Sheet of	Drawn By:



YBT_MCPProjV1.1

ZK_R

ZK_T

CK_R

CK_T

CK_P1

CK_P2

CK_P3

G

+3.3V

+5V

G +24V

