

L'Université canadienne Canada's university

# Digital Components

Dr. Voicu Groza

SITE Hall, Room 5017 562 5800 ext. 2159 VGroza@uOttawa.ca

Université d'Ottawa | University of Ottawa



www.uOttawa.ca



# Outline


- **■** Decoders, Multiplexers
- Registers + Common sense design strategies
  - □ Register with Parallel Load
  - ☐Shift Registers
  - □Bidirectional Shift Register with Parallel Load
- Binary Counters
  - ☐Binary Counter with Parallel Load
- Multi-function Registers



## 3-to-8 Line Decoder

- A decoder is a combinational circuit that converts binary information from an n-bit input to a maximum of 2<sup>n</sup>-bit output.
- An n-input m-output decoder is called an n-to-m line decoder, where  $m \le 2^n$ .

	A	В	C	$D_0$	$\mathbf{D}_1$	$D_2$	<b>D</b> 3	D <sub>4</sub>	D <sub>5</sub>	$D_6$	$\mathbf{D}_{7}$
(0)	0	0	0	1	0	0	0	0	0	0	0
(1)	0	0	1	0	1	0	0	0	0	0	0
(2)	0	1	0	0	0	1	0	0	0	0	0
(3)	0	1	1	0	0	0	1	0	0	0	0
<i>(4)</i>	1	0	0	0	0	0	0	1	0	0	0
(5)	1	0	1	0	0	0	0	0	1	0	0
<i>(6)</i>	1	1	0	0	0	0	0	0	0	1	0
<i>(7)</i>	1	1	1	0	0	0	0	0	0	0	1






Implement the following functions using a decoder and OR gates:

$$EW = \Sigma (1, 2, 3, 7, 11)$$

$$NS = \Sigma (0, 4, 5, 6, 9, 10, 12, 13, 14, 15)$$








- The Enable bit, E, enables (when E = 1, i.e.  $\overline{E}$ =0) or disables (when E = 0, i.e.  $\overline{E}$ =1) the functionality of the decoder.
- When the decoder is disabled (E = 0), all the output pins of the decoder are reset to 0:

G2AN

G2BN

	X	X	X	1	1	1	1	1	1	1	1	1
<i>(0)</i>	0	0	0	0	0	1	1	1	1	1	1	1
<i>(1)</i>	0	0	1	0	1	0	1	1	1	1	1	1
<i>(</i> 2 <i>)</i>	0	1	0	0	1	1	0	1	1	1	1	1
<i>(3)</i>	0	1	1	0	1	1	1	0	1	1	1	1
<i>(</i> 4 <i>)</i>	1	0	0	0	1	1	1	1	0	1	1	1
<i>(5)</i>	1	0	1	0	1	1	1	1	1	0	1	1
<b>(6)</b>	1	1	0	0	1	1	1	1	1	1	0	1
<i>(</i> 7 <i>)</i>	1	1	1	0	1	1	1	1	1	1	1	0

A B C  $\overline{E}$   $\overline{Y}_0$   $\overline{Y}_1$   $\overline{Y}_2$   $\overline{Y}_3$   $\overline{Y}_4$   $\overline{Y}_5$   $\overline{Y}_6$   $\overline{Y}_7$ 







- An encoder is a combinational circuit that performs the opposite operation of a decoder.
- A 2<sup>n</sup> -bit input *n*-bit output encoder generates the binary code corresponding to the input value.

	In	pu	Outputs							
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	$\mathbf{A}_0$					
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	0
0	0	1	0	0	0	0	0	1	0	1
0	1	0	0	0	0	0	0	1	1	0
1	0	0	0	0	0	0	0	1	1	1


Truth Table for 8-to-3 Encoder When all inputs are 0's but  $D_3 = 1$ , for instance, the output =  $A_2 A_1 A_0 = 011$ , which is the binary code for 3.

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$









## 4-to-1-Line Multiplexer

 A multiplexer is a combinational circuit that receives binary information from one of the 2<sup>n</sup> input data bits (I<sub>0</sub>, I<sub>1</sub>, ...) and directs it to a single output line (Z).

The selection of a particular input data bit is determined by a set of n input









### Logic Function Implementation with MUX Map-Entered Variables (MEV)

Implement  $F = \Sigma (0,1, 4, 5, 7)$  with MUX

Decimal	HIIIIICHIII		Dillary	variables		Outp
MEV	Standard	а	b	c (MEV)	F	F(ME
0	0	0	0	0	1	1
0	1	0	0	1	1	
1	2	0	1	0	M	0
1	3	0	1	1	0	
2	4	1	0	0		1
2	5	1	0	1	1	
3	6	1	1	0	0	С
3	7	1	1	1	1,	
þc	00 0	1 1	1 10	M	FV	7
<u>a</u> \	<u> </u>	,	C		b	4
0	1 1	0	0	1	C	)
1 a	1 1	<b>5</b> 1	7 06	a 1	С	
impler 1. (2 <sup>n</sup> ) 2. (2 <sup>n</sup> - ME' 3. (2 <sup>n</sup> -	variable nented v -to-1 Ml ¹)-to-1 M V; · <sup>k</sup> )-to-1 N ng func.	vith JX c 1UX 1UX	lirectly; by app	olying 1 –	1 2 3 4	

- 1.If the output variable is 0 for both standard minterms covered by a MEV square, then a 0 is written in that MEV map square.
- 2.If the output variable is a 1 for both standard minterms covered by a MEV map square, then a 1 is written in that MEV square.
- 3.If, for minterms covered by a MEV map square, the output variable (F) has the same value as the MEV, then the MEV is written into MEV map square.
- 4.If, for standard minterms covered by a MEV map square, the output and ME variables are complements, write the MEV complement into the MEV map square.
- 5.If, for standard minterms covered by a MEV map square, the output variable is a don't care term, write "x" into the MEV map square.
- 6.If, for standard minterms covered by a MEV map square, the output variable is a don't care term in one case and a 0 in the other, write 0 in the appropriate square.

#### **CEG 2136 Computer Architecture I**

## MEV K-maps Minimization

Use K-maps to minimize

$$F = \Sigma (3,7,11,12,13,14,15,16,18) + d(24,25,26,27,28,29,30,31).$$

To find the simplified function from a MEV Kmap, follow these steps:

- 1. Determine the EPI's consisting of only 1's along with any don't care terms that may exist (i.e., cover the 1's in the K-map).
- 2. Consider the 1's as don't care terms once step 1 is completed, because all of the 1's have been previously covered.
- 3. Group all identical MEV terms with 1's or don't care terms to maximize the MEV EPI size, i.e., sequentially take only one MEV = 1 at a time, why all the others are considered 0, and derive the sum of product terms that cover that MEV=1. Determine the MEV EPI's by reading the Kmap in the normal fashion. Then AND the MEV variable or expression with the remaining map variables. F = bc + a'de + ac'e'

MEV	m	а	b	С	d	е	F	MEV	m	а	b	С	d	е	F
0	0	0	0	0	0	0	0	8	16	1	0	0	0	0	1
	1	0	0	0	0	1	0		17	1	0	0	0	1	0
1	2	0	0	0	1	0	0	9	18	1	0	0	1	0	1
	3	0	0	0	1	1	1		19	1	0	0	1	1	0
2	4	0	0	1	0	0	0	<i>10</i>	20	1	0	1	0	0	0
	5	0	0	1	0	1	0		21	1	0	1	0	1	0
3	6	0	0	1	1	0	0	<i>11</i>	22	1	0	1	1	0	0
	7	0	0	1	1	1	1		23	1	0	1	1	1	0
4	8	0	1	0	0	0	0	<i>12</i>	24	1	1	0	0	0	X
	9	0	1	0	0	1	0		25	1	1	0	0	1	Χ
5	10	0	1	0	1	0	0	<i>13</i>	26	1	1	0	1	0	X
	11	0	1	0	1	1	1		27	1	1	0	1	1	X
6	12	0	1	1	0	0	1	14	28	1	1	1	0	0	Χ
	13	0	1	1	0	1	1		29	1	1	1	0	1	Χ
7	14	0	1	1	1	0	1	<i>15</i>	30	1	1	1	1	0	Χ
	15	0	1	1	1	1	1		31	1	1	1	1	1	Χ

cd ab	00	01	11	10
00	0	Φ	 • •	0 2
01	0	. e	1*	1*
11	12 X	73 X i	15 X	X 14
10	e <sup>8</sup>		011	0 10



# **Outline**

- Decoders, Multiplexers
- Registers + Common sense design strategies
  - □Register with Parallel Load
  - ☐Shift Registers
  - □Bidirectional Shift Register with Parallel Load
- Binary Counters
  - ☐Binary Counter with Parallel Load
- Multi-function Registers





 $Q_6$ 

 $Q_5$ 


 $Q_7$ 

Positive-Edge D Q —
-Triggered D Flip-Flop D CLK Q

 $Q_2$ 

 $Q_1$ 

 $Q_0$ 




 $Q_{4}$ 

Characteristic Equation:


$$\boldsymbol{Q}_{n+1} = \boldsymbol{D}_n$$

$D_n$	Q <sub>n</sub>	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

Characteristic Table



 $Q_3$ 



 $DB_0$ 


 $DB_3$ 



# Common sense design strategies

- Focus on one bit first. In many cases the rest would have a similar pattern.
- Try to reason with your own words. Do the computation with "words" first.
- See if you can define the "rules" governing the logic circuit, and put them in your own words.


The above design strategies may save you a significant amount of time and facilitate your task as a designer. However, they may not be trivial in all the cases. Enable = Ld/St



#### **CEG 2136 Computer Architecture I**



## Register with Parallel Load



- When the <u>load</u> input Ld / St = 1, at the positive clock pulse transition time, the data in the four input bits DB0 is transferred into the register; otherwise
- when load input  $Ld / \overline{St} = 0$ , the register output bits maintain their values.  $Enable = Ld / \overline{St}$

#### Steps 1,2

State / Transition Table (MEV format)

Enable	$Q$ k $^{n+1}$	Function
$0$ ( $\overline{St}$ )	$Q_{\mathbf{k}}^n$	Store
1 ( <i>Ld</i> )	$DB_{\mathrm{k}}$	Load

The <u>transition function</u> ( $\delta$ ) of the Parallel Register:


$$Q_k(n+1) = Ld DB_k + St \dot{Q}_k(n); k = \{0,1,2,3\}$$

 $Enable = Ld / \overline{St}$ 

= Enable  $DB_k$  + Enable  $Q_k$ ; Step 3 If the Parallel Register is implemented with *D-FF's, its* excitation equation gives:  $D(n) = Q_k(n+1)$ 

**Step 4** => 
$$D_k = Enable DB_k + Enable Q_k; k = \{0,1,2,3\}$$

**Step 5** Equations D<sub>k</sub> can be implemented with gates or MUX-es as shown below:





# Outline


- Decoders, Multiplexers
- Registers + Common sense design strategies
  - □ Register with Parallel Load
  - **□Shift Registers**
  - □ Bidirectional Shift Register with Parallel Load
- Binary Counters
  - ☐Binary Counter with Parallel Load



# Shift Registers

- A **shift register** is a register that is capable of shifting its binary information in one or both directions.
- The logical configuration of a shift register consists of a chain of cascaded flip-flops.
- The **serial input** denotes the external input fed into the shift register.

The **serial output** denotes the data that is not fed into any of the register's flip-flops.  $Q_4$   $Q_3$ time  $Q_7$  $Q_6$  $Q_5$  $Q_2$  $Q_1$ Right shift register 0 0 n O







# Left Shift Register

The Next State  $(S^{n+1})$  of a sequential circuit is a function  $(\delta)$  of its input (X) and of its present state  $(S^n)$ :  $S^{n+1} = \delta(X, S^n)$ .

For left shift, the input  $X_i$  of each  $FF_i$  is connected to the  $FF_{i-1}$  output from its right  $X_i = Q_{i-1} = Q_i^{n+1} = \delta(Q_{i-1}^n, Q_i^n)$ ;  $i = \{0, 1, 2, 3\}$ 









# Right Shift Register

- time  $Q_3$   $Q_2$   $Q_1$   $Q_0$   $Q_1$   $Q_2$   $Q_3$   $Q_4$   $Q_5$   $Q_5$   $Q_6$   $Q_6$
- When implementing with D FF's: Q<sup>n+1</sup> = D
- So, the output Q of each flipflop is connected to the input D of the next flip-flop







### Right Shift Register


Serial Input = 0 Initial State:

$$t_0: Q_3Q_2Q_1Q_0=1000$$

$$t_1: Q_3Q_2Q_1Q_0=0100$$

$$t_2: Q_3Q_2Q_1Q_0=0010$$

$$t_3: Q_3Q_2Q_1Q_0=0001$$





Right Shift Register


Serial Input = 1 Initial State: 0000

$$t_1: Q_3Q_2Q_1Q_0=1000$$

 $t_2: Q_3Q_2Q_1Q_0=1100$ 


 $t_3: Q_3Q_2Q_1Q_0=1110$ 

 $t_4: Q_3Q_2Q_1Q_0=1111$ 






#### Serial transfer from register X to register Y



# FPGA Programmable Logic Element (LE)

#### **Truth Table**

1100	11 10010
ABC	f(A,B,C)
000	f(0,0,0)
0 0 1	f(0,0,1)
0 1 0	f(0,1,0)
0 1 1	f(0,1,1)
100	f(1,0,0)
101	f(1,0,1)
110	f(1,1,0)
1 1 1	f(1,1,1)




TD

 $_{O}^{D}$  f(0,0,0)

f(A,B,C)







# Outline

- Decoders, Multiplexers
- Registers + Common sense design strategies
  - □Register with Parallel Load
  - ☐Shift Registers
  - ☐ Bidirectional Shift Register with Parallel Load
- Binary Counters
  - ☐Binary Counter with Parallel Load



# Multi-function Registers


The most general register (<u>Bidirectional Shift Register and Parallel Load</u>) has the following capabilities:


- 1. A clock pulse input to synchronize all operations.
- 2. A shift right operation and a serial input line associated to it.
- 3. A shift left operation and a serial input line associated to it.
- 4. A parallel load operation and n input lines associated to it.
- 5. *n* parallel output lines
- 6. A "no change" control state to leave the *n* parallel output lines unchanged for the next clock pulse.

#### **Mode Control**

$S_1S_0$	Register operation
00	No change
01	Shift right (msb→→lsb)
10	Shift left (lsb →→ msb)
11	Parallel load











# Four-bit universal shift register








# **Outline**

- Decoders, Multiplexers
- Registers + Common sense design strategies
  - □ Register with Parallel Load
  - ☐Shift Registers
  - □ Bidirectional Shift Register with Parallel Load
- **Binary Counters** 
  - ☐Binary Counter with Parallel Load



# Counters

- = Register that goes through a prescribed series of states
- There are two main types of counters:
- Asynchronous counters: also known as Ripple counters Flip flop's output's serve as clock for triggering connected flip flops




- All flip flops are triggered by a clock signal at the same time





## Modulo 16 Synchronous Counter using D Flip-Flops

The number of unique states that a counter may go through before the count sequence repeats itself is the **modulus** (or MOD) of the counter.



#### CEG 2136 Computer Architecture I



DECIMAL STATE		sent (	_	E OF ER	The <b>next state</b> = FLIP FLOP INPUTS				
Q	Q3	Q2	Q1	Q0	D3	D2	<b>D</b> 1	D0	
0	0	0	0	0	0	0	0	1	
1	0	0	0	1	0	0	1	0	
2	0	0	1	0	0	0	1	1	
3	0	0	1	1	0	1	0	0	
4	0	1	0	0	0	1	0	1	
5	0	1	0	1	0	1	1	0	
6	0	1	1	0	0	1	1	1	
7	0	1	1	1	1	0	0	0	
8	1	0	0	0	1	0	0	1	
9	1	0	0	1	1	0	1	0	
10	1	0	1	0	1	0	1	1	
11	1	0	1	1	1	1	0	0	
12	1	1	0	0	1	1	0	1	
13	1	1	0	1	1	1	1	0	
14	1	1	1	0	1	1	1	1	
15	1	1	1	1	0	0	0	0	

#### **♦ Modulo 16**

#### **Synchronous Counter**

Using D flip-flops has the distinct advantage of a straightforward definition of the flip-flop inputs: the current state of these inputs is the next state of the counter  $Q_{n+1} = D_n$ . The logic equations for all four flip-flop inputs D3, D2,

Q3 Q2 Q1 Q0	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

D1, and D0 are derived from this truth table as functions of the current states of the counter's flip-flops:
Q3, Q2, Q1, and Q0.
Karnaugh maps can be used to simplify these equations.

Q3 Q2	<b>D3</b>			
Q1 Q0	00	01	11	10
00	0	0	1	1
01	0	0	1	1
11	0	1	0	1
10	0	0	1	1

Q3 Q2	D2			
Q1 Q0 \	00	01	11	10
00	0	1	1	0
01	0	1	1	0
11	1	0	0	1
10	0	1	1	0


Q3 Q2			01	)
Q1 Q0	00	01	11	10
00	0	0	0	0
01	1	1	1	1
11	0	0	0	0
10	1	1	1	1

Q3 Q2	$\bigcirc$ D0			
Q1 Q0	00	01	11	10
00	1	1	1	1
01	0	0	0	0
11	0	0	0	0
10	1	1	1	1




## **◆ Modulo 16 Synchronous Counter**


#### **Excitation Equations** $D^n = Q^{n+1}$




$$\mathbf{D3} = \mathbf{Q3} \cdot \mathbf{Q2} + \mathbf{Q3} \cdot \mathbf{Q1} + \mathbf{Q3} \cdot \mathbf{Q0} + \mathbf{Q3} \cdot \mathbf{Q2} \cdot \mathbf{Q1} \cdot \mathbf{Q0}$$



$$\mathbf{D1} = \overline{\mathbf{Q1} \cdot \mathbf{Q0}} + \mathbf{Q1} \cdot \overline{\mathbf{Q0}}$$



$$\mathbf{D2} = \mathbf{Q2} \cdot \mathbf{Q0} + \mathbf{Q2} \cdot \mathbf{Q1} + \mathbf{Q2} \cdot \mathbf{Q1} \cdot \mathbf{Q0}$$



# ♦ Modulo 16 Synchronous Counter

**Implementation** 


$$D^n = Q^{n+1}$$

$$\mathbf{D0} = \overline{\mathbf{Q0}}$$

$$\mathbf{D1} = \overline{\mathbf{Q}} \cdot \mathbf{Q0} + \mathbf{Q1} \cdot \overline{\mathbf{Q0}}$$

$$\mathbf{D2} = \mathbf{Q2} \cdot \overline{\mathbf{Q0}} + \mathbf{Q2} \cdot \overline{\mathbf{Q1}} + \overline{\mathbf{Q2}} \cdot \mathbf{Q1} \cdot \mathbf{Q0}$$


$$\mathbf{D3} = \mathbf{Q3} \cdot \overline{\mathbf{Q2}} + \mathbf{Q3} \cdot \overline{\mathbf{Q1}} + \mathbf{Q3} \cdot \overline{\mathbf{Q0}} + \overline{\mathbf{Q3}} \cdot \mathbf{Q2} \cdot \mathbf{Q1} \cdot \mathbf{Q0}$$






# **Binary Counter**

## Modulo 16 Synchronous Counter using JK Flip-Flops







						<del>-</del>		
	Pr	esei	nt st Sn	ate	ľ		stat +1	e
A	$A_3$	A <sub>2</sub>	A <sub>1</sub>	$A_0$	$A_3^+$	<b>A</b> <sub>2</sub> <sup>+</sup>	$\mathbf{A_1}^+$	$A_0$
0	0	0	0	0	0	0	0	1
1	0	0	0_	1	0	0	1	0
2	0	0	1	0	0	0	1	1
3	0	0	1_	1	0	1	0	0
4	0	1	0	0	0	1	0	1
5	0	1	0_	1	0	1	1	0
6	0	1	1	0	0	1	1	1
7	0	1	1_	1	1	0	0	0
8	1	0	0	0	1	0	0	1
9	1	0	0	1	1	0	1	0
10	1	0	1	0	1	0	1	1
11	1	0	1	1	1	1	0	0
12	1	1	0	0	1	1	0	1
13	1	1	0	1	1	1	1	0
14	1	1	1	0	1	1	1	1
15	1	1	1	1	0	0	0	0

### "Common sense" design approach

We can notice from the State Table that:

- A<sub>0</sub> toggles its value at each clock pulse  $=> J_0 = 1$ ;  $K_0 = 1$ .
- A<sub>1</sub> toggles its value at time T only if at time  $(T 1) A_0$  is 1.

Present State Next State Flip-Flop Inputs
$$A_{2} (T-1) A_{1} (T-1) A_{0} (T-1) A_{1} (T) A_{1} (T) A_{1} K_{1}$$

$$X X 0 A_{1} (t-1) 0 0$$

$$X X 1 (A_{1} (t-1)) 1 1$$

$$J_{1} = K_{1} = A_{0} (T-1)$$

A<sub>2</sub> toggles its value at time T only if at time (T - 1)  $A_1 = 1$  and  $A_0 = 1$ 

-		Present State	;	Next State	Flip-Flop Inputs
4	$A_2 (T - 1)$	$A_1 (T - 1)$	$A_0 (T - 1)$	A <sub>2</sub> (T )	$J_2 K_2$
4	X	0	0	A <sub>2</sub> (t - 1)	0 0
	X	0	1	$A_2 (t - 1)$ $A_2 (t - 1)$	0 0
	X	1	0	A <sub>2</sub> (t - 1)	0 0
1	Х	1	1	$(A_2 (t - 1))'$	1 1

$$J_2 = K_2 = A_1 (T - 1) A_0 (T - 1)$$



	Pre	sent	state	Sn	N	ext sta	ate S <sup>n</sup>	+1	$A_3$ in	nput	$A_2$ is	nput	$A_1$ is	nput	$A_0$ i	nput	sen
A	$A_3$	A <sub>2</sub>	A <sub>1</sub>	$A_0$	$A_3^+$	$A_2^+$	$A_1^+$	$A_0^+$	$J_3$	K <sub>3</sub>	$J_2$	K <sub>2</sub>	$J_1$	K <sub>1</sub>	$J_0$	K <sub>0</sub>	->
0	0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X	
1	0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1	
2	0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X	
3	0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1	Co En
4	0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X	
5	0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1	
6	0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X	$A_0$
7	0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1	210
8	_ 1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X	r
9	_ 1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1	$A_1A$
10	_ 1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X	362
11	_ 1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1	
12	_ 1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X	$A_2A_1$
13	_ 1	1	0	1	1	1	1	0	X	0	X	0	1	X	X	1	2
14	_1	1	1	0	1	1	1	1	X	0	X	0	X	0	1	X	
15	1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1	

Use the "Common ense" design approach > see previous slide  $\mathbf{J}_0 = \mathbf{K}_0 = \mathbf{1}$  $\boldsymbol{J}_{1}\!=\boldsymbol{K}_{1}\!=\boldsymbol{A}_{0}$  $J_2 = K_2 = A_0 A_1$  $J_3 = K_3 = A_0 A_1 A_2$ Count nable

Clock

38



	Pre	sent	state	S <sup>n</sup>	No	ext sta	ate S <sup>n</sup>	+1	$A_3$ is	nput	$A_2$ i	nput	$A_1$ is	nput	$A_0$ i	nput
A	$A_3$	$A_2$	$A_1$	$A_0$	$A_3^+$	$A_2^+$	$A_1^+$	$A_0^+$	$J_3$	K <sub>3</sub>	$J_2$	K <sub>2</sub>	$\mathbf{J}_{1}$	K <sub>1</sub>	$J_0$	$K_0$
0	0	0	0	0	0	0	0	1	0	X						
1	0	0	0	1	0	0	1	0	0	X						
2	0	0	1	0	0	0	1	1	0	X						
3	0	0	1	1	0	1	0	0	0	X						
4	0	1	0	0	0	1	0	1	0	X						
5	0	1	0	1	0	1	1	0	0	X						
6	0	1	1	0	0	1	1	1	0	X						
7	0	1	1	1	1	0	0	0	1	X						
8	1	0	0	0	1	0	0	1	X	0						
9	1	0	0	1	1	0	1	0	X	0						
10	1	0	1	0	1	0	1	1	X	0						
11	1	0	1	1	1	1	0	0	X	0						
12	1	1	0	0	1	1	0	1	X	0						
13	1	1	0	1	1	1	1	0	X	0						
14	1	1	1	0	1	1	1	1	X	0						
15	1	1	1	1	0	0	0	0	x	1						

Or use the "the receipe"



-	Pre	sent	state	S <sup>n</sup>	No	ext sta	ate S <sup>n</sup>	+1	$A_3$ i	nput	$A_2$ is	nput	$A_1$ is	nput	$A_0$ in	nput
A	$A_3$	$A_2$	$\mathbf{A}_1$	$A_0$	$A_3^+$	$A_2^+$	$A_1^+$	$A_0^+$	$J_3$	K <sub>3</sub>	$J_2$	$K_2$	$J_1$	K <sub>1</sub>	$J_0$	$K_0$
0	0	0	0	0	0	0	0	1	0	X	0	X				
1	0	0	0	1	0	0	1	0	0	X	0	X				
2	0	0	1	0	0	0	1	1	0	X	0	X				
3	0	0	1	1	0	1	0	0	0	X	1	X				
4	0	1	0	0	0	1	0	1	0	X	X	0				
5	0	1	0	1	0	1	1	0	0	X	X	0				
6	0	1	1	0	0	1	1	1	0	X	X	0				
7	0	1	1	1	1	0	0	0	1	X	X	1				
8	1	0	0	0	1	0	0	1	X	0	0	X				
9	1	0	0	1	1	0	1	0	X	0	0	X				
10	1	0	1	0	1	0	1	1	X	0	0	X				
11	1	0	1	1	1	1	0	0	X	0	1	X				
12	1	1	0	0	1	1	0	1	X	0	X	0				
13	1	1	0	1	1	1	1	0	X	0	X	0				
14	1	1	1	0	1	1	1	1	X	0	X	0				
15	1	1	1	1	0	0	0	0	x	1	x	1				

Or use the "the receipe"



	Pre	sent	state	S <sup>n</sup>	No	ext sta	ate S <sup>n</sup>	1+1	$A_3$ i	nput	$A_2 i$	nput	$A_1$ i	nput	$A_0$ i	nput
A	$A_3$	A <sub>2</sub>	$A_1$	$A_0$	$A_3^+$	$A_2^+$	$A_1^+$	$A_0^+$	$J_3$	K <sub>3</sub>	$J_2$	K <sub>2</sub>	$J_1$	K <sub>1</sub>	$J_0$	K <sub>0</sub>
0	0	0	0	0	0	0	0	1	0	X	0	X	0	X		
1	0	0	0	1	0	0	1	0	0	X	0	X	1	X		
2	0	0	1	0	0	0	1	1	0	X	0	X	X	0		
3	0	0	1	1	0	1	0	0	0	X	1	X	X	1		
4	0	1	0	0	0	1	0	1	0	X	X	0	0	X		
5	0	1	0	1	0	1	1	0	0	X	X	0	1	X		
6	0	1	1	0	0	1	1	1	0	X	X	0	X	0		
7	0	1	1	1	1	0	0	0	1	X	X	1	X	1		
8	1	0	0	0	1	0	0	1	X	0	0	X	0	X		
9	1	0	0	1	1	0	1	0	X	0	0	X	1	X		
10	1	0	1	0	1	0	1	1	X	0	0	X	X	0		
11	1	0	1	1	1	1	0	0	X	0	1	X	X	1		
12	1	1	0	0	1	1	0	1	X	0	X	0	0	X		
13	1	1	0	1	1	1	1	0	X	0	X	0	1	X		
14	1	1	1	0	1	1	1	1	Х	0	Х	0	X	0		
15	1	1	1	1					V	1	v	1	V	1		

Or use the "the receipe"



											_		_				
	Pre	sent	state	Sn	No	ext sta	ate S <sup>n</sup>	+1	A <sub>3</sub> i	nput	$A_2$ i	nput	$A_1$ is	nput	$A_0$ is	nput	Ī
A	$A_3$	$A_2$	$A_1$	$A_0$	$A_3^+$	$A_2^+$	$A_1^+$	$A_0^+$	$J_3$	K <sub>3</sub>	$J_2$	K <sub>2</sub>	$J_1$	K <sub>1</sub>	$J_0$	$K_0$	
0	0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X	1
1	0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1	Ī
2	0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X	Ī
3	0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1	E
4	0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X	
5	0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1	
6	0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X	A
7	0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1	Λ
8	1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X	in in
9	1	0	0	1	1	0	1	0	X	0	0	X	1	X	X	1	A
10	1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	X	55
11	1	0	1	1	1	1	0	0	X	0	1	X	X	1	X	1	
12	1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X	$A_{2}$
13	1	1	0	1	1	1	1	0	X	0	X	0	1	X	X	1	<i>∠</i> -
14	1	1	1	0	1	1	1	1	X	0	X	0	X	0	1	X	
15	1	1	1	1	0	0	0	0	X	1	X	1	X	1	X	1	

 $\mathbf{J}_0 = \mathbf{K}_0 = \mathbf{1}$  $J_1 = K_1 = A_0$  $\boldsymbol{J}_2 = \boldsymbol{K}_2 = \boldsymbol{A}_0 \boldsymbol{A}_1$  $J_3 = K_3 = A_0 A_1 A_2$ Count Enable  $_{2}A_{1}A$ Clock 42




### **Outline**

- Decoders, Multiplexers
- Registers + Common sense design strategies
  - □ Register with Parallel Load
  - ☐Shift Registers
  - □ Bidirectional Shift Register with Parallel Load
- Binary Counters
  - **□Binary Counter with Parallel Load**





### **♦ Top-down design**

# Multifunction Register with D-Flip Flops



$$k = \{0,1,2,3\}$$







#### **Multifunction Register**

	$S_1 S_0$	$D_{k} = Q_{k}^{n+1}$	Function
$(f^0)$	0 0	$Q$ k $^n$	Store
$(f^1)$	0 1	$N_{ m k}$	Count up
$(f^2)$	1 0	DBk	Load
$(f^3)$	1 1	0	Clear


# Use the "Common sense" design approach, (where obvious) or:

D- FF's excitation equation:  $D^n = Q^{n+1}(1)$ 


**Store** ( $f^0$ ):  $Q^{n+1} = Q^n$  (2) to be implemented with D-FF From (1), (2) =>  $D^n = Q^{n+1} = Q^n$  i.e.,  $D_k = Q_k$ ,  $k = \{0,1,2,3\}$ 

Clear ( $f^3$ ):  $Q^{n+1} = 0$  (3) with D-FF From (1), (3) => D<sup>n</sup> = 0 i.e., D<sub>k</sub> = 0,  $k = \{0,1,2,3\}$ 

**Load** ( $f^2$ ):  $Q^{n+1} = DB^n$  (4) with D-FF From (1), (4) =>  $D^n = DB^n$ , i.e.,  $D_k = DB_k$ ,  $k = \{0,1,2,3\}$ 








# Multifunction Register Implementation


	$A_1 A_0$	$D_k = Q_k^{n+1}$	Function
$(f_0)$	0 0	$Q$ k $^n$	Store
$(f_l)$	0 1	$N_{ m k}$	Count up
$(f_2)$	1 0	DBk	Load
$(f_3)$	1 1	0	Clear






### 4-bit Binary Counter with Parallel Load &

Synchronous Clear with JK FF



Clock	Clear	Load	Increment	Operation
$\uparrow$	0	0	0	No change
$\uparrow$	0	0	1	Increment count by 1
1	0	1	X	Load inputs
$\uparrow$	1	X	X	Clear outputs to 0









START HERE

Design D-Latch using JK FF





D	<b>Q</b> <sup>n</sup>	<b>Q</b> n+1
0	0	0
0	1	0
1	0	1
1	1	1


Given:
D-Latch
Characteristic
Table

State table of Sequential Circuit to be Designed


$\_\bot$			1	
$D \setminus$	$Q^n$	$Q^{n+1}$	J	K
0	$\setminus 0$	0	0	X
0	7	0	X	1
1	0	1	$\left(1\right)$	X
1	1	1	X	0

Excitation table for Sequential Circuit to be Designed

Step 3



Step 1: Initial







# State Encoding mod 4 counter

#### Full Encoding: BINARY COUNTER

# **1-hot Encoding**: RING COUNTER







L'Université canadienne Canada's university

# Memory Unit

Dr. Voicu Groza

SITE Hall, Room 5017 562 5800 ext. 2159 Groza@EECS.uOttawa.ca

Université d'Ottawa | University of Ottawa



www.uOttawa.ca






### Outline

- The System Bus Model of a Computer
- Memory general Characteristics
- ■RAM (Random Access Memory)
- ■ROM (Read Only Memory)
- Memory design
- Memory hierarchy



### The System Bus Model of a Computer



- ■The bus connects the CPU with other parts and reduces connections
- ■CPU puts address on the Bus and memory or I/O block receive address.
- ■Each instruction is **fetched** into the CPU from memory (read sequentially, i.e., one instruction at a time) and then **executed** mostly by the ALU.
- ■Control Unit manages transfer of instructions & data through the Control Bus
- ■The output is displayed on output device such as CRT


CEG 2136 Computer Architecture I

CPU
(Registers,
ALU & CU)

Data Bus

Control Bus


Most registers of the Basic Computer are implemented on the basis of the logic diagram of the multifunctional registers designed before.





# Memory

- A computer has a Central Processing Unit (CPU) and a memory.
- The memory stores the data and the CPU can <u>read</u> (extract or fetch) the data from computer memory for processing, or, it can <u>write</u> (store) the data onto the computer memory.
- The memory can be seen as a set of registers of the same length that store binary data, called "words". Each memory location (i.e., such a register) stores a word and has an address.



- The computer uses the address lines to locate the specific data word in the computer memory. Also, it uses the data lines to <u>write</u> a <u>word</u> into the memory location specified by the address lines, or to <u>read</u> a stored <u>word</u> from a memory location, also specified by the address lines, as shown in the figure.
- It can be noted from the figure above that the address lines run from CPU to memory, i.e., the address lines are unidirectional, and the data lines are bidirectional, i.e. CPU uses the data lines to both <u>read</u> from memory, or to <u>write</u> the data onto the memory.



# Memory Unit

- Memories are collection of registers together with associated circuits needed to transfer information in and out of storage.
- The memory stores binary information in groups of bits called words.

□ can be read or written into the memory	ddress ( <b>bits</b>	Location= M bit word
☐ is assigned a <b>unique</b> identification number called an <b>address</b> ■ addresses are represented as binary vectors, consecutively numbered	0000	WORD 0
	0001	WORD 1
■ Data is transferred to/from memory in multiples of words;	0010	WORD 2
i.e., it is NOT possible to read or write more or less bits than—the size of the word	0011	WORD 3
<ul><li>One can access memory using only one address at a time,</li></ul>		
	(2 <sup>k</sup> -1) <sub>2</sub>	WORD 2 <sup>k</sup> -1

- A word in memory may contain any type of binary information that fits its size (e.g., a number, an instruction code, a memory address, or one or more alphanumeric characters)
- The internal structure of a memory is specified by the number of words it contains and the number of bits in each word.




# **Memory Capacity**

- Capacity = memory size = amount of data (measured in bits, bytes, words) stored in a memory.
- The memory size is generally specified as:

#### N x M

#### where,

- N is the number of words stored in memory
- M is the length (number of bits) of each word
- K address lines, with  $2^{K} = N$ , allows accessing any of the N words
- For example, a memory chip of capacity 1024 x 8 means that the memory is capable of storing 1024 words where each word is of 8 bits or 1 byte.



• Further, in order to address 1024 x 8 memory words, 10 address lines are required  $(2^{10} = 1024)$ 



### Data

Bit 0

Nibble 0110

Byte 10110000

16-bit word (halfword) 11001001 01000110

32-bit word 10110100 00110101 10011001 01011000

64-bit word (double) 01011000 01010101 10110000 11110011

11001110 11101110 01111000 00110101

128-bit word (quad) 01011000 01010101 10110000

11001110 11101110 01111000 00110101

<u>00001011 10100110 11110010 **1**1100110</u>

10100100 01000100 10100101 01010001

A byte is a group of 8 bits

 $\Rightarrow$  16 bits = 2 bytes

32 bits = 4 bytes

 $\blacksquare$  1*K*(kilo) =  $2^{10}$ 

 $1M(\text{mega}) = 2^{20}$ 

 $1G(giga) = 2^{30}$ 

 $\Rightarrow$  64 $K = 2^{6}K = 2^{6} \times 2^{10} = 2^{16}$ 





### **MEMORIES**

#### Memory Technologies:

- Random Access Memory (RAM) volatile
  - ☐ Static RAM (SRAM) latches in an array of registers
  - □ Dynamic RAM (DRAM) MOSFET "capacitors"
- Read Only Memory (ROM) permanent (not programmable)
- Programmable ROM (PROM) "fuse" principle
- EPROM permanent, but erasable & reprogrammable
  - **UV-EPROM**
  - **DEEPROM** 
    - FLASH memory erase all cells of the memory array at once
    - EEPROM erase smaller blocks of the whole array



Memory unit  $2^k$  words

n bits per word

n data output lines

Read

Write


# Random-Access Memory (RAM)

- Accessing the RAM is achieved through
  - ☐ data input and output lines,
  - □ address lines (to select which word in the memory is to be accessed), and 

    k address lines
  - control lines that specify the type of access (Read, Write) and, as such, the direction of information transfer.
- The internal structure of a memory is specified by the number of words it contains and the number of bits in each word (*n*).
- Memory Capacity = the total amount of stored information that a storage device can hold. It is expressed as a quantity of bits, bytes or words
- For a memory unit with k address lines, there exists a maximum of  $2^k$  different words (n-bit long) with addresses ranging from 0 to  $2^k 1$ ;
  - $\square$  e.g. a memory with 16 address lines has a capacity of  $2^{16}$  words ( $2^6 2^{10} = 64$  k-words).
- The time duration for accessing any word in RAM is independent of where that word is physically located in the memory. Thus the word "random- 60 access memory".



## Address, Data and Control Buses



#### Example: if CPU has


- k = 16 bit **address** bus; i.e., CPU can access  $2^{16}$  memory locations
- n = 16 bit data bus; i.e., CPU can access one word of16 bits (2 bytes)
   @ one memory location at a time,
- There are two types of operations a RAM can perform: Read and Write.
   These are specified by the control inputs (Read and Write)
- R/W tells memory if CPU is reading or writing
  - R/<u>W</u> high => Read
  - R/W low => Write



### **Memory Unit**

#### Capacity:

- 2<sup>k</sup> words
- 1 word = n bits



A15 D7 **⋖** A14 D6 **◄** A13 D5 **⋖** 64K X 8-BIT 16 Address D4 ◀ Lines **MEMORY** D3 **◄** A2 D2 **⋖** D1 **◄** Α1 D0 **⋖** Α0

Read operation (RD)

8 Data

Lines

- 1. Address of the memory location to be read is applied onto address bus  $(A_{k-1}...A_0)$
- 2. Control signal (RD) is set, i.e. memory is asked to provide data from memory location at the above address over data bus (D<sub>out</sub>)
- 3.Load *data t*hat is provided by the memory, over the *data bus* into destination register.




# Read Cycle

The steps to be taken to fetch a word out of RAM (read operation) are:

- the address of the memory location which is to be read is applied onto the address lines ADDR.
- 2. the R/ $\overline{W}$  (Read/Write) control line is brought to high (1) to indicate a **read**
- 3. after access time  $T_{AA}$ , the memory will put on the *Data bus* the **DATA** read from the memory location specified by ADDR.

**Example**: Assuming that the memory location with address 5678<sub>16</sub> stores BA98<sub>16</sub>, a CPU Read Cycle from that address will take place as follows:

- 1. CPU sends Address 5678<sub>16</sub> (0101 0110 0111 1000) over 16 ADDR lines to Memory
- 2. CPU asserts R/ $\overline{W}$ =1 meaning it wants to read the content of location at address  $5678_{16}$
- 3. After  $T_{AA}$  memory sends to CPU BA98<sub>16</sub>, i.e., the contents of memory location 5678<sub>16</sub>






# Write Cycle

The steps to be taken to store a word into RAM (write operation) are the following:

- CPU applies the binary vector address (ADDR) of the desired memory location into the address lines;
- 2. apply the **DATA** bits, that must be stored in memory, into the data input lines;
- 3. bring the R/W (Read/Write) line low to indicate a **write** (activate the *Write* control input).

In the below example, the CPU expects that the memory location at the given address will latch the data on the falling edge of the E-clock, at the latest.


Example: Write 0xfedc to memory location at address 0x3456






## **RAM Timing**

- The access time  $(T_{AA})$  is defined for reading, as the time delay from the moment when the <u>address</u> lines are made available to the time when the <u>data</u> become available at the output
- When reading data from a chip, after time period  $T_{AA}$  · n-bit data word appears on data lines  $D_0$   $D_{k-1}$
- When writing data to a chip the data lines must also be held for Write Hold Time









### RAM that stores 4-bit words

■Basic "brick:" 74LS173

TRI-STATE 4-Bit D-Type Register









# RAM module of 4 words of 4 bits

RAM is a collection of registers.

 Four bit registers (such as 74LS173) can be used to store the words

Using address vector A<sub>1</sub>, A<sub>0</sub>,
 one word can be selected for
 reading or writing out of 2<sup>2</sup>
 memory locations








# Altera memory module (ram256x8)


- Capacity:
  - ☐ 256 words
  - □ 8-bit long
- Interface:
  - □ Data in: data[7..0]
  - □ Data out: q[7..0]
  - □ address[7..0]
  - ☐ inclock
  - □ we





# Read-Only Memory (ROM)


- A Read-Only Memory (ROM) is a memory unit that can only perform read operations (it does not have a "write" capability).
- As such, a typical ROM has no data input lines nor control inputs.
- An  $m \times n$  ROM is an array of binary cells organized into  $m = 2^k$  words of n bits each, where k is the number of address bits.
- A ROM is classified as a combinational circuit.
- Figure: Block diagram of a typical ROM





### **ROM**

Given a 32  $\times$  8 ROM chip with an enable input, show the external connections necessary to construct a 128  $\times$  8 ROM with four chips and a decoder.






### Memory Map

Memory **map** shows how all memory addresses are used:



Other region contains ROM

Some regions may contain nothing




- address \$0000 data \$1000 \$2000 \$3000 \$4000 \$5000 \$6000 \$7000 \$8000 No MEMORY !!! \$9000 \$A000 \$B000 \$C000 \$D000
- ✓ Mano's Basic Computer has 12 bits for Address, so, its memory space is 4-kwords of 16 bits (2 bytes) each word, as shown above.
- ✓ Since this CPU has a 16 bit bus, it may have provisions for further expanding the memory to 64 kwords. Still, we want to build a memory as follows:
  - 1 K word RAM mapped to \$0000 \$03FF
  - 1 K word RAM (\$0400 to \$07FF)
  - 2 K word EEPROM (\$0800 to \$0FFF)
  - 60 k words of **NOTHING** (\$1000 to \$FFFF)

\$E000


\$F000




### 2048 x 8 CMOS E2PROM



Pin Name	Function
A <sub>0</sub> -A <sub>10</sub>	Address Inputs
1/00-1/07	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
Vcc	5V Supply
Vss	Ground
NC	No Connect






#### DESCRIPTION PIN Α Address Input Ē Chip Enable $\overline{W}$ Write Enable D Data Input

Data Output

Q




HM1-6508/883

(CERDIP) TOP VIEW

#### CEG 2136 Computer Architecture I




ADDR	ADDR (HEX)	A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> A <sub>12</sub>	A <sub>11</sub> A <sub>10</sub> A <sub>9</sub> A <sub>8</sub>	$A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$	D <sub>15</sub> D <sub>14</sub> D <sub>13</sub> D <sub>12</sub>	D <sub>11</sub> D <sub>10</sub> D <sub>9</sub> D <sub>8</sub>	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	$D_3D_2D_1D_0$
0	0000	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0				
1	0001	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 1	RAM 0,3	RAM 0,2	RAM 0,1	RAM 0,0
	***	***		***		1K X 4	1K X 4	1K X 4	1K X 4
1023	03FF	0 0 0 0	0 0 1 1	1 1 1 1	1 1 1 1				
1024	0400	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0				
1025	0401	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 1	RAM 1,3	RAM 1,2	RAM 1,1	RAM 1,0
						1K X 4	1K X 4	1K X 4	1K X 4
2047	07FF	0 0 0 0	0 1 1 1	1 1 1 1	1 1 1 1				
2048	0800	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0				
2049	0801	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 1				
	0BFF	0 0 0 0	1 0 1 1	1 1 1 1	1 1 1 1	EEPROM	1	EEPROM	0
	0C00	0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	2K	X 8	2K	X 8
	0C01	0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 1				
4095	0FFF	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1				





#### Memory Hierarchy



Slow and inexpensive




#### Annex



#### Static RAM (SRAM) cell

- Any location can be accessed in the same amount of time (RAM - Random Access Memory)
- The RAM chip based on D flip-flop with logic to allow the cell to select, read and written
- Static = a current flows through a branch of the latch
- Bi-directional line for data in and data out.
- RAM static, content of each location persist as long as power is ON (volatile)

# SRAM Cell logic diagram






# SRAM (Static RAM)

### 6-T SRAM Cell electronic diagram

# PMOS TR NMOS TR NMOS TR NMOS TR NMOS TR


- Static: a current flows through a branch of the latch
- content will last "forever" (until lose power)
- Low density, high power, expensive, fast

#### SRAM block diagram






#### Address Decoder = Matrix-type






#### 1 K x 1-Bit RAM module






#### Multiplexed Address/Data Bus

There are microprocessors which do not have enough pins for the number of signals they carry, such that they share the same pins for different functions by time-multiplexing signals. e.g., HC12 uses the same pins for DATA/ADDR as follows:





When the E-clock is

-low => the sixteen DATA/ADDR
lines (AD15-0) are used for address

-high => the sixteen DATA/ADDR lines (AD15-0) are used for data

CS - Chip Select

WE - Write Enable


OE - Output Enable (Read)

UB - High (upper) Byte Enable


LB - Lower Byte Enable



#### **SRAM Chip**



- k-bit address lines 0 to k-1 is applied to  $A_0$   $A_{k-1}$  (in the next figure k = 18)
- CS chip select (active low) and
- R/₩ high => Read; R/₩ low => Write
- Data lines (I/O) are bi-directional
- Address lines A<sub>0</sub> A<sub>k-1</sub> contains address. The address lines are decoded into one of 2<sup>k</sup> locations
- Each location has n-bit word (here n = 4)
- The chip therefore has a capacity of  $2^k \times n$  bits
  - here:  $2^{18} \times 4$  bits = 256 k-word ( $2^{18} = 2^8 \times 1024$ ) of 4-bit long words





# DRAM (Dynamic RAM) 1-Transistor Cell

#### Write:


- 1. Drive bit line
- 2. Select row
- => C charges at bit-line voltage


#### Read:

- 1. Precharge bit line to Vdd/2
- 2. Select row
- 3. Cell (C) and bit line (C<sub>B</sub>) share charges
- → Very small voltage changes on the bit line  $V_B = V_{DD} / 2 [1 \pm C_B / (C + C_B)]$
- 4. Sense amplifiers compare  $V_B$  with  $V_{DD}/2$
- → Can detect changes of ~1 M electrons
- 5. Write: restore the voltage value on  $C_B$  and, as such, on C since  $C_B$  and C are connected together over transistor T

#### Refresh


1. It's a dummy read to every cell.








#### **EPROM CELL**






# Programming EPROM Cell

- Changing a Flash Memory cell or bit to a zero is called programming.
- As electrons travel from the source to the drain through the substrate, the
  electric field generated by high voltage on the select gate causes some of
  the highest energy electrons to jump the gap and collect on the floating gate.
  The electrons now present on the floating gate counteract the voltage on the
  select gate and prevent the flash memory cell from turning on.
- No current flows from drain to source, resulting in a zero on the memory output pin.







## **Erasing EEPROM Cell**

- Memory cells must be erased before they can be overwritten.
- The generated electric field pulls electrons from the floating gate Flash memories erase all cells in the array at the same time. EEPROM memories erase in smaller blocks.
- After "Erase Operation", a cell has data "1" and its threshold voltage becomes negative.

