

L'Université canadienne Canada's university

Digital Logic Circuits

Dr. Voicu Groza

Université d'Ottawa | University of Ottawa

SITE Hall, Room 5017 562 5800 ext. 2159 Groza@EECS.uOttawa.ca



www.uOttawa.ca



Outline

- Boolean Algebra
- Logic Functions Representation
- Logic Gates
- Logic Functions Minimization using
 - Boolean algebra rules
 - ☐ Karnaugh Veitch maps
- Combinational Circuits
- Sequential Circuits
 - Specification
 - Analysis
 - Synthesis / design




Logic function


 $z_i = F_i(x_0, x_1, x_2, \dots) \mid z_i \in \{0, 1\}, i = 0, 1, 2, \dots m-1, x_k \in \{0, 1\}, k = 0, 1, 2, \dots m-1$ where $F_i = logic functions$; $x_k = input variables$; $z_i = output variables$ where Logic 0 = FALSE and Logic 1 = TRUE


Logic function F can be represented by


Logic Inverter



- 1. truth tables
- 2. logic (Boolean) expressions,
- 3. logic diagrams (schematics) of the logic dircuits that implement these functions.









BOOLEAN ALGEBRA over $\{0, 1\}$

$$\{B, =, +, \bullet, -, 0, 1\}$$
, where:

B = set with at least 2 distinct elements;

 $0, 1 = 2 \text{ constants } \in B$

Binary operations:

- + logical OR
- logical AND

Unary operation: Iogical NOT

- = equivalence relationship, with usual properties:
 - reflexivity: $(\forall x \in B) \rightarrow (x = x)$
 - symmetry: $(\forall x, y \in B) \rightarrow (x = y \rightarrow y = x)$
 - transitivity: $(\forall x, y, z \in B) \rightarrow (x = y \text{ and } y = z \rightarrow x = z)$

Parentheses are allowed



BOOLEAN ALGEBRA over Boolean Vectors

Bⁿ = {(
$$a_1, a_2, ..., a_n$$
) | $a_i \in \{0,1\}$ }
Let $a=(a_1, a_2, ..., a_n)$ and $b=(b_1, b_2, ..., b_n) \in B^n$
define
 $a \lor b = (a_1 \lor b_1, a_2 \lor b_2, ..., a_n \lor b_n)$
 $a \cdot b = (a_1 \cdot b_1, a_2 \cdot b_2, ..., a_n \cdot b_n)$
 $a \cdot b = (a_1 \cdot b_1, a_2 \cdot b_2, ..., a_n)$
then $\langle B^n, \lor, \cdot, \neg, 0, 1 \rangle$ is a Boolean algebra, where,
 $0 = (0,0, ..., 0)$ and $1 = (1,1, ..., 1)$

Basic Boolean Identities = axioms and theorems

BOOLEAN ALGEBRA AXIOMS

$$B = \{0,1\}$$

OR

AND

Closeness:

$$\forall$$
 a, b \in B

$$a + b \in B$$

$$a \cdot b \in B$$

Identical element:

$$\forall a \in B$$

$$a + 0 = 0 + a = a$$
 [1] $a \cdot 1 = 1 \cdot a = a$

1]
$$a \cdot 1 = 1$$

Commutative:

$$\forall$$
 a, b \in B

$$a+b=b+a$$

[9]
$$a \cdot b = b \cdot a$$

Distributive:

$$\forall$$
 a, b, c \in B

$$\forall$$
 a, b, c \in B $a+(b\cdot c) = (a+b)\cdot (a+c)$ [14] $a\cdot (b+c) = a\cdot b + a\cdot c$

$$a \cdot (b + c) = a \cdot b + a \cdot c$$

Complement:

$$\forall a \in B, \exists \overline{a} \quad a + \overline{a} = 1$$

$$a + \overline{a} = 1$$

[7] and
$$a \cdot \overline{a} = 0$$

[13]

Associative:

$$\forall$$
 a, b, c \in B (a + b) + c = a + (b + c) [11] (a · b) ·c = a · (b · c)

$$(a \cdot b) \cdot c = a \cdot (b \cdot c)$$

 $a \cdot c + \overline{a} \cdot b$



BOOLEAN ALGEBRA Fundamental Theorems

```
Idempotency Theorem 1a a + a = a
                                                                         Theorem 1b a \cdot a = a [6]
                   Theorem 2a a + 1 = a+(a+\overline{a})=(a+a)+\overline{a}=a+\overline{a}=1
Null
                                                                         Theorem 2b a \cdot 0 = 0 [2]
                 Theorem 6a a + a b = a(b+b)+ab = a [14]
Absorption
                                                                         Theorem 6b \cdot (a + b) = a
                   Theorem 7a a + \overline{a} \cdot b = \overline{(a+a)(a+b)} = a+\overline{b}
                                                                         Theorem 7b a^{-} (a + b) = a · b
                  Theorem 8a a b + a b = a \cdot (b+\overline{b})= a \cdot 1 = a
Uniting
                                                                         Theorem 8b (+b)(a+b) = a
Consensus: 13. (a \cdot b) + (b \cdot c) + (\overline{a} \cdot c) =
                                                                     13D. (a + b) \cdot (b + c) \cdot (\bar{a} + c)
                        = a \cdot b + \overline{a} \cdot c
                                                                                   = (a + b) \cdot (\overline{a} + c)
                                                                      12D. a \cdot b + \bar{a} \cdot c =
                 12. (a + b) • (\overline{a} + c) =
Factoring:
```

Theorem 3 [17] $\overline{a} = a$ De Morgan's Theorems:

Theorem 5a [15]
$$\overline{a+b} = \overline{a} \bullet \overline{b}$$

Theorem 5b [16] $\overline{a \bullet b} = \overline{a} + \overline{b}$
Theorem 5a' $\overline{a_1 + a_2 + ... + a_n} = \overline{a_1} \bullet \overline{a_2} \bullet ... \bullet \overline{a_n}$
Theorem 5b' $\overline{a_1 \bullet a_2 \bullet ... \bullet a_k} = \overline{a_1 + a_2 + ... + a_k}$

NOTE: equation numbers in square brackets, e.g. [5], correspond to Table 1-1 of Mano's textbook

 $(a + c) \cdot (\overline{a} + b)$




Logic Functions Representation (1)

Truth table is the unique signature of

a Boolean function

- ☐ Many alternative gate realizations may have the same truth table
- □ Truth table contains logic variables (inputs a, b, c, and output f) and their values ("0" for FALSE, and "1" for TRUE: they are not numbers, but logic constants!).
- □ IF we map **a** to 2², **b** to 2¹, **c** to 2⁰, we can interpret **abc** as binary numbers and then we can organize all logic combinations in ascending order of these numbers.



\	a	b	C	f
	√2 ²	▼2 1	₹2 0	
(0)	0	0	0	0
(1)	0	0	1	0
(2)	0	1	0	0
7 (3)	0	1	1	1
(4)	1	0	0	0
(5)	1	0	1	0
(6)	1	1	0	0
(7)	1	1	1	1





Proving Theorems (Perfect Induction)

AND rules (identities)

$$(2) \mid \mathbf{0} \cdot \mathbf{X} = \mathbf{0}$$

$$(4) \mid 1 \cdot \mathbf{X} = \mathbf{X}$$

$$(6) \mid \mathbf{X} \cdot \underline{\mathbf{X}} = \mathbf{X}$$

(8)
$$\mathbf{X} \cdot \overline{\mathbf{X}} = \mathbf{0}$$

$$(10) \mid \mathbf{X} \cdot \mathbf{Y} = \mathbf{Y} \cdot \mathbf{X}$$

$$(12) \mid \mathbf{X} \cdot (\mathbf{Y} \cdot \mathbf{Z}) = (\mathbf{X} \cdot \mathbf{Y}) \cdot \mathbf{Z}$$

$$(13) | \underline{\mathbf{X} \cdot (\mathbf{Y} + \mathbf{Z})} = \underline{\mathbf{X} \cdot \mathbf{Y}} + \underline{\mathbf{X} \cdot \mathbf{Z}}$$

$$(16) \mid \mathbf{X} \cdot \mathbf{Y} = \overline{\mathbf{X}} + \overline{\mathbf{Y}}$$

	"Proof": $X \cdot (Y+Z) = X \cdot Y + X \cdot Z$										
<u>/</u> -	- 1	,									
' 	X	Y	Z	Y+Z	X· (Y+Z)	X·Y	$X \cdot Z$	X·Y+X·Z			
	0	0	0	0	0	0	0	0			
	0	0	1	1	0	0	0	0			
	0	1	0	1	0	0	0	0			
	0	1	1	1	0	0	0	0			
	1	0	0	0	0	0	0	0			
	1	0	1	1	1	0	1	1			
	1	1	0	1	1	1	0	1			
	1	1	1	1	1	1	1	1			
	1	1	_	1	1	1		1			

NOTE: equation numbers, e.g. (2), are from Table 1-1 of Mano's textbook





Proving Theorems (Perfect Induction)... continued

OR rules (identities)

$$(1) \mid \mathbf{0} + \mathbf{X} = \mathbf{X}$$

$$(5) \mid \mathbf{X} + \mathbf{X} = \mathbf{X}$$

$$X + \overline{X} = 1$$

1 + X = 1

$$(17)$$

$$(\overline{\mathbf{X}}) = \mathbf{X}$$

$$A \cdot I - I \cdot A$$

$$(11) | X + (Y +$$

X	+	Y	=	Y	+	X		

$$X + (Y + Z) = (X + Y) + Z$$

$$\underline{\mathbf{X}} + \underline{\mathbf{Y}} \cdot \mathbf{Z} = (\underline{\mathbf{X}} + \underline{\mathbf{Y}}) \cdot (\underline{\mathbf{X}} + \underline{\mathbf{Z}})$$

$$\overline{\mathbf{X}} + \overline{\mathbf{Y}} = \overline{\mathbf{X} \cdot \mathbf{Y}}$$

"	D	rc	\	£	"	•
		1	JU	'		•

XYZ	$X + Y \cdot Z$	$(X+Y)\cdot (X+Z)$
0 0 0	0	0
0 0 1	0	0
0 1 0	0	0
0 1 1	1	1
1 0 0	1	1
1 0 1	1	1
1 1 0	1	1
1 1 1	1	1

NOTE: equation numbers, e.g. (1), are from Table 1-1 of Mano's textbook



DeMorgan's Theorems

$$a \lor b = a \land b$$

$$a \wedge b = a \vee b$$

$$\overline{a + b} = \overline{a \cdot b}$$

$$\overline{a \cdot b} = \overline{a + b}$$

	ı	~		7		_
а	þ	a · b	a + b	a + b	a·b	
0	0	1	1	1	1	
0	1	0	0	1	1	
1	0	0	0	1	1	
1	1	0	0	0	0	

These equations can be generalized


$$\frac{\overline{x_1 \lor x_2 \lor \dots \lor x_n} = \overline{x_1} \cdot \overline{x_2} \cdot \dots \cdot \overline{x_n}}{\overline{x_1} \cdot x_2 \cdot \dots \cdot \overline{x_n} = \overline{x_1} \lor \overline{x_2} \lor \dots \lor \overline{x_n}}$$



All Logic Functions of Two Variables

16 possible functions of 2 input variables:

 \square 2**(2**n) = 2^{2^n} functions of n inputs





Logic Functions Representation (2)

Logic (Boolean) Expressions

- Normal forms
- Disjunctive **normal** form = Sum of Products (SoP): each product term (containing all or some of the variables and/or their negations) specifies when the function is 1 (TRUE)
- Conjunctive **normal** form = Product of Sums (**PoS**): each sum factor (containing all or some of the variables and their negations) specifies when function is 0 (FALSE).
- Canonical forms standard normal forms for a Boolean expression, direct mapping the truth table and gives a unique algebraic signature; each term contains all the variables.
- 1. Sum-of-Products (SoP) Canonical Forms also known as canonical disjunctive normal form or as minterm expansion
- 2. Product of Sums (PoS) Canonical Forms / canonical conjunctive normal form / maxterm expansion



Minterms = one product term functions

- AND-ed product of literals input combination for which output is true ("1")
- Each variable appears exactly once, in true or inverted form (but not both!)
- If we map A to 2², B to 2¹ and C to 2⁰, the minterm's index represents the value of the coressponding logical combination where it is 1.

ABC	$\frac{m_0=}{ABC}$	$\frac{m_1}{ABC}$	m ₂ = ABC	$\frac{m_3}{ABC}$	m ₄ = ABC	m ₅ = ABC	m ₆ = ABC	m ₇ = ABC
000	1	0	0	0	0	0	0	0
001	0	1	0	0	0	0	0	0
010	0	0	1	0	0	0	0	0
011	0	0	0	1	0	0	0	0
100	0	0	0	0	1	0	0	0
101	0	0	0	0	0	1	0	0
110	0	0	0	0	0	0	1	0
111	0	0	0	0	0	0	0	1



Sum-of-Products (SoP) Canonical Form

- also known as <u>disjunctive canonical form</u> or <u>minterm expansion</u> is the most complex expression of SoP or disjunctive normal form
- product term (or minterm)
 - AND-ed product of literals input combination for which output is true
 - Each variable appears exactly once, in true or inverted form (but, of course, not both!)


F in canonical disjunctive form: $F(A,B,C) = \Sigma m(1,3,5,6,7) =$

Α	В	С	minterms	A	В	С	F	$m_1 + m_3 + m_5 + m_6 + m_7$
0	0	0	A'B'C' m ₀ (0)	22	21	20		F = 001 011 101 110 111
0	Λ	1	AIDIO :	U	U	0	0	F = A'B'C + A'BC + AB'C + ABC' + ABC
	U			0	0	1	1	
0	1	0	A'BC' m_2 (2)	0	1	0	0	
0	1	1	A'BC m_3 (3)	0	1	1	1	
1	0	0	AB'C' m_4 (4)	1	0	0	0	$A \longrightarrow Logic$
1	0	1	AB'C m_5 (5)	1	0	1	1	$\begin{array}{c c} A \longrightarrow Cogle & F \\ Circuit & \longrightarrow \end{array}$
1	1	0	ABC' m_6 (6)	1	1	0	1	$C \longrightarrow F(A,B,C)$
1	1	1	ABC m_7 (7)	1	1	1	1	17



Logic functions representation using

Canonical PoS form



Maxterm = OR-ed sum of literals in which each variable appears exactly once in either true or complemented form, but not both!

<u>P-o-S</u> = Conjunctive Normal Form can be obtained by:

- A. Finding the truth table rows where F is 0
- 0 in input column implies true literal
- 1 in input column implies complemented literal

$$F(A,B,C) = \pi M(0,2,4) = (A+B+C) (A+B'+C) (A'+B+C)$$

A	В	C	M	M₁	Ma	Ma	M₄	M	M	M _z		ABC		
0	0	0	0	1	1	1	1	1	1	1	$A+B+C=M_0$	000	0	1
0	0	1	1	0	1	1	1	1	1	1	$A+B+\overline{C}=M_1^0$	001	1	0
											$A+B+C=M_2$	010	0	1
											$A+B+C=M_3^2$	011	1	0
											$\overline{A}+B+C=M_4^3$	100		
1	0	1	1	1	1	1	1	0	1	1	$\overline{A}+B+\overline{C}=M_5$	101		
											$\overline{A}+\overline{B}+C=M_6$	110		
1	1	1	1	1	1	1	1	1	1	0	$\overline{A}+\overline{B}+\overline{C}=M_7$	111		
	•	•	ı										'	U

or by

- **B.** Negating the disjunctive form (SoP) of the negated function (F'):
- 1. Start from the Sum-of-Products of F' = A'B'C' + A'BC' + AB'C'
- 2. Then apply de Morgan's:

$$F = (F')' = (A'B'C' + A'BC' + AB'C')'$$

= $(A+B+C) (A+B'+C) (A'+B+C)_{18}$




Logic Functions Representation (3) **Digital Logic Gates**

Name	Graphic symbol	Algebraic function	Truth table	Name	Graphic symbol	Algebraic function	Tr.	ruth ible
sympol perw	on the course of the	me variables with ve more than five	A B x	more of the buffer		eweg fallings to	A	В
AND	A B	$x = A \cdot B$ $- x \text{or}$ $x = AB$	0 0 0 0 1 0 1 0 0 1 1 1	NAND	A	$-x x = (AB)^*$	0 1	0 1 0 1
OR	A	-x x = A + B	A B X 0 0 0 0 1 1 1 0 1 1 1 1	NOR	A	$-x = x = (A + B)^*$	0	B 0 1 0 1 1
Inverter	A — DO—	- x x = A'	0 1 1 1 0	Exclusive-OR (XOR)	A	$x = A \oplus B$ or $x = A'B + AB'$	0	0 1 0 1
Buffer	A	- x x = A	A x 0 0 1 1					



Logic functions representation using





This sub-cube



Logic functions Representation (4) represents BC

Karnaugh Maps

Karnaugh map => graphical representation of a truth table of a logic function.


Each line in the truth table (minterm) corresponds to a square in the Karnaugh map000

The Karnaugh map squares are labeled so that horizontally or vertically adjacent squares differ only in one variable. (Each square in the top row is considered to be adjacent to a corresponding square in the bottom row. Each square in the left most column is considered to be adjacent to a corresponding square in the right most column.)

This sub-cube represents A' Map to 20 Map to 2^2 \bigcirc 101 B


This format is recommended if functions are represented by sum of minterms logic expressions

<i>,</i>	ABC	00	01	11	10	\. \. !
	0	0	1	13	2	
\. \.	1	4	5	1	7	/





4 variable logic functions representation on




Numerical equivalent of logic combinations ABCD

| qs| =

and D


= msb

as binary values with A




Recommended for functions represented by sum of minterms logic expressions

AB CD	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	11	10








5 variable logic **functions** representation on K-maps

The 2 K-maps are obtained from the 2 3D parallel adjacent squares by

1. translation of the blue square or

2. rotation of the green square.



cd e								
a b	000	001	011	010	100	101	111	410
00	0	1	3	O	O ⁶	7	5	4
01	8	9	11	10	14	15	13	12
11	24	25	27	26	30	31	29	28
10	16	17	19	18	22	23	21	20

a b

00


01

11

10

CEG 2136 Computer Architecture I





6 variable logic functions representation on K-maps

 \bigcirc {0,4,32,36} = adjacent cells

		def abc	000	001	011	010	100	101	111	110
		<u>1</u> 00	32	33	35	34	36	37	39	38
<u>a</u> bc <u>d</u> ef		<u>1</u> 01	40	41	43	42	44	45	47	46
<u>0</u> 00	0	1	3	2	4	5	7	6	63	62
<u>0</u> 01	8	9	11	10	12	13	15	14	55	54
<u>0</u> 11	24	25	27	26	28	29	31	30		
<u>0</u> 10	16	17	19	18	20	21	23	22		

<u>d</u> ef	000	001	011	010	100	101	111	110
0 00	0	1	3	2	4	5	7	6
<u>0</u> 01	8	9	11	10	12	13	15	14
<u>0</u> 11	24	25	27	26	28	29	31	30
<u>0</u> 10	16	17	19	18	20	21	23	22
100	32	33	35	34	36	37	39	38
101	40	41	43	42	44	45	47	46
111	56	57	59	58	60	61	63	62
110	48	49	51	50	52	53	55	54



Logic Minimization


- Logic minimization aims to reduce
 - ☐ the number of gates (resulting from reduction of the number of terms)
 - □ the number of inputs per gate (resulting from fewer variables per term)
- Cost function: (proportional with) the number of gates inputs
- Simplifying logic function => Logic circuit minimization
- The minimization will reduce cost, efficiency and power consumption.
- Manual procedures:
 - 1. Boolean Algebraic manipulation
 - 2. Karnaugh maps (K-maps)
- Automatic procedures for:
 - a) Finding all Prime Implicants (PI)
 - b) Finding the minimum cover from the PI's list




Simplifying logic functions using

1) Boolean algebra rules

$$F = \overline{A}B\overline{C} + \overline{A}BC + A\overline{B}C + ABC$$








The Uniting Theorem


- Key tool for simplification: A (B' + B) = A (*Theorem 8a/slide 8*) where A can be a product term of any other input variables
- Essence of simplification:
 - □ Find two element subsets of the ON-set where only one variable changes its value – this single varying variable can be eliminated and a single product term used to represent both elements



☐ To facilitate comparison of combinations where only one variable changes its value, the function is represented on K-maps



Implicants & Graphic Representation



Given a logic function $z = f(x_0, x_1, x_2, ...)$

Implicant = product term that, if equal to 1, implies f = 1

- whenever the implicant is 1 => f = 1
- f can be 1 other times, as well: it may be implied by other implicants, other than the one at hand
- from the K-map point of view, an implicant is a rectangle of 1, 2, 4, 8, ... (any power of 2) 1's

Prime Implicant (PI)

- = the largest possible k-cube for which f = 1
- = cannot be <u>totally</u> covered by another implicant (e.g., AC, BC, A'B)

Each "1" which is covered only by a single prime implicant is marked with a star (*)

Essential Prime Implicant (EPI) = a prime implicant that contains at least one "1*"

- A <u>minimum cover</u> of a logic function has to contain all its essential prime implicants
- <u>Theorem</u>: The minimal SoP of a function is a sum of prime implicants



Logic Function minimization using 2) K-maps

- To obtain the SoP of F_{min} (the minimized F), one has to find the minimum set of PI's which covers F as follows:
 - 1. Represent the given function F on a K-map
 - 2. Find the PI set of the function F
 - 3. Mark with * all K-map cells that contain a 1 which is covered by only a single PI; each PI that contains a * is an EPI. Include all EPI's in the minimal set which covers the function.
 - 4. Remove from the K-map the EPI's and the 1's they cover, then apply step 3 onto the remaining 1's and PI's, to find the secondary EPI's.
 - 5. Repeat step 4 until no higher order EPI's are found. Then find a minimum set from the rest of the non-EPI prime implicants that cover the remaining 1's on the map, then add them to the minimal set which covers the function.



Simplifying logic functions using Karnaugh maps

... looping



The logic function can be simplified by replacing canonical terms with a minimum cover of prime implicants, obtained by properly combining squares (**looping**) of the Karnaugh maps which contain **1**s.



Looping a pair of adjacent 1s eliminates the variable that appears in

both direct and complemented form.

PI:

AC, BC, A'B


EPI:

AC, A'B


Redundant Implicant: BC

	A	В	C	F
(0)	0	0	0	0
	0	0	1	0
(2)	0	1	0	1
(3)	0	1	1	1
(4)	1	0	0	0
(5)	1	0	1	1
(6)	1	1	0	0
(⁷)	1	1	1	1

$$F = \sum (2,3,5,7) = AC + \overline{AB}$$



A B C	0	1
00	0	0
01	1^{2}	
11	0	1
10	04	1 ⁵





Simplifying logic functions using Karnaugh maps

$$F = \sum (0,2,5,6,7,8,10,13,14,15) =$$


... more looping

$$= \overline{ABCD} + \overline{$$

	A	В	C	D	F
(0)	0	0	0	0	1
(0) (1)	0	0	0	1	0
<i>(</i> 2 <i>)</i>	0	0	1	0	1
(3)	0	0	1	1	0
(4)(5)(6)(7)	0	1	0	0	0
<i>(5)</i>	0	1	0	1	1
<i>(6)</i>	0	1	1	0	1
<i>(</i> 7 <i>)</i>	0	1	1	1	1
(8) (9)	1	0	0	0	1
(9)	1	0	0	1	0
(10)	1	0	1	0	1
(11)	1	0	1	1	0
(12)	1	1	0	0	0
(13)	1	1	0	1	1
(14)	1	1	1	0	1
(15)	1	1	1	1	1




Looping a *quad* of adjacent 1s eliminates the two variables that appears in both direct and complemented form.







SoP / NAND & PoS / NOR implementation


Remember DeMorgan's Theorem



Equivalent Gate Symbols











TWO-LEVEL NAND gate implementation of the

"Sum-of-Product" logic functions

$$F = \overline{\overline{A} \cdot B} + A \cdot C = \overline{\overline{A} \cdot B} + A \cdot C = \overline{(\overline{A} \cdot B)} \cdot (\overline{A} \cdot C)$$




NAND gates are faster than ANDs and ORs in most technologies





Incompletely Specified Logic Functions

- Undefined situations
- Can't happen conditions





Incompletely Specified Logic Functions


$$F = \sum (0,1,3,7,8,12) + dc(5,10,13,14)$$
 \iff $dc -> x = don't care terms$

	Δ	В	$\overline{\mathbf{C}}$	D	F
	1				1
(0)	0	0	0	0	1
(1)	0	0	0	1	1
<i>(</i> 2 <i>)</i>		0	1	0	0
<i>(3)</i>	$\begin{bmatrix} 0 \\ 0 \end{bmatrix}$	0	1	1	1
<i>(</i> 4 <i>)</i>	0	1	0	0	0
(2)(3)(4)(5)	0	1	0	1	X
<i>(6)</i>	0	1	1	0	0
<i>(</i> 7 <i>)</i>	0	1	1	1	1
(8)	1	0	0	0	1
(9)	1	0	0	1	0
(10)	1	0	1	0	X
(11)	1	0	1	1	0
(12)	1	1	0	0	1
(13)	1	1	0	1	X
(14)	1	1	1	0	X
(15)	1	1	1	1	0

Don't care terms can be treated as 1's or 0's, depending on which one is more advantageous.


So, if including a don't care in a group makes


- 1. the group bigger, or
- 2. makes it possible to reduce the number of groups, the *don't care* should be included in the group, but not otherwise!








Realizations of Incompletely Specified Logic Functions
















COMBINATIONAL CIRCUITS

- A combinational circuit is a setup of a number of connected logic gates implementing the logic function between n input variables and m output variables.
- In a combinational circuit, the output is time-independent and does only depend on the circuit's input
- In a combinational circuit, the output is "re-computed" as soon as a change in the input occurs, and it is presented to the output with a delay



$$z = F(x_0, x_1, x_2, ...) | z \in \{0, 1\}, x_k \in \{0, 1\}, k = 0, 1, 2, ...$$

F can be represented by

- logic expression
- truth table
- K-map



Combinational Circuit Design Procedure


1. Define the problem

Interpreted as

- 2. Assign different letter symbols to the input and output variables
- 3. Derive the truth table defining the relationship between the inputs and the outputs
- 4. Obtain the simplified boolean expression for each output variable
- 5. Draw the circuit's logic diagram

Half Adder


	Binary	number t	from tl	ne specification point of view	N
	 Logic 	variable fr	rom th	e logic circuit perspective	1
A	В	C_{out}	S]
0	0	0	0	$ S = A \oplus B$	
0	1	0	1	$C_{out} = (A \cdot B)$	
1	0	0	1	out ,	F
1	1	1	0		F





A	В	C_{in}	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Full Adder



Equations are modified as follows.

•
$$C_{out} = ((A \bigoplus B) \cdot C_{IN}) + (A \cdot B)$$


•
$$S = A \oplus B \oplus C_{IN}$$





SEQUENTIAL CIRCUITS

- The output of sequential circuits is logic function of the present state of external inputs, but also on the state of these inputs in past. Therefore, they are also referred to as circuits with memory.
- The sequential circuits are formed by additional feedback signals, looped backward from the output to the input of the circuit (referred to as signals of internal state of the circuit). By this backward loop, the dependence on previous values of inputs is implemented as dependence on the current internal state of the machine.
- The sequential switching circuits are classified in:
 - Asynchronous sequential circuits = any (asynchronously) change of an input may trigger an output change
- Synchronous sequential circuits = outputs may change at time events defined by a periodical control signal (pulse) called clock.





Classical automata

Finite State Machines (FSMs)



Next state S^+ computed by function δ Output Z computed by function λ

Transition Function

Moore-automata:

$$Z = \lambda (S); \quad S^+ = \delta(X, S)$$

Mealy-automata

$$Z = \lambda(X, S);$$
 $S^+ = \delta(X, S)$


Output Function

A state diagram is a directed graph connecting all the possible states of the sequential circuits, where each transition has the following form:

<u>Example</u>

- $X = \{e\}$
- $-Z = \{0,1,2,3\}$
- $-S = \{S0,S1,S2,S3\}$
- -Initial state = S0


 State Diagram:





Sequential Circuits as FSM

Input set:
$$X = \{X_i | i = 0, m-1\}$$
 $X = \{X_0, X_1, X_2, ..., X_{m-1}\}$
Output set: $Z = \{z_j | j = 0, p-1\}$
 $= \{Z_0, Z_1, Z_2, ..., Z_{p-1}\}$
States: $S = \{S_k | k = 0, q-1\}$
 $S = \{S_0, S_1, S_2, ..., S_{q-1}\}$



Transition function δ : $X \times S \rightarrow S$ $S(t+\Delta t) = \delta(S(t),X(t))$ Output function $\lambda : X \times S \rightarrow Z$

 $Z(t) = \lambda (S(t), X(t))$

If $\Delta t = T$ and t = nT


(i.e., synchronous)

$$S^{n+1} = \delta(S^n, X^n)$$


$$Z^n = \lambda(S^n, X^n)$$

Example S-R Latch (asynchronous)

A flip-flop or a latch holds (stores) 1 "bit".



"Bit" ::= "binary digit."






NAND

I1 -

I1 I2 F

ELEMENTARY MEMORY ELEMENTS: LATCHES AND FLIP-FLOPS





SR Latch

MEV representation Map-Entered Variable)

CHARACTERISTIC or FUNCTIONAL TABLE

EXCITATION *TABLE*

S	Q	BLOCK
R		<i>DIAGRAM</i>

STATE TABLE

S^t	R^t	Q^t	$Q^{t+\Delta t}$	$\overline{\mathcal{Q}}^{t+\Delta t}$	S^t
0	0	0	0	1	0
0	0	1	1	0	0
0	1	0	0	1	1
0	1	1	0	1	1
1	0	0	1	0	1


S^t	R^t	$Q^{t+\Delta t}$	Function
0	0	Q^t	Hold
0	1	0	Reset
1	0	1	Set
1	1	0?	Indeterminate / Forbidden (non-sense)


Q^t	$Q^{t+\Delta t}$	S^t	R^t
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0


Present		Next	State	$Q^{t} \gamma^{\Delta t}$
State		SR		
Q^t	00	01	10/	11
0	0	0	1	-
1	1	0	1	ı

\mathcal{D}	11	$\boldsymbol{\mathcal{L}}$	\mathcal{L}	\mathcal{L}
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	0	1
1	0	0	1	0
1	0	1	1	0
1	1	0	0?	0?
1	1	1	0?	0?

 $Q^{t+\Delta t} = S^t + Q^t \cdot R^t$ Characteristic Equation: condition : $S^t \cdot R^t = 0$








CEG 2136 Computer Architecture I

u Ottawa


JK Flip Flop

(Synchronous Sequential Circuit)


- or how to eliminate the forbidden state?



Positive-Edge -Triggered **JK** Flip-Flop (rising edge)



Negative-Edge -Triggered **JK** Flip-Flop (falling edge)



CHARACTERISTIC or FUNCTIONAL TABLE

J^n	K ⁿ	Q^{n+1}	Function
0	0	Q^n	Hold
0	1	0	Reset
1	0	1	Set
1	1	\overline{Q}^n	Toggle

CHARACTERISTIC EQUATION:


$$Q^{n+1} = \overline{Q^n} \cdot J^n + Q^n \cdot \overline{K^n}$$

EXCITATION TABLE

Q^n	Q^{n+1}	J^n	K ⁿ
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

MEV representation (Map-Entered Variable)


Positive Pulse



edge

Trailing edge

Negative Pulse



Leading edge

Trailing edge


45



Clock Pulse Definition

IEEE Std 181™-2011 - "IEEE Standard for Transitions, Pulses, and Related Waveforms," IEEE Instrumentation and Measurement Society


- negative-going transition: terminating state is more negative than its originating state.
- positive-going transition: terminating state is more positive than its originating state.
- **transition duration**: the difference between the two reference level instants of the same transition. Unless otherwise specified, they are the 10% and 90% of the reference levels.
- NOTE: The following terms are depreciated: risetime (rise time), falltime (fall time), leading edge, rising edge, trailing edge, falling edge, and transition.









Gated D Latch



Enable]	D	$\overline{\mathbf{S}}$	R	Q	Q
0 ()	1	1	Q	Q
0 1	1	1	1	Q	\overline{Q}
1 0)	1	0	0	1
1 1		0	1	1	0












Synchronous


D Flip-Flop

(Edge-triggered)




STATE DIAGRAM

FUNCTIONAL or CHARACTERISTIC TABLE



EXCITATION **TABLE**


Q^n	Q^{n+1}	D^n			
0	0	0			
0	1	1			
1	0	0			
1	1	1			
$D^n = O^{n+1}$					






T Flip-Flop (Synchronous Sequential Circuit)

Positive-Edge -Triggered *T* Flip-Flop (rising edge)





FUNCTIONAL or **CHARACTERISTIC** *TABLE*

T^n	Q^n	Q^{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

$$Q^{n+1} = \overline{Q^n} \cdot T + Q^n \cdot \overline{T}$$

EXCITATION *TABLE*


Q^n	Q^{n+1}	T^n
0	0	0
0	1	1
1	0	1
1	1	0



SEQUENTIAL CIRCUITS

After the *n*-th clock, the outputs (Zⁿ) and the flip-flops' next-states (Sⁿ⁺¹), i.e., the *outputs* of the *Combinational Circuit*, depend on the circuit's *inputs* (Xⁿ) and the flip-flops *current* states (Sⁿ). The **state table** is a truth table showing the circuit's *outputs*

 $Z^n = \lambda(S^n, X^n)$ and the flip-flops' next states $S^{n+1} = \delta(S^n, X^n)$ for **each** circuit's input / flip-flops present states combination (Xⁿ/Sⁿ). For a sequential circuit with m flip-flops, p input






Synchronous Sequential Circuits

as FSM S^n = Present (current) State S^n Next State Logic S^n $S^{n+1} = \delta(S^n, X^n)$ State Register Next State Transition function S^{n+1} **Combinational Circuits** Flip Flops **Output Logic** $Z^n = \lambda(S^n, X^n)$ X^n \mathbb{Z}^n Output function **Outputs** nputs Clk S^n = Present (current) State **Output Logic Next State Logic** S^{n+1} S^n_{κ} $Z^n = \lambda(S^n, X^n)$ $S^{n+1} = \delta(S^n, X^n)$ State Register Output function Transition function Flip Flops X^n Next Combinational Circuits Combinational Circuits State



The behavior of sequential circuits can be described using the Finite State Machine (FSM) model






SEQUENTIAL CIRCUITS ANALYSIS

Find the Transition Function of a ...? ... D (Transparent) Latch

0. Being given the logic diagram of sequential circuit:

2a. Derive the **State Table** (i.e., the truth table of the transition function) of the analyzed sequential circuit, which is ... discovering the D-FF Characteristic (or Functional) Table!



ANALYSIS = from circuit to transition table = find $Q(t+\Delta t) = \delta(D(t),Q(t))$

	Enable D	$\mathbf{Q}^{t+\Delta t} \overline{\mathbf{Q}}^{t+\Delta t}$
	0 x	$Q^t Q^{\overline{t}}$
>	1 0	0 1
	1 1	1 0

Enable D	Ī R	$\mathbf{Q}^{t+\Delta t} \mathbf{Q}^{t+\Delta t}$
0 0	11	Q^t_{\star} \overline{Q}^t
0 1	1 1	Qt Qt
1 0	1 0	0
1 1	0 1	1 0

SR	Q t+∆t	$\overline{\mathbf{Q}}^{t+\Delta t}$
0 0	1	1
0,1-	→ 1	0
0	0	1
11	→O ^t	Ōt

Latch's

inputs:

<u>Conclusion</u>: the analyzed circuit is a **D**<u>Latch</u> implemented with a **SR** <u>Latch</u>.

When **Enable** =1 the information present at the **D** input is stored in the latch and will "appear as it is" at the **Q** output (=> it is like that there is a "**transparent**" path from the **D** input to the **Q** output)

2. USE SR Characteristic (functional) table



SEQUENTIAL CIRCUITS ANALYSIS

from circuit to state diagram = find

$$A(n+1) = \delta_A(x(n), A(n), B(n))$$

$$B(n+1) = \delta_B^{\Lambda}(x(n), A(n), B(n))$$

$$y(n) = \lambda(x(n), A(n), B(n))$$

$$y(n) = \lambda(\bar{x}(n), A(n), B(n))$$

1. Find the outputs of the combinational circuit (δ and λ)

 $D_A = xA + xB = A^{\dagger}$ Transition y = x'A + x'B Output function λ

0. Being given the logic diagram of sequential circui


i	
! !	State Register
	D Q
	δ
	D Q B
	Clock — B'
	\(\lambda\)
	Logic Diagram

ircuit.//	Present	State	In	Next	State	Out
	Α	В	Х	A ⁺	B ⁺	У
tic	0	0	0	0	0	0
eristic)-FF to able	0	0	1	0	1	0
4 U L	0	1	0	0	0	1
nara s of tate	0	1	1	1	1	0
ct S	1	0	0	0	0	1
	1	0	1	1	0	0
. Use quatic xtract	1	1	0	0	0	1
2. equext	1	1	1	1	0	0

3. State Diagram

- nodes = states
- arcs = transitions

input/output



Present State

Next State



Sequential Circuit Design = from Finite State Machine FSM => Logic Circuit

Sequential Circuit Design Procedure

Step 0: From the problem specification, create the state diagram which shows all of the states that the FSM can be in, and how to switch from one state to another

Step 1: **State Table** - transition (δ) and output (λ) functions

Make a **state table** based on the problem specification or state diagram. It may show the <u>next states</u> S^{n+1} and <u>outputs</u> Z^n as **functions** of <u>present states</u> S^n and <u>inputs</u> X^n (transition function: $S^{n+1} = \delta(S^n, X^n)$, output function $Z_n = \lambda(S_n, X_n)$.

State minimization = reduce the number of states in the table (not in CEG2136)

- Step 2: State Assignment (Encoding). Assign binary codes to the states in the state table, if they were not assigned already. If you have N states, your binary codes will have at least \[\log_2 \ N \] digits, and your circuit will have at least \[\log_2 \ N \] flip-flops → Transition table (i.e., binary-coded state table) = a state table with encoded states.
- **Step 3:** Excitation Table and Equations. Choose the type of flip-flops to be used. For each flip-flop and each row of your transition table, find the flip-flop input values that are needed to generate the next state from the present state. You may use flip-flop excitation tables.
- Step 4: Find simplified equations for the flip-flops inputs & the circuit outputs Z.

Step 5: Build the circuit!








SR Excitation Table $O^{t+\Delta t}$ Q^t S^t respects SR=0 0 0 0 \mathbf{X}

R^t	
X	
0	
1	
0	





D.En=01



En=0

		Î	
State ta			
Circuit to	be Des	TICH	ned

En	D	Q^t	$Q^{t+\Delta t}$		R
0	0	0	0/	0	X
0	þ	1	1	X	0
0	1\	0	0	0	X
0	1	1	1	X	0
1	0	$\sqrt{0}$	0	0	X
1	0	1	0	0	1 /
1	1	0	1	1	0
1	1	1	1	X	0

Step 1: Initial State table

Step 4: SR input equations

 $\mathcal{D}Q_t$ 00 01 11

C	0 0	x ¹	X ³	0 2
1	0 4	0 5	X^7	16

En.D

n –	
Step 5	
Enable	

EN D


X

 $Q^{t+\Delta t}$

 O^t

S = En.D

R = En.D 5



 $\overline{R} = \overline{En.\overline{D}}$




S

Q

00 01 11 10

0	x º	0 1	03	\mathbf{x}^2
1	X 4	15	0 7	0 6

En.D



Excitation table for

Sequential Circuit to be Designed

Step 3

CEG 2136 Computer Architecture I

Step 1



START

Given: D-Latch Characteristic (functional) table Design a D-Latch using SR Latch ++

(Tarrottorial) tab				
En	D	$Q^{t+\Delta t}$		
0	Х	Q^t		
1	0	0		
1	1	1		

	T			
D –	Comb.	S	Q	
Enab <u>le</u>	Circuits	R		
Step 3				

En	D	Q^t	$Q^{t+\Delta t}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

 $O^{t+\Delta t}$ S R Q^t 0 0 0 X 0 X 0 0 0 X 0 X 0 0 0 X 0 0 0 0 X


<u> </u>		1		
En	D	Q^t	S	R
0	0	0	0	X
0	0	1	X	0
0	1	0	0	X
0	1	1	X	0
1	0	0	0	X
1	0	1	0	1
1	1	0	1	0
1	1	1	X	0

State table of the Sequential Circuit to be Designed (D-Latch)

58







<u>_</u>					
S=JQ'	0	0 0	x ¹	03	0 2
	1	14	x 5	07	16

R = KQ	JAU	00	01		10
Otan 2	0	X 0	0 1	1 3	x ²
Step 3	1	0 4	0 5	17	06

J	K	Q^t	$Q^{t+\Delta t}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

	0	0	0	X
	1	1	X	0
	0	0	0	X
	1	0	0	1
	0	1	1	0
	1	1	X	0 /
	0		1	0
*	1	0	0	1

 $O^{t+\Delta t}$

R


	<u> </u>			
J	K	Q^t	S	R
0	0	0	0	X
0	0	1	X	0
0	1	0	0	X
0	1	1	0	1
1	0	0	1	0
1	0	1	X	0
1	1	0	1	0
1	1	1	0	1

State table of the Sequential Circuit to be Designed (JK)



FSM (Finite State Machine) Representation Design = from State Diagram => Logic Circuit Diagram

<u>Problem</u>: Apply the Sequential Circuit <u>Design</u> Procedure to derive the logic diagram of a logic circuit which implements the following FSM




Step 1 State Table

Present State S ⁿ		In	Next S	
Α	В	X	A ⁺	B ⁺
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




FSM => => => Transition Table <u>Step 1</u>



	sent e S ⁿ	In	Next S	
Α	В	X	A ⁺	B ⁺
0	0	0	0	0
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




FSM => => => Transition Table Step 1



Present State S ⁿ		In	Next S	
Α	В	\mathcal{X}	A ⁺	B ⁺
0	0	0	0	0
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




FSM => => => Transition Table Step 1



Present State S ⁿ		In	Next S ⁿ	
Α	В	\mathcal{X}	A ⁺	B ⁺
0	0	0	0	0
0	0	1	0	1
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		




FSM => => => Transition Table Step 1




Present State S ⁿ		In	Next S ⁿ	
Α	В	X	A ⁺	B ⁺
0	0	0	0	0
0	0	1	0	1
0	1	0	0	0
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0



FSM Excitation Table





	sent e S ⁿ	In	Next State S ⁿ⁺¹		Next State control gates' out = Flip-flops' Inputs			
Α	В	X	A ⁺	B ⁺	J_A	K _A	J_B	K _B
0	0	0	0	0				
0	0	1	0	1				
0	1	0	0	0				
0	1	1	1	0				
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	0	0				



FSM Excitation Table Step 3

Next State control gates' out = Flip-flops' Inputs

Α	В	X	A ⁺	B ⁺	J _A	K _A	J_{B}	K _B
0	0	0	0	0	0	X		
0	0	1	0	1				
0	1	0	0	0				
0	1	1	1	0				
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	0	0				

Q^n	Q^{n+1}	J^n	K^n
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK FF Excitation Table



Next State control gates' out

FSM Excitation Table

Step 3

					=	Flip-flo	ps' Input	ts
Α	В	X	A ⁺	B ⁺	J _A	K _A	J _B	K _B
0	0	. 0.	0	_0_	0	Х	0	×
0	0	1	0	1				
0	1	0	0	0				
0	1	1	1	0				
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	0	0				

Q^n	Q^{n+1}	J^n	K ⁿ
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK FF Excitation Table



FSM Excitation Table

Step 3

Next State control gates' out = Flip-flops' Inputs


Α	В	X	A ⁺	B ⁺	J_A	K _A	J_B	K _B
0	0	0	0	0	0	Х	0	Х
0	0 _	1	0	+1_	0	X	1	X
0	1	0	0	0				
0	1	1	1	0				
1	0	0	1	0				
1	0	1	1	1				
1	1	0	1	1				
1	1	1	0	0				

Q^n	Q^{n+1}	J^n	K ⁿ
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

JK FF
Excitation Table



Efficient Derivation of JK Excitation Equations



$$egin{array}{c|ccccc} Q^n & Q^{n+1} & J^n & K^n \\ \hline 0 & 0 & 0 & x \\ \hline 0 & 1 & 1 & x \\ \hline 1 & 0 & x & 1 \\ \hline \end{array}$$

$$J \leftarrow \begin{cases} Q^{n+1} & \text{if } Q^n = 0 \text{ (copy next state where present state is 0)} \\ x & \text{if } Q^n = 1 \text{ (put don't care where present state is 1)} \end{cases}$$

$$K \leftarrow \begin{cases} \overline{Q}^{n+1} & \text{if } Q^n = 1 \\ \text{where present state is 1} \end{cases}$$

$$X \quad \text{if } Q^n = 0 \text{ (put don't care where present state is 0)}$$

NOTE: Use this "recipe" just to expedite generation of the JK input excitation functions of a given FSM.

Boolean expressions of J and K has to be expressed in terms of available signals, like present states (Q^n) and inputs (X), **not next** states (Q^{n+1}), which of course are not available in the present!!! 69



FSM Excitation Table (J_A) Step 3

Next State control gates' out = Flip-flops' Inputs

Α	В	X	A ⁺	B ⁺	J_A	K _A	J_{B}	K _B
0	0	0	0	0	0	Х	0	X
0	0	1	0	1	0	Х	1	Х
0	1	0	0	0	0			
0	1	1	1	0	1			
1	0	0	1	0	Х			
1	0	1	1	1	Х			
1	1	0	1	1	Х			
1	1	1	0	0	Х			

Q^n	Q^{n+1}	J^n	K^n
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$J = > \begin{cases} copy Q^{n+1} & \text{if } Q^n = 0 \\ fill & \text{with } x & \text{if } Q^n = 1 \end{cases}$$



FSM Excitation Table (J_B) Step 3

Next State control gates' out = Flip-flops' Inputs

Α	В	X	A ⁺	B ⁺	J_A	K _A	J _B	K _B
0	0	0	0	0	0	Х	0	
0	0	1	0	1	0	Х	1	
0	1	0	0	0	0		Х	
0	1	1	1	0	1		Х	
1	0	0	1	0	Х		0	
1	0	1	1	1	Х		1	
1	1	0	1	1	Х		Х	
1	1	1	0	0	Х		Х	

Q^n	Q^{n+1}	J^n	K ⁿ	
0	0	0	X	
0	1	1	X	
1	0	X	1	
1	1	X	0	

$$J = \begin{cases} Q^{n+1} & \text{if } Q^n = 0 \\ x & \text{if } Q^n = 1 \end{cases}$$



SEQUENTIAL CIRCUITS <u>DESIGN</u>

FSM Excitation Table (K_A) Step 3

Next State control gates' out
= Flip-flops' Inputs

Α	В	X	A ⁺	B ⁺	J _A	K _A	J _B	K _B
0	0	0	0	0	0	Х	0	
0	0	1	0	1	0	Х	0	
0	1	0	0	0	0	Х	Х	
0	1	1	1	0	1	Х	Х	
1	0	0	1	0	Х	0	0	
1	0	1	1	1	Х	0	1	
1	1	0	1	1	Х	0	Х	
1	1	1	0	0	Х	1	Х	

Q^n	Q^{n+1}	J^n	K ⁿ	
0	0	0	X	
0	1	1	X	
1	0_	X	1	
1	1	X	0	

$$K = \begin{cases} \overline{Q}^{n+1} & \text{if } Q^n = 1 \\ x & \text{if } Q^n = 0 \end{cases}$$



FSM Excitation Table (K_B) Step 3

Next State control gates' out = JK Flip-flops' Inputs

Α	В	X	A ⁺	B ⁺	J_A	K _A	J_{B}	K _B
0	0	0	0	0	0	Х	0	Х
0	0	1	0	1	0	Х	0	Х
0	1	0	0	0	0	Х	Х	1
0	1	1	1	0	1	Х	Х	1
1	0	0	1	0	Х	0	0	Х
1	0	1	1	1	Х	0	1	Х
1	1	0	1	1	Х	0	Х	0
1	1	1	0	0	Х	1	X	1


Q^n	Q^{n+1}	J^n	K ⁿ	
0	0	0	X	
0	1	1	X	
1	0_	X	1	
1	1	X	0	


$$K = \begin{cases} \overline{Q}^{n+1} & \text{if } Q^n = 1 \\ x & \text{if } Q^n = 0 \end{cases}$$





Excitation Equations & Implementation

Present	State S ⁿ	드			Next State control gates' out = Flip-flops' Inputs			
Α	В	x	A ⁺	B ⁺	J_A	K_A	J_{B}	K_{B}
0	0	0	0	0	0	X	0	Х
0	0	1	0	1	0	X	1	Х
0	1	0	0	0	0	X	X	1
0	1	1	$\overline{}$	0	1	X	X	1
1	0	0	~	0	X	0	0	Х
1	0	1	_	1	Х	0	1	Х
1	1	0	_	1	Х	0	X	0
1	1	1	0	0	X	1	X	1











$$K_B = x + A$$



Step 5







Sequential Circuit Block Diagram

Step 1

JK-FF Excitation Table



Excitation rable								
Q^n	Q^{n+1}	J^n	K ⁿ					
0	0	0	X					
0	1	1	X					
1	0	X	1					
1	1	X	0					




Pr	esent	state	Sn	Next state S ⁿ⁺¹			
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
0	0	0	0	1	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	1	1
0	0	1	1	0	0	0	1
0	1	0	0	X	X	X	X
0	1	0	1	X	X	X	X
0	1	1	0	0	0	1	0
0	1	1	1	X	X	X	X
1	0	0	0	1	1	0	0
1	0	0	1	X	X	X	X
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	1
1	1	1	0	0	1	1	0
1	1	1	1	1	1	1	0



Step 1


To derive the State Table, go through the state diagram, starting from initial state (0000).



Transition Table

Pr	esent	tstate	Çn	Next state S ⁿ⁺¹				
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	
0	0	0	0	1	0	0	0	
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	1	0					
0	1	1	1					
1	0	0	0					
1	0	0	1					
1	0	1	0					
1	0	1	1					
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1					






Transition Table

0110

Pr	esent	state	Sn	Next state S ⁿ⁺¹				
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	
0	0	0	0	1	0	0	0	
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	1	0					
0	1	1	1					
1	0	0	0	1	1	0	0	
1	0	0	1					
1	0	1	0					
1	0	1	1					
1	1	0	0					
1	1	0	1					
1	1	1	0					
1	1	1	1					






Transition Table

0110

				_			
Pr	esent	state	Sn	N	ext sta	ate S ⁿ	+1
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+
0	0	0	0	1	0	0	0
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
0	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0	1	1	0	0
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0	1	1	0	1
1	1	0	1				
1	1	1	0				
1	1	1	1				





Transition Table

Pr	esent	state	S ⁿ	Next state S ⁿ⁺¹								
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+					
0	0	0	0	1	0	0	0					
0	0	0	1	0	0	0	0					
0	0	1	0	0	0	1	1					
0	0	1	1	0	0	0	1					
0	1	0	0									
0	1	0	1									
0	1	1	0	0	0	1	0					
0	1	1	1									
1	0	0	0	1	1	0	0					
1	0	0	1									
1	0	1	0									
1	0	1	1									
1	1	0	0	1	1	0	1					
1	1	0	1	1	1	1	1					
1	1	1	0	0	1	1	0					
1	1	1	1	1	1	1	0					

CEG 2136 Computer Architecture I



Synchronous 4-bit Counter Design

Pr	esent	state	S ⁿ	Next state S ⁿ⁺¹				
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	
0	0	0	0	1	0	0	0	
0	0	0	1	0	0	0	0	
0	0	1	0	0	0	1	1	
0	0	1	1	0	0	0	1	
0	1	0	0					
0	1	0	1					
0	1	1	0	0	0	1	0	
0	1	1	1					
1	0	0	0	1	1	0	0	
1	0	0	1					
1	0	1	0					
1	0	1	1					
1	1	0	0	1	1	0	1	
1	1	0	1	1	1	1	1	
1	1	1	0	0	1	1	0	
1	1	1	1	1	1	1	0	

Step 1

Empty cells represent "Can't happen conditions" and don't care terms for minimization as nsed they can be

	Pr	esent	state	S ⁿ	N	ext sta	ate S ⁿ	+1
	Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^{\dashv}
	0	0	0	0	1	0	0	0
	0	0	0	1	0	0	0	0
	0	0	1	0	0	0	1	1
	0	0	1	1	0	0	0	1
	0	1	0	0	X	X	X	X
	0	1	0	1	X	X	X	X
	0	1	1	0	0	0	1	0
	0	1	1	1	X	X	X	X
	1	0	0	0	1	1	0	0
	1	0	0	1	X	X	X	X
>	1	0	1	0	X	X	X	X
	1	0	1	1	X	X	X	X
	1	1	0	0	1	1	0	1
	1	1	0	1	1	1	1	1
	1	1	1	0	0	1	1	0
	1	1	1	1	1	1	1	0

CEG 2136 Computer Architect Excitation Table Step 3 a UOttawa

u

n

81

P	resent	state	Sn	N	Vext sta	ate S ⁿ⁺	-1	Q_3 in	put	Q_2 in	put	Q_1 in	put	Q ₀ input	
Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	J_3	K ₃	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	1	0	0	0	1	X	0	X	0	X	0	X
0	0	0	1	0	0	0	0	0	X	0	X	0	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	0	0	1	0	X	0	X	X	1	X	0
0	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X
0	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X
0	1	1	0	0	0	1	0	0	X	X	1	X	0	0	X
0	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X
1	0	0	0	1	1	0	0	X	0	1	X	0	X	0	X
1	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X
1	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X
1	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	X
1	1	0	1	1	1	1	1	X	0	X	0	1	X	X	0
1	1	1	0	0	1	1	0	X	1	X	0	X	0	0	X
1	1	1	1	1	1	1	0	X	0	X	0	X	0	X	1



Synchronous 4-bit Counter Design Excitation Equations Step 4

Q_1Q_0	00	01	11	10
Q_3Q_2				
00	1	0	0	0
01	X	X	X	
11	X	X	X	X
10	X	X	X	X

00	01	11	10	Q_1Q_0	00	01	11	10
				Q_3Q_2				
X	X	X	X	00	0	0	0	0
X	X	X	X	01	X	X	X	X
0	0	0	1	11	X	X	X	X
0	X	X	X	10	1	X	X	X
	x x 0	x x x 0 0	x x x x x 0 0 0	x x x x x x x x 0 0 0 1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Q_1Q_0	00	01	11	10			
Q_3Q_2							
00	X	X	X	X			
01	X	X	X	1			
11	0	0	0	0			
10	X	X	X	X			
$K_2 = \overline{Q_3}$							

$$\overline{J_3} = \overline{Q_1} \cdot \overline{Q_0}$$

$$K_3 = Q_1 \cdot \overline{Q_0}$$

$$J_2 = Q_3$$

Q_1Q_0	00	01	11	10
Q_3Q_2				
00	0	0	X	X
01	x	X	X	X
11	0	1	X	X
10	0	X	X	X

$$J_1 = Q_3 \cdot Q_0$$

Q_1Q_0	00	01	11	10
Q_3Q_2	_			
00	X	X	1	0
01	x	X	X	0
11	Х	X	0	0
10	Х	X	X	X

$$K_1 = \overline{Q_3} \cdot Q_0$$

Q_1Q_0	00	01	11	10					
Q_3Q_2									
00	0	X	X	1					
01	X	X	X	0					
11	1	X	X	0					
10	0	X	X	X					
$J_0 = 0$	$J_0 = Q_2 \oplus Q_1$								

Q_1Q_0	00	01	11	10
Q_3Q_2				
00	X	1	0	X
01	X	X	X	X
11	X	0	1	X
10	X	X	X	X

$$K_0 = \overline{Q_3 \oplus Q_1}$$



