

CEG3155: DGD 2

Questions**Question 1**

Explain the difference in the output of these two pieces of code. Assume that a, b, c and y are signals. Temp is a signal in the code on the left and it is a variable in the code on the right.

<pre> process(a, b, c, temp) begin temp <= '0'; temp <= temp or a; temp <= temp or b; y <= temp; end process; </pre>	<pre> process(a, b, c) variable temp: std_logic; begin temp := '0'; temp := temp or a; temp := temp or b; y <= temp; end process; </pre>
--	---

Question 2

Consider a 2-by-2 switch. It has two input ports, x0 and x1, and a 2-bit control signal, ctrl. The input ports are routed to output ports y0 and y1 according to the ctrl signal. The function table is specified below.

- Draw the conceptual diagram.
- Use concurrent signal assignment statements to derive the circuit.

Input ctrl	Output y1 y0	Function
00	x1 x0	Pass
01	x1 x1	Broadcast x1
10	x0 x0	Broadcast x0
11	x0 x1	Cross

Question 3 (Problem 2.7)

The VHDL structural description of a circuit is shown below. Derive the block diagram according to the code.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity hundred_counter is
5  port(
6      clk, reset: in std_logic;
7      en: in std_logic;
8      q_ten, q_one: out std_logic_vector(3 downto 0);
9      p100: out std_logic;
10 );
11 end hundred_counter;
12
13 architecture str_arch of hundred_counter is
14     component dec_counter
15     port(
16         clk, reset: in std_logic;
17         en: in std_logic;
18         q: out std_logic_vector(3 downto 0);
19         pulse: out std_logic;
20     );
21
22     signal p_one, p_ten: std_logic;
23 begin
24     one_digit: dec_counter port map(clk=>clk, reset=>reset, en=>en, pulse=>p_one, q=>q_one);
25     ten_digit: dec_counter port map(clk=>clk, reset=>reset, en=>p_one, pulse=>p_ten, q=>q_ten);
26
27     p100 <= p_one and p_ten;
28
29 end str_arch;

```

Question 4 (Problem 3.7)

Assume that a and y are 8-bit signals with the std_logic_vector (7 downto 0) data type. We want to perform (a mod 8) and assign the result to y. Write a signal assignment statement using only the & operator.

Question 5 (Problem 3.11)

Determine whether the following signal assignment is syntactically correct. If not, use the proper conversion function and type casting to correct the problem.

```

2  signal s1, s2, s3, s4, s5, s6, s7: std_logic_vector(3 downto 0);
3  signal u1, u2, u3, u4, u5, u6, u7: unsigned(3 downto 0);
4  signal sg: signed (3 downto 0);
5
6  u1 <= 2#0001#;
7  u2 <= u3 and u4;
8  u5 <= s1 + 1;
9  u6 <= u3 + u4 + 3;
10 u7 <= (others=>'1');
11
12 s2 <= s3 + s4 - 1;
13 s5 <= (others=>'1');
14 s6 <= u3 and u4;
15 sg <= u3 - 1;
16 s7 <= not sg;

```

Question 6 (Problem 5.1)

Consider a circuit described by the following code segment:

```
process (a)
begin
    q <= d;
end process;
```

- a) Describe the operation of this circuit.
- b) Does this circuit resemble any real physical component?

Question 7 (Problem 5.2)

Consider the following code segment:

```
process (a, b)
begin
    if a='1' then
        q <= b;
    end if;
end process;
```

- a) Describe the operation of this circuit.
- b) Draw the conceptual diagram of this circuit.