

## CEG3155: DGD 9

**Question 1 (Chu 8.7)**

Consider a 4-bit counter that counts from 3 (“0011”) to 12 (“1100”) and then wraps around. If the counter enters an unused state (such as “0000”) because of noise, it will restart from “0011” at the next rising edge of the clock. Derive the VHDL code for this circuit and draw the conceptual top-level diagram.

*Solution*

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  entity counter3_12 is
5  port(
6      clk: in std_logic;
7      q: out std_logic_vector(3 downto 0)
8  );
9  end counter3_12 ;
10
11 architecture two_seg_arch of counter3_12 is
12     signal r_reg, r_next: unsigned(3 downto 0);
13 begin
14     -- register
15     process(clk)
16     begin
17         if (clk'event and clk='1') then
18             r_reg <= r_next;
19         end if;
20     end process;
21
22     -- next-state logic
23     process(r_reg)
24     begin
25         if ((2 < r_reg) and (r_reg < 12)) then
26             r_next <= r_reg + 1;
27         else -- r_reg=12 and erroneous conditions
28             r_next <= "0011";
29         end if;
30     end process;
31
32     -- output logic
33     q <= std_logic_vector(r_reg);
34 end two_seg_arch;
35

```

**Question 2 (Chu 8.10)**

Assume that we have a 1-MHz clock signal. Design a circuit that generates a 1-Hz output pulse with a 50% duty cycle (i.e., 50% of '1' and 50% of '0'). Derive the VHDL code for this circuit.

**Solution**

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  entity modlm_counter is
5  port(
6      clk, reset: in std_logic;
7      q: out std_logic
8  );
9  end modlm_counter;
10
11 architecture arch of modlm_counter is
12     signal r_reg, r_next, op: unsigned(19 downto 0);
13 begin
14     -- register
15     process (clk,reset)
16     begin
17         if (reset='1') then
18             r_reg <= (others=>'0');
19         elsif (clk'event and clk='1') then
20             r_reg <= r_next;
21         end if;
22     end process;
23
24     -- next-state logic
25     r_next <= (others=>'0') when r_reg=999999 else
26         r_reg + 1;
27
28     -- output decoding logic
29     q <= '0' when r_reg < 500000 else
30         '1';
31 end arch;

```


**Question 3 (Chu 10.5)**

In digital communication, a special synchronization pattern, known as a preamble, is used to indicate the beginning of a packet. For example, the Ethernet II preamble includes eight repeating octets of "10101010". We wish to design an FSM that generates the "10101010" pattern. The circuit has an input signal, start, and an output, data-out. When start is '1', the "10101010" will be generated in the next eight clock cycles.

- Derive the state diagram.
- Derive VHDL code according to the state diagram.

**Solution**

a)



b)

```

2  process(clk, reset)
3  begin
4      if reset = '1' then
5          state_reg <= idle;
6      elsif (rising_edge(clk)) then
7          state_reg <= state_next;
8      end if;
9  end process;
10
11 process (state_reg, start)
12 begin
13     state_next <= state_reg;
14     data_out <= '0';
15
16     case state_reg is
17     when idle =>
18         if (start) then
19             state_next <= S1;
20         else
21             state_next <= idle;
22         end if;
23
24     when S1 =>
25         data_out <= '1';
26         state_next <= S2;
27
28     when S2 =>
29         data_out <= '0';
30         state_next <= S3;
31
32     when S3 =>
33         data_out <= '1';
34         state_next <= S4;
35
36     when S4 =>
37         data_out <= '0';
38         state_next <= S5;
39
40     when S5 =>
41         data_out <= '1';
42         state_next <= S6;
43
44     when S6 =>
45         data_out <= '0';
46         state_next <= S7;
47
48     when S7 =>
49         data_out <= '1';
50         state_next <= S8;
51
52     when S8 =>
53         data_out <= '0';
54         state_next <= idle;
55
56     end case;
57

```

**Question 4**

A different approach for implementing integer division is to perform repeated subtraction. Let  $y$  and  $d$  be the dividend and divisor, respectively. Let  $q$  and  $r$  be the quotient and remainder, respectively.

- Derive a pseudo algorithm.
- Convert the algorithm to ASMD chart.
- Derive the conceptual diagram.
- Write the VHDL code.

**Solution**

- Pseudo algorithm:

$$q = 0$$


$$r = y$$

```

while (r - d) > 0 do
  r = r - d
  q = q + 1
end while

```

b)



c)

- Write all RTL operations:

$r \leftarrow y : S1$


$r \leftarrow r - d : S2$


$r \leftarrow r : S0, S3$

$q \leftarrow q + 1 : S2$


$q \leftarrow q : S0, S1, S3$

- Derive the logic for each register:





- FSM logic:



d)

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity division is
6  port(
7      clk, rst: in std_logic;
8      y: in std_logic_vector(7 downto 0);
9      d: in std_logic_vector(7 downto 0);
10     start: in std_logic;
11     r_out: out std_logic_vector(7 downto 0);
12     q_out: out std_logic_vector(7 downto 0);
13     Done: out std_logic
14 );
15 end division;
16
17 architecture division_arch of division is
18     type state_type is (s0, s1, s2, s3);
19     signal state_reg, state_next: state_type;
20     signal R, Q, R_next, Q_next: unsigned(7 downto 0);
21     signal Rd: unsigned(7 downto 0);      -- to save (R - d)
22     signal Q_inc: unsigned(7 downto 0);   -- to save (Q + 1)
23 begin
24     -- control path: state register
25     process(clk, rst)
26     begin
27         if rst = '1' then
28             state_reg <= s0;
29         elsif(rising_edge(clk)) then
30             state_reg <= state_next;
31         end if;
32     end process;
33

```

```

34     -- control path: next state logic
35     process(all)
36     begin
37         case state_reg is
38             when s0 =>
39                 if(start = '1') then
40                     state_next <= s1;
41                 else
42                     state_next <= s0;
43                 end if;
44             when s1 =>
45                 if(Rd > "00000000")
46                     state_next <= s2;
47                 else
48                     state_next <= s3;
49                 end if;
50             when s2 =>
51                 if(Rd > "00000000")
52                     state_next <= s2;
53                 else
54                     state_next <= s3;
55                 end if;
56             when s3 =>
57                 state_next <= s0;
58         end case;
59     end process;
60
61     -- control path: output logic
62     Done <= '1' when state_reg = s3 else '0';
63

```

```

69 process(clk, rst)
70 begin
71     if rst = '1' then
72         R <= (others => '0');
73         Q <= (others => '0');
74     elsif(rising_edge(clk)) then
75         R <= R_next;
76         Q <= Q_next;
77     end if;
78 end process;
79
80 -- data path: routing logic
81 process(all)
82 begin
83     case state_reg is
84     when s0 =>
85         R_next <= R;
86         Q_next <= (others => '0');
87
88     when s1 =>
89         R_next <= unsigned(y);
90         Q_next <= Q;
91
92     when s2 =>
93         R_next <= Rd;
94         Q_next <= Q_inc;
95
96     when s3 =>
97         R_next <= R;
98         Q_next <= Q;
99
100    end case;
101
102 end process;
103
104 -- data path: functional units
105 Rd <= R - d;
106 Q_inc <= Q + 1;
107 q_out <= std_logic_vector(q);
108 r_out <= std_logic_vector(R);
109
110 end division_arch;

```

### Question 5 (Chu 11.1)

The ASMD chart in Figure 11.6 uses the n register to keep track of the number of iterations. It is initialized with b-in and counts down to 0. Alternatively, it can be initialized with 0 and counts up to b-in. From the implementation point of view, which method is better? Explain.




Figure 11.6 ASMD chart of a repetitive-addition multiplier.

**Solution**

- If the n register counts up, it has to be compared with b\_in and a full comparator is needed.
- On the other hand, if the n register counts down, it is always compared with 0, which is a much simpler circuit (8-input nor gate).

**Question 6 (Chu 11.2)**

The ASMD chart in Figure 11.6 must return to the idle state after completion even when the main system is ready with a new set of inputs. An alternative is to allow the circuit to perform back-to-back operation in which the FSMD jumps to the ab0 or load state if the start signal is asserted while the current operation is completed.

(a) Modify the ASMD chart to reflect the change.




Figure 11.6 ASMD chart of a repetitive-addition multiplier.



*Solution*