CEG3155: DGD 9

Question 1 (Chu 8.7)

Consider a 4-bit counter that counts from 3 ("0011") to 12 ("1100") and then wraps around. If the counter enters an unused state (such as "0000") because of noise, it will restart from "0011" at the next rising edge of the clock. Derive the VHDL code for this circuit and draw the conceptual top-level diagram.

Solution

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.numeric_std.all;
 4 — entity counter3 12 is
 5 port(
 6
            clk: in std logic;
 7
            q: out std logic vector(3 downto 0)
 8
             );
 9
    end counter3_12 ;
10
11
    architecture two seg arch of counter3 12 is
     signal r_reg, r_next: unsigned(3 downto 0);
12
13 Degin
14
-- register
process(clk)
begin

if (clk'event and clk='1') then

r_reg <= r_next;
end if;
end process;

-- next-state logic
        -- register
22
        -- next-state logic
if ((2<r reg) and (r reg<12)) then</pre>
             r_next <= r_reg + 1;
              else -- r_reg=12 and erroreous conditions
28
29
30
              r_next <= "0011";
              end if;
        end process;
31
32
        -- output logic
33
        q <= std logic vector(r reg);</pre>
34 end two_seg_arch;
```

Question 2 (Chu 8.10)

Assume that we have a 1-MHz clock signal. Design a circuit that generates a 1-Hz output pulse with a 50% duty cycle (i.e., 50% of '1' and 50% of '0'). Derive the VHDL code for this circuit.

Solution


```
library ieee;
      use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
   entity mod1m_counter is
4
5
       port(
6
           clk, reset: in std logic;
7
           q: out std_logic
8
           );
   end mod1m_counter;
9
10
11
    architecture arch of mod1m counter is
12
        signal r_reg, r_next, op: unsigned(19 downto 0);
13
    -begin
14
        -- register
15
        process (clk,reset)
16
        begin
17
          if (reset='1') then
             r reg <= (others=>'0');
18
19
           elsif (clk'event and clk='1') then
20
             r reg <= r next;
21
           end if;
22
        end process;
23
24
        -- next-state logic
        r_next \le (others=>'0') when r_reg=9999999 else
25
26
                  r_reg + 1;
27
28
         -- output decoding logic
        q <= '0' when r reg < 500000 else
29
31
     end arch;
```

Question 3 (Chu 10.5)

In digital communication, a special synchronization pattern, known as a preamble, is used to indicate the beginning of a packet. For example, the Ethernet I1 preamble includes eight repeating octets of "10101010". We wish to design an FSM that generates the "10101010" pattern. The circuit has an input signal, start, and an output, data-out. When start is 'I', the "10101010" will be generated in the next eight clock cycles.

- a) Derive the state diagram.
- b) Derive VHDL code according to the state diagram.

Solution



```
b)
                                      process(clk, reset)
                                      begin if
                                            if reset = 'l' then

state_reg <= idle;
elsif (rising_edge(clk)) then
state_reg <= state_next
end if;
                                      end if;
end process;
                                                                       <= state_next;
                                       process (state_reg, start)
                                              state_next <= state_reg;
data_out <= '0';
                                             case state_reg is
                                                      when idle =>
if (start) then
state_next <= S1;
                                                           else
state_next <= idle;
                                                           data_out <= 'l'
state_next <= S2;
                                                                            <= '0';
                                                          data_out <= '0'
state_next <= S3;
                                29
30
                                31
32
33
34
35
36
37
38
                                                           data_out <= 'l';
state_next <= $4;</pre>
                                                                             <= '0'
                                                            data_out
                                                            state_next <= S5;
                                39
40
                                                      when S5 =>
                                                           data_out <= '1';
state_next <= S6;
                                                      when S6 =>
                                45
46
                                                            data_out <= '0';
                                                           state_next <= S7;
                                                           data_out <= '1';
state_next <= S8;</pre>
                                49
50
                                                      when 58 =>
                                                            data_out <= '0';
state_next <= idle;</pre>
                                                end case;
```


Question 4


A different approach for implementing integer division is to perform repeated subtraction. Let y and d be the dividend and divisor, respectively. Let q and r be the quotient and remainder, respectively.

- a) Derive a pseudo algorithm.
- b) Convert the algorithm to ASMD chart.
- c) Derive the conceptual diagram.
- d) Write the VHDL code.

Solution

```
a) Pseudo algorithm:  q = 0   r = y
```





```
division.vhd
 1 library ieee;
      use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
  5 Hentity division is
  6
           port(
               clk, rst: in std_logic;
  8
                y: in std logic vector(7 downto 0);
  9
               d: in std_logic_vector(7 downto 0);
               start: in std logic;
 11
               r_out: out std_logic_vector(7 downto 0);
 12
               q_out: out std_logic_vector(7 downto 0);
 13
                Done: out std logic
 14
           ):
 15
     end division;
 16
     parchitecture division_arch of division is
 17
 18
           type state_type is (s0, s1, s2, s3);
 19
           signal state_reg, state_next: state_type;
 20
            signal R, Q, R next, Q next: unsigned(7 downto 0);
           signal Rd: unsigned(7 downto 0); -- to save (R - d)
signal Q_inc: unsigned(7 downto 0); -- to save (Q + 1)
 21
 22
    ⊟begin
 23
 24
           -- control path: state register
25
26
7
           process(clk, rst)
           begin
             if rst = '1' then
 28
                    state_reg <= s0;
 29
               elsif(rising edge(clk)) then
 30
                state_reg <= state_next;
 31
                end if;
 32
            end process;
 33
                       -- control path: next state logic
            34
35
36
37
38
39
40
41
                      process (all)
                      begin
                          case state_reg is
                              when s0 =>
                                  if(start = '1')then
                                     state_next <= s1;
                                  else
             42
                                     state_next <= s0;
                                  end if;
             43
             44
             45
                              when s1 =>
             46
                                  if(Rd > "00000000")
             47
                                     state_next <= s2;
             48
             49
                                     state_next <= s3;
             50
                                  end if;
             51
             52
             53
                                  if(Rd > "00000000")
             54
                                      state_next <= s2;
             55
             56
                                     state_next <= s3;
             57
                                  end if;
             58
             59
                              when s3 =>
                                  state_next <= s0;
             60
             61
             62
                          end case;
             63
                      end process;
             64
                      -- control path: output logic
Done <= '1' when state_reg = s3 else '0';</pre>
             65
             66
```

```
process(clk, rst)
           begin
 71 🛱
               if rst = '1' then
                    R <= (others => '0');
 73
                    Q <= (others => '0');
 74
    早
               elsif(rising_edge(clk)) then
 75
                    R <= R_next;
 76
                    Q <= Q_next;
               end if:
 78
           end process;
 79
           -- data path: routing logic
81 🛱
           process(all)
82
           begin
83 ⊟
               case state_reg is
84
                    when s\bar{0} =>
                        R_next <= R;</pre>
85
86
                        Q_next <= (others => '0');
87
                    when s1 =>
 89
                        R_next <= unsigned(y);</pre>
                        Q_next <= Q;
 90
91
 92
                    when s2 =>
                        R_next <= Rd;</pre>
 93
94
                        Q_next <= Q_inc;
 95
 96
                    when s3 =>
97
                        R_next <= R;
 98
                        Q next <= Q;
99
               end case;
           end process;
103
104
           -- data path: functional units
           Rd \leq R - d;
106
           Q inc \leftarrow Q + 1;
107
           q_out <= std_logic_vector(q);</pre>
           r_out <= std_logic_vector(R);</pre>
109
      end division_arch;
```

Question 5 (Chu 11.1)

The ASMD chart in Figure 11.6 uses the n register to keep track of the number of iterations. It is initialized with b-in and counts down to 0. Alternatively, it can be initialized with 0 and counts up to b-in. From the implementation point of view, which method is better? Explain.




Figure 11.6 ASMD chart of a repetitive-addition multiplier.

Solution

- If the n register counts up, it has to be compared with b_in and a full comparator is needed.
- On the other hand, if the n register counts down, it is always compared with 0, which is a much simpler circuit (8-input nor gate).

Question 6 (Chu 11.2)

The ASMD chart in Figure 11.6 must return to the idle state after completion even when the main system is ready with a new set of inputs. An alternative is to allow the circuit to perform back-to-back operation in which the FSMD jumps to the ab0 or load state if the start signal is asserted while the current operation is completed.

(a) Modify the ASMD chart to reflect the change.




Figure 11.6 ASMD chart of a repetitive-addition multiplier.

Solution

