CEG3155: DGD 7

Chapter 7

Question 1 (Chu 7.1)

Consider an arithmetic circuit that can perform four operations: (a+b), (a-b), (a+l) and (a-1), where a and b are 16-bit unsigned numbers and the desired operation is specified by a 2-bit control signal, ctrl.

- a) Design the circuit using two adders, one incrementor and one decrementor. Derive the VHDL code.
- b) Design the circuit using only one adder. Derive the VHDL code.

Solution

```
a)
       library ieee;
  1
       use ieee.std logic 1164.all;
   2
       use ieee.numeric std.all;
   3
   4
   5
     ⊟entity prob71 is
   6
          port (
   7
             a,b: in std logic vector (15 downto 0);
             ctrl: in std logic vector(1 downto 0);
   8
   9
             y: out std logic vector(15 downto 0)
  LO
             );
  11
      end prob71;
  12
     □architecture direct arch of prob71 is
  13
          signal au, bu, yu: unsigned(15 downto 0);
  L4
  15
     ⊟begin
          au <= unsigned(a);
  16
  L7
          bu <= unsigned(b);
  18
          with ctrl select
  L9
             yu <= au+bu when "00",
                   au-bu when "01",
  21
                   au+1 when "10",
  22
                   au-1 when others;
  23
          y <= std logic vector(yu);
  24
      end direct arch;
  2.5
```

```
b)
        library ieee;
    1
    2
        use ieee.std logic 1164.all;
    3
        use ieee.numeric std.all;
    4
    5
       entity prob71 is
    6
       \Box
           port (
    7
               a,b: in std logic vector(15 downto 0);
    8
               ctrl: in std logic vector(1 downto 0);
               y: out std logic vector (15 downto 0)
    9
   10
               );
        end prob71;
   11
   12
   13
       □architecture effi arch of prob71 is
            signal src0, src1: unsigned(15 downto 0);
   14
   15
            signal cin: unsigned(0 downto 0);
   16
       ■begin
            src0 <= unsigned(a);</pre>
   17
   18
            with ctrl select
   19
               src1 <= unsigned(b) when "00",</pre>
                        unsigned (not b) when "01",
   20
                        "00000000000000001" when "10",
   21
                        "1111111111111111" when others;
   22
            cin <= "1" when ctrl="01" else "0";</pre>
   23
   24
            y <= std logic vector(src0 + src1 + cin);
   25
        end effi arch;
```

Question 2 (Chu 7.2)

Design a circuit that converts an 8-bit signed input to 8-bit sign-magnitude output (where the MSB is the sign bit and the remaining 7 bits are magnitude). Use a minimal number of relational and arithmetic operators in your design. Draw the top-level diagram and derive the VHDL code.

Solution

```
1
     library ieee;
2
     use ieee.std logic 1164.all;
    use ieee.numeric std.all;
3
4
5
   ⊟entity prob72 is
        port (
6
7
           a: in std logic vector (7 downto 0);
           y: out std logic vector (7 downto 0)
8
9
           );
    end prob72;
10
11
   ⊟architecture arch of prob72 is
12
        signal a neg: std logic vector(7 downto 0);
13
14
   ⊟begin
        -- no change if a is positive]
15
        -- negative a to obtain magnitude if a is negative
16
        a neg <= std logic vector(0 - signed(a));</pre>
17
        y \le (a(7) \& a neg(6 downto 0)) when a(7)='1' else
18
19
             a;
    end arch;
```

Question 3 (Chu 7.4)

Consider a 16-bit shifting circuit that can perform rotating right or rotating left. Use selected signal assignment statements to implement the shifting function.

- a) Design the circuit using one rotate-right circuit, one rotate-left circuit and one 2-to-1 multiplexer to select the desired result. Derive the VHDL code.
- b) Design the circuit using one rotate-right circuit with a pre- and post-processing reversing circuit. The reversing circuit either passes the original input or reverses the input bit-wise (e.g., if a 4-bit input $a_3a_2a_1a_0$ is used, the reversed output becomes $(a_0a_1a_2a_3)$). Derive the VHDL code.

Solution

```
a)
                             library ieee;
                             use ieee.std_logic_1164.all;
                             use ieee.numeric std.all;
                           entity prob74 is
                              port (
                                  a: in std_logic_vector(15 downto 0);
                                    RR: in std_logic;
                                    y: out std_logic_vector(15 downto 0)
                            end prob74;
                       13
                           architecture arch of prob74 is
                                 aR, aL: std_logic_vector(15 downto 0);
                       16
                                  component rotateRight is
                                      port(
                                          a: in std_logic_vector(15 downto 0);
                                          y: out std_logic_vector(15 downto 0)
                       19
                      20
                                      );
                      21
22
                                 end component;
                                  component rotateLeft is
                       23
                       24
                                      port(
                                          a: in std_logic_vector(15 downto 0);
y: out std_logic_vector(15 downto 0)
                      25
                       26
                                      );
                      28
                                  end component;
                       29
                                  component mux2to1 is
                                      port(
                                         a, b: in std_logic_vector(15 downto 0);
                                          s: in std_logic;
                                          y: out std_logic_vector(15 downto 0)
                       35
                       36
                                  end component;
                       37
                             begin
                       38
                                 L1: rotateRight port map(a, aR);
                       39
                                 L2: rotateLeft port map(a, aL);
                       40
                                 L3: mux2to1 port map(aR, aL, RR, y);
                            end arch;
                       41
                       42
b)
                           library ieee;
                             use ieee.std logic 1164.all;
                           use ieee.numeric_std.all;
                        5 entity prob74 is
6 port (
7 a: in std_
                              RR: in std logic;
                                   y: out std_logic_vector(15 downto 0)
                                  );
                            end prob74;
                           marchitecture arch of prob74 is
                                 aR, aRR: std_logic_vector(15 downto 0);
                        15
                       16
17
18
                                 component rotateRight is
                                     port(
                                     y: out std_logic_vector(15 downto 0);

y: out std_logic_vector(15 downto 0)
);
                                        a: in std_logic_vector(15 downto 0);
                       20
21
22
23
24
                                 end component;
                                 component reverse is
                        25
                                        a: in std_logic_vector(15 downto 0);
r: in std_logic; -- revers
                       26
27
28
                                     y: out std_logic_vector(15 downto 0)
);
                                                                      -- reverse if r = 1
                        29
                                 end component;
                        30
                                 L1: reverse port map(a, RR, aR);
                                 L2: rotateRight port map(aR, aRR);
                                 L3: reverse port map(aRR, RR, y);
                             end arch;
```

Question 4 (Chu 7.8)

Design a 16-bit rotate-left shifting circuit using the multilevel structure discussed in Section 7.4.4. Example (Section 7.4.4):





Figure 7.11 Barrel shifter using a single level of 8-to-1 multiplexers.



Solution

```
library ieee;
     use ieee.std_logic_1164.all;
   entity prob78 is
      port(
           a: in std_logic_vector(15 downto 0);
 7
           amt: in std_logic_vector(3 downto 0);
           y: out std logic vector(15 downto 0)
 8
9
        );
   end prob78;
10
11
12
   multi level arch of prob78 is
13
        signal le0 out, le1 out, le2 out, le3 out: std logic vector(15 downto 0);
14
   begin
15
        -- level 0, shift 0 or 1 bit
16
        le0 out \leq a(14 downto 0) & a(15) when amt(0)='1' else
17
                 a;
        -- level 1, shift 0 or 2 bits
18
19
        le1 out <=
20
          le0 out(13 downto 0) & le0 out(15 downto 14) when amt(1)='1' else
21
          le0_out;
22
        -- level 2, shift 0 or 4 bits
23
        le2 out <=
          le1 out(11 downto 0) & le1 out(15 downto 12) when amt(2)='1' else
24
25
          le1_out;
26
            -- level 3, shift 0 or 8 bits
27
        le3 out <=
28
          le2 out (7 downto 0) & le2 out (15 downto 8) when amt(3)='1' else
29
          le2 out;
        y <= le2 out;
31
    end multi level arch;
32
```