CEG3155: DGD 1

Review


Combinational Logic

- Outputs depend only on the present inputs, i.e. no memory elements.
- Examples:
 - Multiplexers, demultiplexers, encoders, and decoders.
 - Adders, subtractors, multipliers, shifters, comparators, and ALUs.

$\begin{array}{c} I_1 \\ I_2 \\ \vdots \\ I_m \end{array} \begin{array}{c} O_1 \\ O_2 \\ \vdots \\ O_n \end{array}$

Sequential Logic

- Outputs depend not only on the present inputs but also on past inputs.
- A memory element is used to store the state of the previous inputs.
- Sequential circuits are usually designed using a Finite State Machine (FSM).
- Examples:
 - o Flip-flops, and counters.



IEEE 1164 Standard

- A technical standard published by the IEEE in 1993. (https://perso.telecom-paristech.fr/guilley/ENS/20171205/TP/tp_syn/doc/IEEE_VHDL_1164-1993.pdf)
- It describes the logic values to be used in Electronic Design Automation (EDA) tools.
- Defines the following primary data types:

Character	Value
'U'	Uninitialized
'X'	Strong unknown value
' 0'	Strong zero
'1'	Strong one
'Z'	High impedance
'W'	Weak unknown
'L'	Weak zero
'H'	Weak one
'_'	Don't care

• In VHDL, this standard is embodied in the std_logic_1164 package.

Questions

Question 1

Consider the function $f(x_1, x_2, x_3) = m(2, 3, 4, 6, 7)$, use the truth table below to identify the Sum-of-Products (SoP) and Product-of-Sums (PoS).

	<i>x</i> 1 <i>x</i> 2 <i>x</i> 3	Minterms	Maxterms	f(x1, x2, x3)
0	0 0 0	$m0 = \overline{x1} \overline{x2} \overline{x3}$	M0 = x1 + x2 + x3	0
1	0 0 1	$m1 = \overline{x1} \overline{x2} x3$	$M1 = x1 + x2 + \overline{x3}$	0
2	0 1 0	$m2 = \overline{x1} \ x2 \ \overline{x3}$	$M2 = x1 + \overline{x2} + x3$	1
3	0 1 1	$m3 = \overline{x1} \ x2 \ x3$	$M3 = x1 + \overline{x2} + \overline{x3}$	1
4	1 0 0	$m4 = x1 \overline{x2} \overline{x3}$	$M4 = \overline{x1} + x2 + x3$	1
5	1 0 1	$m5 = x1 \overline{x2} x3$	$M5 = \overline{x1} + x2 + \overline{x3}$	0
6	1 1 0	$m6 = x1 \ x2 \ \overline{x3}$	$M6 = \overline{x1} + \overline{x2} + x3$	1
7	1 1 1	$m7 = x1 \ x2 \ x3$	$M7 = \overline{x1} + \overline{x2} + \overline{x3}$	1

Identify the SoP, and PoS terms, and prove that f(x1, x2, x3) can be expressed by SoP or PoS.

Solution

$$f(x1, x2, x3) = m(2, 3, 4, 6, 7) = m2 + m3 + m4 + m6 + m7$$

$$f(x1, x2, x3) = \overline{x1} \, x2 \, \overline{x3} + \overline{x1} \, x2 \, x3 + x1 \, \overline{x2} \, \overline{x3} + x1 \, x2 \, \overline{x3} + x1 \, x2 \, x3$$

Product-of-sums:

$$f(x1, x2, x3) = \prod_{x \in \mathbb{Z}} (M2, M3, M4, M6, M7) = M2 M3 M4 M6 M7$$

$$f(x1, x2, x3) = (x1 + \overline{x2} + x3)(x1 + \overline{x2} + \overline{x3})(\overline{x1} + x2 + x3)(\overline{x1} + \overline{x2} + x3)(\overline{x1$$

Question 2

Use algebraic manipulation to show that for three input variables x1, x2, x3:

$$\sum m(1, 2, 3, 4, 5, 6, 7) = x1 + x2 + x3$$

$$\sum m(1,2,3,4,5,6,7) = m1 + m2 + m3 + m4 + m5 + m6 + m7$$

$$\sum m(1,2,3,4,5,6,7) = m1 + m2 + m3 + m4 + m5 + m6 + m7$$

$$\sum m(1,2,3,4,5,6,7) = \overline{x1} \, \overline{x2} \, x3 + \overline{x1} \, x2 \, \overline{x3} + \overline{x1} \, x2 \, x3 + x1 \, \overline{x2} \, \overline{x3} + x1 \, \overline{x2} \, x3$$

$$+ x1 \, x2 \, \overline{x3} + x1 \, x2 \, x3$$

$$\sum m(1,2,3,4,5,6,7)$$

$$= \overline{x1} \, (\overline{x2} \, x3 + x2 \, \overline{x3} + x2 \, x3) + x1(\overline{x2} \, \overline{x3} + \overline{x2} \, x3 + x2 \, \overline{x3} + x2 \, x3)$$

$$\sum m(1,2,3,4,5,6,7) = \overline{x1} \, (\overline{x2} \, x3 + x2 \, x3) + x1$$

$$\sum m(1,2,3,4,5,6,7) = x1 + \overline{x1} (\overline{x2} x3 + x2 + x2x3)$$

$$\sum m(1,2,3,4,5,6,7) = x1 + \overline{x1} (x2 + x3)$$

$$\sum m(1,2,3,4,5,6,7) = x1 + \overline{x1} x2 + \overline{x1} x3$$
Using Absorption rule $(A + AB = A)$, we write $x1 = x1 + x1x2$

$$\sum m(1,2,3,4,5,6,7) = x1 + x1 x2 + \overline{x1} x2 + \overline{x1} x3$$

$$\sum m(1,2,3,4,5,6,7) = x1 + x2 + \overline{x1} x3$$

$$\sum m(1,2,3,4,5,6,7) = x1 + x1 x3 + x2 + \overline{x1} x3$$


$$\sum m(1,2,3,4,5,6,7) = x1 + x1 x3 + x2 + \overline{x1} x3$$

$$\sum m(1,2,3,4,5,6,7) = x1 + x1 x3 + x2 + \overline{x1} x3$$

Question 3

Perform the following operations in binary, where numbers are signed and represented in 2's complement form. Then, get the corresponding decimal number.

- a) 00000110 + 00001101
- b) 11111010 11110011
- c) 1100 + 1010




In general, overflow happens if the size of the data type cannot accommodate the result with the following conditions:

- If both operands are positive and the result is negative.
- If both operands are negative and the result is positive.

Question 4

For the timing diagram in the Figure, synthesize the function f(x1, x2, x3) in the simplest sum-of-products form.



Solution

x1	<i>x</i> 2	<i>x3</i>	f
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Using minterms, we get:

$$f(x_1, x_2, x_3) = m(0, 3, 5, 6) = \overline{x_1} \overline{x_2} \overline{x_3} + \overline{x_1} x_2 x_3 + x_1 \overline{x_2} x_3 + x_1 x_2 \overline{x_3}$$

Question 5


Draw the circuit described by the following VHDL code.

```
architecture SomeCode of SomeEntity is
    signal sig1, sig2, out1: std_logic;
begin

out2 <= not out1;
    sig2 <= (c xor d);
    out1 <= (sig1 and sig2);
    sig1 <= (a and b) or c;

end SomeCode;</pre>
```

Solution



Question 6


Write VHDL code to implement the function $f(x_1, x_2, x_3) = m(0, 1, 3, 4, 5, 6)$.

```
Perform simplification using Karnaugh map:
                     f(x1, x2, x3) = m(0, 1, 3, 4, 5, 6) = \overline{x1} + \overline{x2}
                guestion6.vhd
                  1 library ieee;
                  2
                       use ieee_std_1164.all;
                  3
                  4 ⊟entity question6 is
                  5 🖨
                            port(
                                 x1, x2, x3: in std logic;
                   6
                                 f: out std logic
                   7
                  8
                            );
                  9
                      Lend question6;
                  10
                        architecture q6 of question6 is
                  11
                  12
                      □begin
                            f \leftarrow (not x1) or (not x2);
                 13
                  14
                       end q6;
```

Question 7

Design 1-bit full adder in VHDL:

- a) Show timing diagrams of the sum and carry-out bits for all possible values of inputs.
- b) Show structural implementation of it.



Structural design of a full-adder using two half-adders: Halfadder.vhd ■ library ieee; 1 use ieee.std_logic_1164.all; 4 Dentity halfadder is 5 🖨 port(: in std logic; A, B 7 sum, cout : out std_logic 8 end halfadder; 9 11 architecture halfadder_behav of halfadder is 12 **□begin** 13 sum <= A xor B; 14 cout <= A and B; end halfadder_behav; 15 16 Halladder.vhd ■ library ieee; use ieee_std_1164.all; 3 4 □entity fulladder is 5 port(6 A_f, B_f, cin_f: in std_logic; 7 sum f, cout f: out std logic 8 9 Lend fulladder; 10 parchitecture fulladder_struct of fulladder is 11 12 signal sum, cout1, cout2: std_logic; 13 14 component halfadder is 15 port(16 A, B: in std logic; 17 sum, cout: out std logic 18); 19 end component; 20 begin 21 H1: halfadder port map(A->A_f, B->B_f, sum, cout1); 22 H2: halfadder port map(A->sum, B->cout1, sum_f, cout2); 23 24 cout f <= cout1 or cout2;</pre> 25 end fulladder struct; fulladder A_f Halfadder B_f В sum f sum Halfadder Α C_in cout2 cout_f cout1