### CEG3155: DGD 3

#### **Question 1**


- a) Convert the structural VHDL code shown below into schematic.
- b) Fill the truth table for the schematic from part a).

```
-- 2-to-4 Line Decoder; structural VHDL Description
 2
      library ieee;
 3
      use ieee.std_logic_1164.all
 4
    entity decoder_2_4_w_enable is
 6
          port(
 7
              EN, A0, A1 : in std_logic;
8
              DO, D1, D2, D3 : out std logic
9
          );
10
     end decoder_2_to_4_w_enable;
12
    architecture structural1_1 of decoder_2_to_4_w_enable is
13
          component NOT1
14
              port(
15
                 in1: in std_logic;
16
                  out1: out std logic
17
              );
18
          end component;
19
20
          component AND2
21
              port(
22
                  in1, in2: in std logic;
23
                  out1: out std_logic
24
25
          end component;
26
27
          signal A0_n, A1_n, N0, N1, N2, N3: std_logic;
28
          begin
29
              g0: NOT1 port map (in1 => A0, out1 => A0_n);
30
              g1: NOT1 port map (in1 => A1, out1 => A1_n);
31
              g2: AND2 port map (in1 => A0_n, in2 => A1_n, out1 => N0);
              g3: AND2 port map (in1 => A0, in2 => A1_n, out1 => N1);
32
33
              g4: AND2 port map (in1 => A0_n, in2 => A1, out1 => N2);
              g5: AND2 port map (in1 => A0, in2 => A1, out1 => N3);
34
              g6: AND2 port map (in1 =>EN, in2 => N0, out1 => D0);
36
              g7: AND2 port map (in1 => EN, in2 => N1, out1 => D1);
37
              g8: AND2 port map (in1 => EN, in2 => N2, out1 => D2);
              g9: AND2 port map (in1 => EN, in2 => N3, out1 => D3);
38
39
     end structural 1;
```

EN	A1	<b>A0</b>	D0	D1	D2	<b>D3</b>


# **Question 2**


Assume the initial value of the counters is "1000". How many different states each counter performs?



# **Question 3**


The D flip-flop shown in figure below is a positive edge-triggered flip-flop. For given waveforms at the input, sketch D, Q and X.






### **Question 4**

Draw timing diagrams for the counter below:





## Question 5 (Chu 4.6)

We wish to design a shift-left circuit manually. The inputs include a, which is an 8-bit signal to be shifted, and ctrl, which is a 3-bit signal specifying the amount to be shifted. Both are with the std\_logic\_vector data type. The output y is an 8-bit signal with the std\_logic\_vector data type. Use concurrent signal assignment statements to derive the circuit and draw the conceptual diagram.