
# The Hardware/Software Interface


CSE351 Spring 2013

**Memory and Caches II** 

# Not to forget...




### Where should we put data in the cache?




How can we compute this mapping?


### Where should we put data in the cache?



### Use tags!



# What's a cache block? (or cache line)




### A puzzle.

- What can you infer from this:
- Cache starts empty
- Access (addr, hit/miss) stream
- (10, miss), (11, hit), (12, miss)

# Problems with direct mapped caches?

What happens if a program uses addresses2, 6, 2, 6, 2, ...?




## **Associativity**


■ What if we could store data in *any* place in the cache?

### **Associativity**


- What if we could store data in *any* place in the cache?
- But that might slow down caches... so we do something in between.



# Now how do I know where data goes?



## But now how do I know where data goes?




Our example used a 2<sup>2</sup>-block cache with 2<sup>1</sup> bytes per block. Where would 13 (1101) be stored?

? bits ? bits ?-bits Block 4-bit Address Offset


### Example placement in set-associative caches

- Where would data from address 0x1833 be placed?
  - Block size is 16 bytes.
- 0x1833in binary is 00...0110000 011 0011.




### Example placement in set-associative caches


- Where would data from address 0x1833 be placed?
  - Block size is 16 bytes.
- 0x1833in binary is 00...0110000 011 0011.




# Block replacement

- Any empty block in the correct set may be used for storing data.
- If there are no empty blocks, which one should we replace?





2-way associativity




4-way associativity


# Block replacement

Replace something, of course, but what?


1-way associativity 8 sets, 1 block each



2-way associativity 4 sets, 2 blocks each





4-way associativity 2 sets, 4 blocks each




# Block replacement

- Replace something, of course, but what?
  - Caches typically use something close to least-recently-used









4-way associativity

### Another puzzle.

- What can you infer from this:
- Cache starts empty
- Access (addr, hit/miss) stream
- (10, miss); (12, miss); (10, miss)


## General Cache Organization (S, E, B)






# **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes




# **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes



## **Example: Direct-Mapped Cache (E = 1)**

Direct-mapped: One line per set Assume: cache block size 8 bytes




No match: old line is evicted and replaced

# E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set Assume: cache block size 8 bytes Address of short int: 0...01 t bits 100 5 6 tag find set 3 5 6 7 V tag tag 6 tag 3 4 5 6 tag


# E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set



### E-way Set-Associative Cache (Here: E = 2)

E = 2: Two lines per set



#### No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

## **Types of Cache Misses**

- Cold (compulsory) miss
  - Occurs on first access to a block

### **Types of Cache Misses**

### Cold (compulsory) miss

Occurs on first access to a block

#### Conflict miss

- Most hardware caches limit blocks to a small subset (sometimes just one)
  of the available cache slots
  - if one (e.g., block i must be placed in slot (i mod size)), direct-mapped
  - if more than one, n-way <u>set-associative</u> (where n is a power of 2)
- Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
  - e.g., referencing blocks 0, 8, 0, 8, ... would miss every time=

### **Types of Cache Misses**

### Cold (compulsory) miss

Occurs on first access to a block

#### Conflict miss


- Most hardware caches limit blocks to a small subset (sometimes just one)
  of the available cache slots
  - if one (e.g., block i must be placed in slot (i mod size)), direct-mapped
  - if more than one, n-way <u>set-associative</u> (where n is a power of 2)
- Conflict misses occur when the cache is large enough, but multiple data objects all map to the same slot
  - e.g., referencing blocks 0, 8, 0, 8, ... would miss every time

### Capacity miss

Occurs when the set of active cache blocks (the working set) is larger than the cache (just won't fit)

# **Intel Core i7 Cache Hierarchy**

#### **Processor package**



#### L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

#### L2 unified cache:

256 KB, 8-way, Access: 11 cycles

#### L3 unified cache:

8 MB, 16-way, Access: 30-40 cycles

Block size: 64 bytes for

all caches.

### What about writes?

- Multiple copies of data exist:
  - L1, L2, possibly L3, main memory
- What is the main problem with that?

### What about writes?

### Multiple copies of data exist:

L1, L2, possibly L3, main memory

#### What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until line is evicted)
  - Need a dirty bit to indicate if line is different from memory or not

#### What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
  - Good if more writes to the location follow
- No-write-allocate (just write immediately to memory)

### Typical caches:

- Write-back + Write-allocate, usually
- Write-through + No-write-allocate, occasionally

# Where else is caching used?

### **Software Caches are More Flexible**

### Examples

File system buffer caches, web browser caches, etc.

### Some design differences

- Almost always fully-associative
  - so, no placement restrictions
  - index structures like hash tables are common (for placement)
- Often use complex replacement policies
  - misses are very expensive when disk or network involved
  - worth thousands of cycles to avoid them
- Not necessarily constrained to single "block" transfers
  - may fetch or write-back in larger units, opportunistically

## **Optimizations for the Memory Hierarchy**


### Write code that has locality

- Spatial: access data contiguously
- Temporal: make sure access to the same data is not too far apart in time

#### How to achieve?

- Proper choice of algorithm
- Loop transformations

### **Example: Matrix Multiplication**



n


## **Cache Miss Analysis**

#### Assume:


- Matrix elements are doubles
- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>

### First iteration:

n/8 + n = 9n/8 misses (omitting matrix c)



Afterwards in cache: (schematic)



n


### **Cache Miss Analysis**

#### Assume:

- Matrix elements are doubles
- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>

#### Other iterations:


Again:n/8 + n = 9n/8 misses(omitting matrix c)



#### Total misses:

•  $9n/8 * n^2 = (9/8) * n^3$ 

### **Blocked Matrix Multiplication**



n/B blocks

### **Cache Miss Analysis**


#### Assume:

- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C</p>

### First (block) iteration:

- B<sup>2</sup>/8 misses for each block
- 2n/B \* B²/8 = nB/4 (omitting matrix c)

Afterwards in cache (schematic)




### **Cache Miss Analysis**

#### Assume:

- Cache block = 64 bytes = 8 doubles
- Cache size C << n (much smaller than n)</li>
- Three blocks fit into cache: 3B<sup>2</sup> < C</p>

### Other (block) iterations:

- Same as first iteration
- $-2n/B * B^2/8 = nB/4$



#### Total misses:

•  $nB/4 * (n/B)^2 = n^3/(4B)$ 

### **Summary**

- No blocking: (9/8) \* n<sup>3</sup>
- Blocking: 1/(4B) \* n<sup>3</sup>
- If B = 8 difference is 4 \* 8 \* 9 / 8 = 36x
- If B = 16 difference is 4 \* 16 \* 9 / 8 = 72x
- Suggests largest possible block size B, but limit 3B<sup>2</sup> < C!
- Reason for dramatic difference:
  - Matrix multiplication has inherent temporal locality:
    - Input data: 3n², computation 2n³
    - Every array element used O(n) times!
  - But program has to be written properly

### **Cache-Friendly Code**

### Programmer can optimize for cache performance


- How data structures are organized
- How data are accessed
  - Nested loop structure
  - Blocking is a general technique

### All systems favor "cache-friendly code"

- Getting absolute optimum performance is very platform specific
  - Cache sizes, line sizes, associativities, etc.
- Can get most of the advantage with generic code
  - Keep working set reasonably small (temporal locality)
  - Use small strides (spatial locality)
  - Focus on inner loop code

# **Intel Core i7 Cache Hierarchy**

#### **Processor package**



#### L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

#### L2 unified cache:

256 KB, 8-way, Access: 11 cycles


#### L3 unified cache:

8 MB, 16-way, Access: 30-40 cycles

**Block size**: 64 bytes for

all caches.

# **The Memory Mountain**



**Intel Core i7** 32 KB L1 i-cache 32 KB L1 d-cache 256 KB unified L2 cache 8M unified L3 cache

All caches on-chip