

# and ARM Cortex-M3 Processors

**Application Note**AN-1018

www.Micrium.com

# **Table of Contents**

1.00		
2.00		
3.00	μC/OS-II Port for the ARM Cortex-M3 processors	9
3.01	Directories and Files	
3.02	OS_CPU.H	11
3.02.01	OS_CPU.H, macros for 'externals'	11
3.02.02	OS_CPU.H, Data Types	11
3.02.03	OS_CPU.H, Critical Sections	12
3.02.04	OS_CPU.H, Stack growth	12
3.02.05	OS_CPU.H, Task Level Context Switch	13
3.02.06	OS_CPU.H, Function Prototypes	13
3.03	OS_CPU_C.C	
3.03.01	OS_CPU_C.C, OSInitHookBegin()	
3.03.02	OS_CPU_C.C, OSTaskCreateHook()	
3.03.03	OS_CPU_C.C, OSTaskStkInit()	16
3.03.04	OS_CPU_C.C, OSTaskSwHook()	
3.03.05	OS_CPU_C.C, OSTimeTickHook()	18
3.04	OS_CPU_A.ASM	
3.04.01	OS_CPU_A.ASM, OS_CPU_SR_Save()	
3.04.02	OS_CPU_A.ASM, OS_CPU_SR_Restore()	
3.04.03	OS_CPU_A.ASM, OSStartHighRdy()	
3.04.04	OS_CPU_A.ASM, OSCtxSw()	
3.04.05	OS_CPU_A.ASM, OSIntCtxSw()	
3.04.06	OS_CPU_A.ASM, OSPendSV()	
3.05	OS_DBG.C	26
4.00	Exception Vector Table	27
4.01	Exception / Interrupt Handling Sequence	29
4.02	Interrupt Controllers	
4.03	Interrupt Service Routines	29
5.00	Application Code	30
5.01	APP.C, APP.H and APP_CFG.H	
5.02	INCLUDES.H	34

# µC/OS-II for ARM Cortex-M3 Processors

6.00	BSP (Board Support Package)	35
6.01	BSP (Board Support Package) – LED Management	
6.02	BSP (Board Support Package) – Clock Tick	36
7.00	Conclusion	37
	Licensing	38
	References	38
	Contacts	38
	Notes	39

# 1.00 Introduction

ARM has been working on a new architecture called the Cortex for a number of years. During development,  $\mu\text{C/OS-II}$  was used to validate some of the design aspects and was used as a source of ideas to create new capabilities to support RTOSs. In other words,  $\mu\text{C/OS-II}$  was the first RTOS ported to the Cortex.

This application note describes the 'official' Micrium port for  $\mu\text{C/OS-II}$  on the Cortex-M3 processor. Figure 1-1 shows a block diagram showing the relationship between your application,  $\mu\text{C/OS-II}$ , the port code and the BSP (Board Support Package). Relevant sections of this application note are referenced on the figure.




Figure 1-1, Relationship between modules.

# 2.00 The ARM Cortex-M3 programmer's model

The visible registers in an ARM Cortex-M3 processor are shown in Figure 2-1. The ARM Cortex-M3 has a total of 20 registers. Each register is 32 bits wide.

- R0-R12 R0 through R12 are general purpose registers that can be used to hold data as well as pointers.
- Is generally designated as the stack pointer (also called the SP) but could be the recipient of arithmetic operations. There are actually two stack pointers (SP\_process and SP\_main) but only one is visible at any given time. SP\_process is used for task level code and SP\_main is used for exception processing.
- Is called the Link Register (LR) and is used to store the contents of the PC when a Branch and Link (BL) instruction is executed. The LR allows you to return to the caller.
- Is dedicated to be used as the Program Counter (PC) and points to the current instruction being executed. As instructions are executed, the PC is incremented by either 2 or 4 depending on the instruction.



Figure 2-1, ARM Cortex-M3 Register Model.

XPSR There are three separate registers to hold the sate of the CPU: APSR, IPSR and EPSR. The **APSR** contains application status such as shown in Figure 2-2.



Figure 2-2, The APSR Register.

### Ν

Bit 31 is the 'negative' bit and is set when the last ALU operation produced a negative result (i.e. the top bit of a 32-bit result was a one).

### Ζ

Bit 30 is the 'zero' bit and is set when the last ALU operation produced a zero result (every bit of the 32-bit result was zero).

### C

Bit 29 is the 'carry' bit and is set when the last ALU operation generated a carry-out, either as a result of an arithmetic operation in the ALU or from the shifter.

### V

Bit 28 is the 'overflow' bit and is set when the last arithmetic ALU operation generated an overflow into the sign bit.

### Q

Bit 27 is the sticky saturation flag.

The Interrupt PSR (IPSR) contains the ISR number of the current exception activation and is shown in Figure 2-3.




Figure 2-3, The IPSR Register.

The Execution PSR (EPSR) contains two overlapping fields:

- the Interruptible-Continuable Instruction (ICI) field for interrupted load multiple and store multiple instructions
- the execution state field for the If-Then (IT) instruction, and the T-bit (Thumb state bit).




Figure 2-4, The EPSR Register.

On entering an exception, the processor saves the combined information from the three status registers onto the stack.

# 3.00 µC/OS-II Port for the ARM Cortex-M3 processors

We used the IAR EWARM V4.40A (Embedded Workbench for the ARM) to test the port. The EWARM contains an editor, a C/EC++ compiler, an assembler, a linker/locator and the C-Spy debugger. The C-Spy debugger actually contains an ARM Cortex-M3 simulator which allows you to test code prior to run it on actual hardware. We tested the ARM Cortex-M3 port on a Luminary Micro DK-LM3Sxxx development board as shown in Figure 3-1.



Figure 3-1, Luminary Micro DK-LM3Sxxx Development Kit (LM3S102 chip)

You can adapt the port provided in this application note to other ARM Cortex-M3 based compilers. The instructions (i.e. the code) should be identical and all you have to do is adapt the port to your compiler specifics. We will describe some of these when we cover the contents of the different files.

The port assumes that you are using µC/OS-II V2.83 or higher.

# 3.01 Directories and Files

The software that accompanies this application note is assumed to be placed in the following directory:

```
\Micrium\Software\uCOS-II\ARM-Cortex-M3\Generic\IAR
```

Like all µC/OS-II ports, the source code for the port is found in the following files:

```
OS_CPU.H
OS_CPU_C.C
OS_CPU_A.ASM
OS_DBG.C
```

Test code and configuration files are found in their appropriate directories and are described later.

# 3.02 OS\_CPU.H

OS\_CPU.H contains processor- and implementation-specific #defines constants, macros, and typedefs.

# 3.02.01 OS\_CPU.H, macros for 'externals'

OS\_CPU\_GLOBALS and OS\_CPU\_EXT allows us to declare global variables that are specific to this port (described later).

### Listing 3-1, OS\_CPU.H, Globals and Externs

```
#ifdef OS_CPU_GLOBALS
#define OS_CPU_EXT
#else
#define OS_CPU_EXT extern
#endif
```

# 3.02.02 OS\_CPU.H, Data Types

### Listing 3-2, OS\_CPU.H, Data Types

```
typedef unsigned char
                       BOOLEAN;
typedef unsigned char
                       INT8U;
typedef signed
               char
                       INT8S;
typedef unsigned short INT16U;
                                          // (1)
typedef signed short INT16S;
typedef unsigned int
                       INT32U;
typedef signed int
                       INT32S;
typedef float
                                          // (2)
                       FP32;
typedef double
                       FP64;
typedef unsigned int
                       OS STK;
                                          // (3)
typedef unsigned int
                       OS_CPU_SR;
                                          // (4)
```

- L3-2(1) If you were to consult the IAR compiler documentation, you would find that an short is 16 bits and an int is 32 bits. Most ARM compilers should have the same definitions.
- L3-2(2) Floating-point data types are included even though µC/OS-II doesn't make use of floating-point numbers.
- L3-2(3) A stack entry for the ARM processor is always 32 bits wide; thus, OS\_STK is declared accordingly. All task stacks must be declared using OS\_STK as its data type.
- L3-2(4) The status register (the xPSR) on the ARM processor is 32 bits wide. The OS\_CPU\_SR data type is used when OS\_CRITICAL\_METHOD #3 is used (described below). In fact, this port only supports OS\_CRITICAL\_METHOD #3 because it's the preferred method for  $\mu\text{C}/\text{OS-II}$  ports.

# 3.02.03 OS\_CPU.H, Critical Sections

 $\mu$ C/OS-II, as with all real-time kernels, needs to disable interrupts in order to access critical sections of code and re-enable interrupts when done.  $\mu$ C/OS-II defines two macros to disable and enable interrupts: OS\_ENTER\_CRITICAL() and OS\_EXIT\_CRITICAL(), respectively.  $\mu$ C/OS-II defines three ways to disable interrupts but, you only need to use one of the three methods for disabling and enabling interrupts. The book (MicroC/OS-II, The Real-Time Kernel) describes the three different methods. The one to choose depends on the processor and compiler. In most cases, the prefered method is OS\_CRITICAL\_METHOD #3.

OS\_CRITICAL\_METHOD #3 implements OS\_ENTER\_CRITICAL() by writing a function that will save the status register of the CPU in a variable. OS\_EXIT\_CRITICAL() invokes another function to restore the status register from the variable. In the book, Mr. Labrosse recommends that you call the functions expected in OS\_ENTER\_CRITICAL() and OS\_EXIT\_CRITICAL(): OS\_CPU\_SR\_Save() and OS\_CPU\_SR\_Restore(), respectively. The code for these two functions is declared in OS\_CPU\_A.S (described later).

### Listing 3-3, OS\_CPU.H, OS\_ENTER\_CRITICAL() and OS\_EXIT\_CRITICAL()

```
#define OS_CRITICAL_METHOD 3

#define OS_ENTER_CRITICAL() {cpu_sr = OS_CPU_SR_Save();}
#define OS_EXIT_CRITICAL() {OS_CPU_SR_Restore(cpu_sr);}
```

Note that if your application code uses these macros, you MUST allocate a local variable called 'cpu\_sr' and initialize it to 0, as shown below:

```
OS_CPU_SR cpu_sr = 0;
```

# 3.02.04 OS\_CPU.H, Stack growth

The stacks on the ARM Cortex-M3 grows from high memory to low memory and thus, OS\_STK\_GROWTH is set to 1 to indicate this to  $\mu C/OS-II$ .

### Listing 3-4, OS\_CPU.H, Stack Growth

```
#define OS STK GROWTH 1
```

# 3.02.05 OS\_CPU.H, Task Level Context Switch

Task level context switches are performed when  $\mu\text{C}/\text{OS-II}$  invokes the macro <code>OS\_TASK\_SW()</code>. Because context switching is processor specific, <code>OS\_TASK\_SW()</code> needs to execute an assembly language function. In this case, <code>OSCtxSw()</code> which is declared in <code>OS\_CPU\_A.ASM</code> (described later).

### Listing 3-5, OS\_CPU.H, Task Level Context Switch

```
#define OS_TASK_SW()
```

# 3.02.06 OS\_CPU.H, Function Prototypes

The prototypes in Listing 3-6 are for the functions used to disable and re-enable interrupts using OS\_CRITICAL\_METHOD #3 and are described later. You should note that these prototypes are prefixed with the special keyword \_\_arm. This is an IAR keyword that indicates that these functions will run in ARM mode and thus, when called, the compiler will generate the appropriate instructions.

### **Listing 3-6, OS\_CPU.H, Function Prototypes**

```
#if OS_CRITICAL_METHOD == 3
OS_CPU_SR OS_CPU_SR_Save(void);
void OS_CPU_SR_Restore(OS_CPU_SR cpu_sr);
#endif
```

As of V2.77, the prototypes for OSCtxSw(), OSIntCtxSw() and OSStartHighRdy() need to be placed in  $OS\_CPU.H.$  In fact, it makes sense to do this since these are all port specific files.

### Listing 3-7, OS CPU.H, Function Prototypes

```
void          OSCtxSw(void);
void          OSIntCtxSw(void);
void          OSStartHighRdy(void);
void          OSPendSV(void);
```

# 3.03 OS CPU C.C

A µC/OS-II port requires that you write ten fairly simple C functions:

```
OSInitHookBegin()
OSInitHookEnd()
OSTaskCreateHook()
OSTaskDelHook()
OSTaskIdleHook()
OSTaskStatHook()
OSTaskStatHook()
OSTaskStkInit()
OSTaskSwHook()
OSTCBInitHook()
```

Typically,  $\mu$ C/OS-II only requires OSTaskStkInit(). The other functions allow you to extend the functionality of the OS with your own functions. The functions that are highlighted will be discussed in this section.

Note that you will also need to set the #define constant OS\_CPU\_HOOKS\_EN to 1 in OS\_CFG.H in order for the compiler to use the functions declared in this file.

# 3.03.01 OS\_CPU\_C.C, OSInitHookBegin()

This function is called by  $\mu C/OS-II$ 's OSInit() at the very beginning of OSInit(). It gives the opportunity to add additional initialization code specific to the port. In this case, we initialize the global variable (global to  $OS\_CPU\_C.C$ ) OSTmrCtr (which is used by the  $OS\_TMR.C$  module (if  $OS\_TMR\_EN$  is set to 1).

### Listing 3-8, OS\_CPU\_C.C, OSInitHookEnd()

```
void OSInitHookBegin (void)
{
#if OS_TMR_EN > 0
          OSTmrCtr = 0;
#endif
}
```

# 3.03.02 OS\_CPU\_C.C, OSTaskCreateHook()

This function is called by  $\mu C/OS-II$ 's OSTaskCreate() or OSTaskCreateExt() when a task is created. OSTaskCreateHook() gives the opportunity to add code specific to the port when a task is created. In our case, we call the initialization function of  $\mu C/OS-View$  (an optional module available for  $\mu C/OS-II$  which performs task profiling at run-time, See <a href="https://www.micrium.com">www.micrium.com</a> for details).

Note that for  $OSView\_TaskCreateHook()$  to be called, the target resident code for  $\mu C/OS$ -View must be included as part of your build. In this case, you need to add a  $\#define\ OS\_VIEW\_MODULE\ 1$  in  $OS\_CFG.H$  of your application.

Note that if  $OS_{VIEW\_MODULE}$  is 0, we simply tell the compiler that ptcb is not actually used (i.e. (void)ptcb) and thus avoid a compiler warning.

### Listing 3-9, OS\_CPU\_C.C, OSInitHookEnd()

# 3.03.03 OS\_CPU\_C.C, OSTaskStkInit()

It is typical for ARM compilers (the Cortex-M3 also) to pass the first argument of a function into the R0 register. Recall that a task is declared as shown in listing 3-10.

### Listing 3-10, µC/OS-II Task

```
void MyTask (void *p_arg)
{
    /* Do something with 'p_arg', optional */
    while (1) {
        /* Task body */
    }
}
```

The code in Listing 3-11 initializes the stack frame for the task being created. The task received an optional argument 'p\_arg'. That's why 'p\_arg' is passed in R0 when the task is created. The initial value of most of the CPU registers is not important so, we decided to initialize them to values corresponding to their register number. This makes it convenient when debugging and examining stacks in RAM. The initial values are thus useful when the task is first created but, of course, the register values will most likely change as the task code is executed.

### Listing 3-11, OS\_CPU\_C.C, OSTaskStkInit()

```
OS_STK *OSTaskStkInit (void (*task)(void *pd), void *p_arg, OS_STK *ptos, INT16U opt)
   OS STK *stk;
   (void)opt;
                                   /* 'opt' is not used, prevent warning
   stk
            = ptos;
                                   /* Load stack pointer
                                   /* Registers stacked as if saved on exception
   *(stk) = (INT32U)0x01000000L; /* xPSR
                                   /* Entry Point
   *(--stk) = (INT32U)task;
   *(--stk) = (INT32U)0xFFFFFFFEL; /* R14 (LR)
    *(--stk) = (INT32U)0x12121212L; /* R12
   *(--stk) = (INT32U)0x03030303L; /* R3
   *(--stk) = (INT32U)0x02020202L; /* R2
            = (INT32U)0x01010101L; /* R1
    *(--stk)
    *(--stk) = (INT32U)p_arg;
                                   /* R0 : argument
                                   /* Remaining registers saved on process stack
   *(--stk) = (INT32U)0x10101010L; /* R10
   *(--stk) = (INT32U)0x09090909L; /* R9
   *(--stk) = (INT32U)0x08080808L; /* R8
   *(--stk) = (INT32U)0x07070707L; /* R7
   *(--stk) = (INT32U)0x06060606L; /* R6
   *(--stk) = (INT32U)0x05050505L; /* R5
   *(--stk) = (INT32U)0x04040404L; /* R4
   return (stk);
}
```

Figure 3-2 shows how the stack frame is initialized for each task when it's created.




Figure 3-2, The Stack Frame for each Task for ARM Cortex-M3 port.

When the task is created, the final value of stk is placed in the OS\_TCB of that task by the  $\mu$ C/OS-II function that calls OSTaskStkInit() (i.e. OSTaskCreate() or OSTaskCreateExt()).

# 3.03.04 OS\_CPU\_C.C, OSTaskSwHook()

<code>OSTaskSwHook()</code> is called when a context switch occurs. This function allows the port code to be extended and do things such as measuring the execution time of a task, output a pulse on a port pin when a contact switch occurs, etc. In this case, we call the  $\mu\text{C/OS-View}$  task switch hook called <code>OSView\_TaskSwHook()</code>. This assumes that you have  $\mu\text{C/OS-View}$  as part of your build and that you set <code>OS\_VIEW\_MODULE</code> to 1 in <code>OS\_CFG.H</code>.

### Listing 3-12, OS\_CPU\_C.C, OSTaskSwHook()

# 3.03.05 OS\_CPU\_C.C, OSTimeTickHook()

OSTimeTickHook() also determines whether it's time to update the  $\mu$ C/OS-II timers. This is done by signaling the timer task.

### Listing 3-13, OS\_CPU\_C.C, OSTimeTickHook()

### 3.04 OS CPU A.ASM

A µC/OS-II port requires that you write five fairly simple assembly language functions. These functions are needed because you normally cannot save/restore registers from C functions. The five functions are:

```
OS_CPU_SR_Save()
OS_CPU_SR_Restore()
OSStartHighRdy()
OSCtxSw()
OSIntCtxSw()
```

The ARM Cortex-M3 uses a clever way to perform a context switch. This is done via a special exception handler which needs to be defined (it will be described later). The handler is:

```
OSPendSV()
```

# 3.04.01 OS\_CPU\_A.ASM, OS\_CPU\_SR\_Save()

The code in listing 3-14 implements the saving of the interrupt mask register and then disabling interrupts to implement OS\_CRITICAL\_METHOD #3. This function is invoked by the OS\_ENTER\_CRITICAL() macro.

When this function returns, RO contains the state of the PRIMASK register which contains the global interrupt mask prior to disabling interrupts.

### Listing 3-14, OS\_CPU\_SR\_Save()

```
OS_CPU_SR_Save

MRS R0, PRIMASK ; set prio int mask to mask all (except faults)

CPSID I

DV IP
```

# 3.04.02 OS\_CPU\_A.ASM, OS\_CPU\_SR\_Restore()

The code in the listing below implements the function to restore the interrupt disable mask to its original value prior to calling OS\_ENTER\_CRITICAL() (see previous section). In other words, if interrupts were disabled prior to calling OS\_ENTER\_CRITICAL(), they would be disabled after calling OS\_EXIT\_CRITICAL().

### Listing 3-15, OS\_CPU\_SR\_Restore()

```
OS_CPU_SR_Restore

MSR PRIMASK,R0

BX LR
```

# 3.04.03 OS\_CPU\_A.ASM, OSStartHighRdy()

OSStartHighRdy() is called by OSStart() to start running the highest priority task that was created before calling OSStart(). OSStart() sets OSTCBHighRdy to point to the OS\_TCB of the highest priority task.

### Listing 3-16, OSStartHighRdy()

### OSStartHighRdy

```
R4, =NVIC_SYSPRI2
T<sub>1</sub>DR
                                   ; (1) Set the PendSV exception priority
         R5, =NVIC_PENDSV_PRI
R5, [R4]
LDR
STR
MOV
         R4, #0
                                   ; (2) Set PSP to 0 for initial context switch call
         PSP, R4
MSR
LDR
         R4, __OS_Running
                                 ; (3) OSRunning = TRUE
VOM
         R5, #1
         R5, [R4]
STRB
T<sub>1</sub>DR
         R4, =NVIC_INT_CTRL
                                   ; (4) Trigger the PendSV exception
         R5, =NVIC_PENDSVSET
R5, [R4]
T<sub>1</sub>DR
STR
                                   ; (5) Enable interrupts at processor level
CPSIE
```

- L3-16(1) The ARM Cortex-M3 provides a special mechanism to perform a context switch. Specifically, the ARM Cortex-M3 provides a special exception handler called the PendSV (Pend Service call). The PendSV is basically an interrupt mechanism that is triggered s called by software. It's like a software interrupt except that the interrupt is not taken until interrupts are enabled. This step sets up the PendSV interrupt priority which, is typically set lower than hardware interrupts. Note that the PendSV is set to be un-interruptable so that the PendSV call can perform a context switch atomically.
- Here we setup the SP\_process stack pointer to run the very first task but by the PendSV handler. This is done by setting the SP\_process to 0 to inform the PendSV handler to not save the context of the task (because there is no task to save the context for since it will be the first task to run). It is assumed that OSTCBHighRdy contains the pointer to the OS\_TCB of the task to start.
- L3-16(3) Here we set OSRunning to TRUE to indicate that multitasking will start.
- L3-16(4) We are ready to trigger the PendSV handler which will be starting the first task. The PendSV handler will run only when interrupts are enabled (see next step).
- L3-16(5) Once interrupts are enabled the ARM Cortex-M3 processor will branch to the PendSV handler (described later).

# 3.04.04 OS\_CPU\_A.ASM, OSCtxSw()

When a task gives up control of the CPU, the  $OS\_TASK\_SW()$  macro is invoked (see  $OS\_CPU.H$ ) which is translated to a call to OSCtxSw(). Normally, OSCtxSw() performs a task level context switch but, on the ARM Cortex-M3, all context switching is deferred to the PendSV handler. OSCtxSw() thus simply triggers the PendSV handler and returns to the caller. The PendSV handler does not execute immediately because  $OS\_TASK\_SW()$  (and thus OSCtxSw()) is invoked with interrupts disabled. The PendSV handler will only execute when interrupts are re-enabled.

OS\_TASK\_SW() is always called from OS\_Sched() (see OS\_CORE.C). The current version of OS\_Sched() is shown in Listing 3-17.

### Listing 3-17, OS\_Sched()

```
void OS_Sched (void)
#if OS_CRITICAL_METHOD == 3
    OS_CPU_SR cpu_sr = 0;
#endif
    OS_ENTER_CRITICAL();
    if (OSIntNesting == 0) {
        if (OSLockNesting == 0) {
                                                                  Trigger
            OS SchedNew();
                                                                    the
            if (OSPrioHighRdy != OSPrioCur) {
                OSTCBHighRdy = OSTCBPrioTbl[OSPrioHighRdy];
                                                                 PendSV
#if OS_TASK_PROFILE_EN > 0
                                                                  handler
                OSTCBHighRdy->OSTCBCtxSwCtr++;
#endif
                OSCtxSwCtr++;
                OS_TASK_SW();
                                                          PendSV
                                                          handler
                                                  will run when interrupts
    OS_EXIT_CRITICAL();
                                                      are re-enabled
```

The code for OSCtxSw() is shown in Listing 3-18. Again, all we do here is trigger the PendSV handler. Note that  $OS\_Sched()$  sets OSTCBHighRdy to point to the  $OS\_TCB$  of the task we wish to switch to.

### Listing 3-18, OSCtxSw()

```
OSCtxSw

LDR R4, =NVIC_INT_CTRL ; trigger the PendSV exception
LDR R5, =NVIC_PENDSVSET
STR R5, [R4]
BX LR
```

# 3.04.05 OS\_CPU\_A.ASM, OSIntCtxSw()

When an ISR completes, OSIntExit() is called to determine whether a more important task than the interrupted task needs to execute. If that's the case, OSIntExit() determines which task to run next and calls OSIntCtxSw(). However, unlike other  $\mu C/OS-II$  ports where OSIntCtxSw() actually performs the context switch, OSIntCtxSw() for the ARM Cortex-M3 simply triggers the PendSV handler and returns as shown in Listing 3-19.

### Listing 3-19, OSIntCtxSw()

```
OSCtxSw

LDR R4, =NVIC_INT_CTRL ; trigger the PendSV exception
LDR R5, =NVIC_PENDSVSET
STR R5, [R4]
BX LR
```

# 3.04.06 OS\_CPU\_A.ASM, OSPendSV()


ospendsv() is the Pendsv handler which handles all context switching for µC/OS-II. This is a recommended method for performing context switches with the ARM Cortex-M3. This is because the ARM Corrtex-M3 auto-saves half of the processor context on any exception, and restores those same registers upon return from exception. The Pendsv handler thus only needs to save R4-R11 and fix up the stack pointers. Using the Pendsv exception this way means that context saving and restoring uses an identical method whether it's initiated from a task or occurs due to an interrupt or exception.

Note that you must place a pointer to OSPendSV() in the exception vector table at vector location 14 (based of the vector table + 4 \* 14 or, offset 56).

The pseudo-code for the PendSV handler is:

### Listing 3-20, OSPendSV()

```
OSPendSV:
       if (PSP != NULL) {
                                                           (1)
                                                   (2)
              Save R4-R11 onto task stack;
              OSTCBCur->OSTCBStkPtr = SP;
                                                           (3)
       OSTaskSwHook();
                                                           (4)
                                                           (5)
       OSPrioCur = OSPrioHighRdy;
       OSTCBCur = OSTCBHighRdy;
                                                           (6)
                = OSTCBHighRdy->OSTCBStkPtr;
                                                           (7)
       Restore R4-R11 from new task stack;
                                                   (8)
       Return from exception;
                                                           (9)
```



The actual code for the OSPendSV() handler is shown in Listing 3-21. Note that the reference numbers in the comments correspond to the same elements in the pseudo-code of Listing 3-20.

Figure 3-3 shows the context switch graphically (again with the corresponding references).

You should note that the PendSV handler is non-preemptable and non-interruptable to ensure that the context switch is performed atomically. If an interrupt occurs while we perform the context switch, it will be serviced once the new task is restored.

### Listing 3-21, OSPendSV()

```
OSPendSV
                                             ; (0) CPU saved xPSR, PC, LR, R12, R0-R3
         MRS
                  RO, PSP
                                             ; (1) PSP is process stack pointer
                  R0, OSPendSV_nosave
         CBZ
                                                   skip register save the first time
                  R0, R0, #0x20
R0, {R4-R11}
         SUB
                                             ; (2) save remaining regs r4-11 on process stack
         STM
                 R4, __OS_TCBCur
R4, [R4]
R0, [R4]
                                             ; (3) OSTCBCur->OSTCBStkPtr = SP;
         LDR
         LDR
         STR
                                             ; R0 is SP of process being switched out
OSPendSV_nosave
         PUSH
                  {R14}
                                             ; (4) OSTaskSwHook();
         LDR
                  RO, __OS_TaskSwHook
         BLX
                  R0
         POP
                  {R14}
                  R4, __OS_PrioCur
R5, __OS_PrioHighRdy
R6, [R5]
R6, [R4]
         LDR
                                             ; (5) OSPrioCur = OSPrioHighRdy
         LDR
         LDRB
         STRB
                 R4, __OS_TCBCur
R6, __OS_TCBHighRdy
R6, [R6]
         LDR
                                             ; (6) OSTCBCur = OSTCBHighRdy;
         LDR
         LDR
         STR
                  R6, [R4]
                  R0, [R6]
                                             ; (7) R0 is new task SP
         LDR
                                                   SP = OSTCBHighRdy->OSTCBStkPtr;
                  R0, {R4-R11}
R0, R0, #0x20
         LDM
                                             ; (8) restore R4-R11 from new task stack
         ADD
         MSR
                  PSP, RO
                                                    load PSP with new task SP
         ORR
                  LR, LR, \#0x04
                                                    ensure exception return uses process stack
         BX
                  LR
                                             ; (9) exception return
```




Figure 3-3, ARM Cortex-M3 Context Switch.

# 3.05 OS\_DBG.C

 $OS_DBG.C$  is a file that has been added in V2.62 to provide Kernel Aware debugger to extract information about  $\mu C/OS-II$  and its configuration. Specifically,  $OS_DBG.C$  contains a number of constants that are placed in ROM (code space) which the debugger can read and display. Because you may not be using a debugger that needs that file, you may omit it in your build.

For IAR's C-Spy debugger, Micriµm has introduced a Windows-based 'Plug-In' module that makes use of this file and thus needs to be included if you use C-Spy.

# 4.00 Exception Vector Table

The ARM Cortex-M3 contains an exception vector table (also called the interrupt vector table) starting at address  $0 \times 00000000$ . The table can contain up to 256 entries (can be up to 1 Kbytes since each entry is a 32-bit pointer). Each entry in the table is a pointer to the corresponding exception or interrupt handler.

The instruction placed in this table is generally a branch instruction with a signed 26-bit destination address. In other words, the ARM can branch to an address that is roughly  $\pm - 0 \times 0200000$  from the vector location. The code that you branch to has to determine the interrupt source because there is only one address for all devices that can interrupt the ARM.

The exception vector table for the ARM Cortex-M3 is shown in table 4-1:

Position	Exception / Interrupt	Priority	Vector Address
0		-	0x0000000
1	Reset	-3 (highest)	0x0000004
2	Non-maskable Interrupt	-2	0x00000008
3	Hard Fault	-1	0x000000C
4	Memory Management	settable	0x0000010
5	Bus Fault	Settable	0x0000014
6	Usage Fault	Settable	0x0000018
7	Reserved	-	0x000001C
8	Reserved	-	0x0000020
9	Reserved	-	0x00000024
10	Reserved	-	0x00000028
11	SVCall	Settable	0x000002C
12	Debug Monitor	Settable	0x0000030
13	Reserved	-	0x0000034
14	PendSV	Settable	0x0000038
15	SysTick	Settable	0x000003C
16	INTSIR[239]	Settable	0x0000040
17	INTISR[238]	Settable	0x0000044
:	:	Settable	:
:	:	Settable	:
255	INTISR[0]	Settable	0x000003FC

Table 4-1, ARM Cortex-M3 Exception Vector Table

µC/OS-II uses the PendSV handler for context switching and the SysTick handler to process system ticks (i.e. clock ticks).

The PendSV handler is configured by OSStartHighRdy() to be un-interruptable so that the PendSV handler can execute atomically.

The ARM Cortex-M3 has a built-in timer which was designed specifically for RTOS use. The timer can be configured to run at just about any tick rate. The application's BSP should set this timer to OS\_TICKS\_PER\_SEC.

Note that it's up to the application code to setup the Exception Vector Table. To help you with this task, we created a file called APP\_VECT.C that you can edit for each project.

# μC/OS-II for the ARM Cortex-M3 Processors

# 4.01 Exception / Interrupt Handling Sequence

When the CPU incokes and exception or interrupt handler, the CPU automatically pushes the xPSR, PC, LR, R12 and R0-R3 registers onto the SP\_process stack.

The CPU then reads the vector table to extract the address of the exception/interrupt handler and updates the PC with this address. The old PC is placed in the LR to allow us to return to the original code. The CPU then switches to use the SP\_main stack pointer.

### 4.02 Interrupt Controllers

The ARM Cortex-M3 also comes with an integrated Nestable Vectored Interrupt Controller (NVIC).

# 4.03 Interrupt Service Routines

Interrupt Service Routines (ISRs) that need to use  $\mu C/OS-II$  services should be written as shown in Listing 4-1 for the ARM Cortex-M3.

### Listing 4-1, Interrupt Service Routines using µC/OS-II services.

You should note that you MUST disable interrupts in order to increment <code>OSIntNesting</code> to ensure that the operation is performed atomically. We do this by calling the <code>OS\_ENTER\_CRITICAL()</code> and <code>OS\_EXIT\_CRITICAL()</code> macros.

It's possible that some ISRs don't need to signal a task. In those cases, your ISRs would not need to increment OSIntNesting nor call OSIntExit().

# 5.00 Application Code

Your application code can make use of the port presented in this application note as described in this section. Figure 5-1 shows a block diagram of the relationship between your application,  $\mu$ C/OS-II, the  $\mu$ C/OS-II port, the BSP (Board Support Package), the ARM Cortex-M3 CPU and the target hardware.




Figure 5-1, Relationship between modules.

# 5.01 APP.C, APP.H and APP\_CFG.H

For sake of discussion, your application is placed in files called APP.C, APP.H and APP\_CFG.H. Of course, your application (i.e. product) can contain many more files.

APP.C would be where you would place main() but, of course, you can place main() anywhere you want.

APP\_VECT.C contains the exception / interrupt vector table for the application. You can edit this file to add your own interrupt handlers (or at least pointers to them). At vector 14, the vector table needs to point to OSPendSV() (see OS\_CPU\_A.ASM) and at vector 15, the vector table need to point to Tmr\_TickISR\_Handler() (see BSP.C).

APP\_CFG.H contains #define constants to configure the application. We placed task stack sizes task priorities and other #defines in this file. This allows you to find task priorities and sizes in one place.

APP.C is a standard test file for  $\mu$ C/OS-II examples. The two important functions are main() (listing 5-1) and AppStartTask() (listing 5-2).

### Listing 6-1, main()

```
void main (void)
#if OS TASK NAME SIZE > 13
    INT8U err;
#endif
    BSP_IntDisAll();
                                                                        (1)
    OSInit();
                                                                        (2)
    OSTaskCreateExt(AppStartTask,
                                                                        (3)
                    (OS_STK *)&AppStartTaskStk[APP_TASK_START_STK_SIZE-1],
                    APP_TASK_START_PRIO,
                    APP_TASK_START_PRIO,
                    (OS_STK *)&AppStartTaskStk[0],
                    APP_TASK_START_STK_SIZE,
                    (void *)0,
                    OS_TASK_OPT_STK_CHK | OS_TASK_OPT_STK_CLR);
#if OS_TASK_NAME_SIZE > 11
    OSTaskNameSet(APP_TASK_START_PRIO, "Start Task", &err);
                                                                        (4)
#endif
    OSStart();
                                                                        (5)
```

- L5-1(1) We need to disable interrupts to ensure we do not get interrupted until we complete the initialization sequence.
- L5-1(2) As with all  $\mu$ C/OS-II based applications, you need to initialize  $\mu$ C/OS-II by calling OSInit().
- L5-1(3) You need to create at least one task. In this case, we created the task using the extended task create call. This allow μC/OS-II to have more information about your task. Specifically, with the IAR toolchain, the extra information allows the C-Spy debugger to display stack usage information when you use the μC/OS-II Kernel Awareness Plug-In.
- L5-1(4) We can now give names to tasks and those can be displayed by Kernel Aware debuggers such as IAR's C-Spy.
- L5-1(6) In order to start multitasking, you need to call <code>OSStart()</code>. Note that <code>OSStart()</code> will not return from this call.

### Listing 5-2, AppStartTask()

```
static void AppStartTask (void *p_arg)
    (void)p_arg;
    BSP_Init();
                                                      (1)
#if OS_TASK_STAT_EN > 0
    OSStatInit();
                                                      (2)
#endif
#if OS_VIEW_MODULE > 0
    OSView_Init(38400);
                                                      (3)
    OSView_TerminalRxSetCallback(AppTerminalRx);
#endif
    AppTaskCreate();
                                                      (4)
    while (TRUE) {
        /* Do something 'useful' in this task */
                                                      (5)
        LED_Toggle(1);
                                                      (6)
        OSTimeDly(OS_TICKS_PER_SEC / 20);
```

- L5-2(1) If you decided to implement a BSP (see section 6, Board Support Package) for your target board, you would initialize it here.
- L5-2(2) If you enabled the statistic task by setting OS\_TASK\_STAT\_EN in OS\_CFG.H to 1) then, you need to call it here. Please note that you need to make sure that you initialized and enabled the \( \mu C/OS-II \) clock tick because \( OSStatInit() \) assumes the presence of clock ticks. In other words, if the tick ISR is not active when you call \( OSStatInit() \), your application will end up in \( \mu C/OS-II' \)s idle task and not be able to run any other tasks.
- L5-2(3) If you purchase µC/OS-View (a product available from Micriµm) you would be able to initialize it here. Note that for this to happen, you need to also include the µC/OS-View target resident files in your build.
- L5-2(4) At this point, you can create additional tasks. We decided to place all our task initialization in one function called AppTaskCreate() but, you are certainly welcome to use a different technique.
- L5-2(5) You can now perform whatever additional function you want for this task.
- L5-2(6) We decided to toggle an LED at a rate of 20 Hz (LED will blink at 10 Hz) when this task is running (see section 6, Board Support Package).

# 5.02 INCLUDES.H

INCLUDES.H is a master include file and is found at the top of all .C files. INCLUDES.H allows every .C file in your project to be written without concern about which header file is actually needed. The only drawbacks to having a master include file are that INCLUDES.H may include header files that are not pertinent to the actual .C file being compiled and the compilation process may take longer. These inconveniences are offset by code portability. You can edit INCLUDES.H to add your own header files, but your header files should be added at the end of the list.

# 6.00 BSP (Board Support Package)

It is often convenient to create a Board Support Package (BSP) for your target hardware. A BSP could allow you to encapsulate the following functionality:

Timer initialization
ISR Handlers
LED control functions
Reading switches
Setting up the interrupt controller
Setting up communication channels
Etc.

A Micrium BSP consist of at least 2 files: BSP.C and BSP.H.

Each BSP should contain a BSP initialization function. We called ours  $BSP_{\tt Init()}$  and should be called by your application code.

# 6.01 BSP (Board Support Package) – LED Management

A number of evaluation boards are equipped with LEDs, we decided to create LED control functions as follows:

```
void LED_Init(void);
void LED_On(CPU_INT08U led_id);
void LED_Off(CPU_INT08U led_id);
void LED_Toggle(CPU_INT08U led_id);
```

In this case, LEDs are referenced 'logically' instead of physically. When you write the BSP, you determine which LED is LED #1, which is LED #2, etc. When you want to turn on LED #1, you simply call LED\_On(1). If you want to toggle LED #2, you simply call LED\_Toggle(2). In fact, you can (and should) associate names to your LEDs using #defines. You could thus specify LED Off(LED PM).

# 6.02 BSP (Board Support Package) – Clock Tick

We decided to encapsulate the  $\mu$ C/OS-II clock tick handler in the BSP to be consistent with other  $\mu$ C/OS-II port. For the ARM Cortex-M3, the clock tick handler could have been part of the  $\mu$ C/OS-II port because all ARM Cortex-M3 implementations will contain the SysTick. The clock tick ISR handler is thus found in BSP.C and is called Tmr\_TickISR\_Handler(). An example of the clock tick handler is shown in Listing 6-1. You will notice that there is no need to write any ISR code in assembly language on the ARM Cortex-M3, an ISR is another C function.

### Listing 6-1, Tmr\_TickISR\_Handler()

# 7.00 Conclusion

This application note presented a 'generic' port ARM Cortex-M3 processors. The port should be easily adapted to different compilers (the code itself should be identical). Of course, if you use  $\mu\text{C/OS-II}$  and use the port on actual hardware, you will need to initialize and properly handle hardware interrupts.


# Licensing

If you intend to use  $\mu\text{C/OS-II}$  in a commercial product, remember that you need to contact **Micriµm** to properly license its use in your product. The use of  $\mu\text{C/OS-II}$  in commercial applications is **NOT-FREE**. Your honesty is greatly appreciated.

### References

MicroC/OS-II, The Real-Time Kernel, 2<sup>nd</sup> Edition

Jean J. Labrosse CMP Books, 2002 ISBN 1-5782-0103-9



### **Contacts**

### CMP Books, Inc.

1601 W. 23rd St., Suite 200 Lawrence, KS 66046-9950 USA

+1 785 841 1631 +1 785 841 2624 (FAX)

WEB: <a href="http://www.rdbooks.com">http://www.rdbooks.com</a>
e-mail: <a href="mailto:rdorders@rdbooks.com">rdorders@rdbooks.com</a>

### IAR Systems, Inc.

Century Plaza 1065 E. Hillsdale Blvd Foster City, CA 94404 USA

+1 650 287 4250 +1 650 287 4253 (FAX) WEB: <a href="http://www.IAR.com">http://www.IAR.com</a> e-mail: <a href="info@IAR.com">info@IAR.com</a>

### **Luminary Micro**

2499 South Captial of Texas Highway, Suite A-100 Austin, TX 78746 USA

+1 512 279 8800

+1 512 279 8879 (FAX)

e-mail: <u>Sales@LuminaryMicro.com</u>
WEB: http://www.LuminaryMicro.com

### Micrium

949 Crestview Circle Weston, FL 33327 USA

+1 954 217 2036 +1 954 217 2037 (FAX)

e-mail: <u>Licensing@Micrium.com</u>

WEB: www.Micrium.com

Notes

### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labse®, Bluegiga®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701