


M4i.22xx-x8 - 8 bit Digitizer up to 5 GS/s

- 5 GS/s on one channel
- 2.5 GS/s on two channels
- 1.25 GS/s on four channels
- up to 1.5 GHz bandwidth
- Ultra Fast PCI Express x8 Gen 2 interface
- Simultaneously sampling on all channels
- 4 input ranges: ±200 mV up to ±2.5 V
- Low voltage input range option ±40 mV up to ±500 mV
- Programmable input offset of ±200%
- 4 GSample on-board memory
- Window, re-arm, OR/AND trigger
- Synchronization of up to 8 cards per system
- Features: Single-Shot, Streaming, Multiple Recording, Gated Sampling, ABA, Timestamps and optional Average and Statistics
- Direct data transfer to CUDA GPU using SCAPP option



FPGA Options:

- Block Average up to 128k
- Block Statistics/Peak Detect





- PCle x8 Gen 2 Interface
- Works with x8/x16 PCle slots
- Sustained streaming mode more than 3.4 GB/s*



Operating Systems

- Windows 7 (SP1), 8, 10, 11
 Server 2008 R2 and newer
- Linux Kernel 3.x, 4.x, 5.x, 6.x
- Windows/Linux 32 and 64 bit

Marial Daniel Sille Balance Code

Programming Languages

- C, C++, C#, Python
- Julia, Java, VB.NET, Delphi
- IVI

Supported Software

- SBench 6
- MATLAB
- LabVIEW

| Model | banawiam | i channei | 2 channels | 4 channels |
|-------------|----------|-----------|------------|------------|
| M4i.2234-x8 | 1.5 GHz | 5 GS/s | 2.5 GS/s | 1.25 GS/s |
| M4i.2233-x8 | 1.5 GHz | 5 GS/s | 2.5 GS/s | |
| M4i.2230-x8 | 1.5 GHz | 5 GS/s | | |
| M4i.2221-x8 | 1.5 GHz | 2.5 GS/s | 2.5 GS/s | |
| M4i.2223-x8 | 1.5 GHz | 2.5 GS/s | 1.25 GS/s | |
| M4i.2220-x8 | 1.5 GHz | 2.5 GS/s | | |
| M4i.2212-x8 | 500 MHz | 1.25 GS/s | 1.25 GS/s | 1.25 GS/s |
| M4i.2211-x8 | 500 MHz | 1.25 GS/s | 1.25 GS/s | |
| M4i.2210-x8 | 500 MHz | 1.25 GS/s | | |

General Information

The M4i.22xx-x8 series digitizers deliver the highest performance in both speed and resolution. The series includes PCle cards with either one, two or four synchronous channels. The ADCs can sample at rates from 1.25 GS/s up to 5 GS/s with a maximum bandwidth of up to 1.5 GHz.

The digitizers feature a PCI Express x8 Gen 2 interface that offers outstanding data streaming performance. The interface and Spectrums optimized drivers enable data transfer rates in excess of 3.4 GB/s** so that signals can be acquired, stored and analyzed at the fastest speeds. The cards are still software compatible with the drivers from earlier Spectrum digitizers starting with M2i series.

^{*}Throughput measured with a motherboard chipset supporting a TLP size of 256 bytes.

Software Support

Windows drivers

The cards are delivered with drivers for Windows 7, Windows 8, Windows 10 and Windows 11 (32 bit and 64 bit). Programming examples for Visual C++, C++ Builder, Delphi, Visual Basic, VB.NET, C#, Julia, Python, Java and IVI are included.


Linux Drivers



All cards are delivered with full Linux support. Pre compiled kernel modules are included for the most common distributions like Fedora, Suse, Ubuntu LTS or Debian. The Linux support includes SMP systems, 32 bit and 64 bit systems, versatile programming examples for GNU C++,

Python and Julia, as well as the possibility to get the kernel driver sources for your own compilation.

SBench 6



A base license of SBench 6, the easy-to-use graphical operating software for Spectrum cards, is included in the delivery. The base license makes it is possible to test the card, display acquired data and make some basic measurements. It's a valuable tool for checking the card's performance and assisting with the unit's initial

setup. The cards also come with a demo license for the SBench 6 professional version. This license gives the user the opportunity to test the additional features of the professional version with their hardware. The professional version contains several advanced measurement functions, such as FFTs and X/Y display, import and export utilities as well as support for all acquisition modes including data streaming. Data streaming allows the cards to continuously acquire data and transfer it directly to the PC RAM or hard disk. SBench 6 has been optimized to handle data files of several GBytes. SBench 6 runs under Windows as well as Linux (KDE, GNOME and Unity) operating systems. A test version of SBench 6 can be downloaded directly over the internet and can run the professional version in a simulation mode without any hardware installed. Existing customers can also request a demo license for the professional version from Spectrum. More details on SBench 6 can be found in the SBench 6 data sheet.

Third-party products

Spectrum supports the most popular third-party software products such as LabVIEW or MATLAB. All drivers come with detailed documentation and working examples are included in the delivery.

SCAPP - CUDA GPU based data processing



For applications requiring high performance signal and data processing Spectrum offers SCAPP (Spectrum's CUDA Access for Parallel Processing). The SCAPP SDK allows a direct link between Spectrum digitizers, AWGs, DDS or Digital Data Ac-

quisition Cards and CUDA based GPU cards. Once in the GPU users can harness the processing power of the GPU's multiple (up to 10000) processing cores and large (up to 48 GB) memories. SCAPP uses an RDMA (Linux only) process to send data at the full PCle transfer speed to and from the GPU card. The SDK includes a set of examples for interaction between the Spectrum card and the GPU card and another set of CUDA parallel processing examples

with easy building blocks for basic functions like filtering, averaging, data de-multiplexing, data conversion or FFT. All the software is based on C/C++ and can easily be implemented, expanded and modified with normal programming skills.

Hardware features and options

PCI Express x8



The M4i series cards use a PCI Express x8 Gen 2 connection. They can be used in PCI Express x8 and x16 slots with Gen 1, Gen 2, Gen 3 or Gen4. The maximum sustained data transfer rate is more than

3.3 GByte/s (read direction) or 2.8 GByte/s (write direction) per slot. Server motherboards often recognize PCI Express x1, x2 or x4 connections in x8 or x16 slots. These slots can also be used with the M4i series cards but with reduced data transfer rates.


Connections

The cards are equipped with SMA connectors for the analog signals as well as for the external trigger and clock input. In addition, there are five MMCX connectors that are used for an additional trigger input, a clock output and three multi-function I/O connectors. These multi-function connectors can be individually programmed to perform different functions:



- Trigger output
- Status output (armed, triggered, ready, ...)
- Synchronous digital lines, being stored inside the analog data samples (Digitizer and AWG)
- Asynchronous I/O lines

Input Amplifier



The analog inputs can be adapted to real world signals using a wide variety of settings that are individual for each channel. By using software commands one can select a matching input

range and the signal offset can be compensated by programmable AC coupling or offset shifting.


Software selectable lowpass filter

Each analog channel contains a software selectable low-pass filter to limit the input bandwidth. Reducing the analog input bandwidth results in a lower total noise and can be useful especially with low voltage input signals.

Automatic on-board calibration

Every channel of each card is calibrated in the factory before the board is shipped. However, to compensate for environmental variations like PC power supply, temperature and aging the software driver includes routines for automatic offset and gain calibration. This calibration is performed on all input ranges of the "Buffered" path and uses a high precision onboard calibration reference.


Digital inputs



This option acquires additional synchronous digital channels phasestable with the analog data. As standard a maximum of 3 addition-

al digital inputs are available on the front plate of the card using the multi-purpose I/O lines. An additional option offers 8 more digital channels.

Ring buffer mode



The ring buffer mode is the standard mode of all oscilloscope instruments. Digitized data is continuously written into a ring memory until a

trigger event is detected. After the trigger, post-trigger samples are recorded and pre-trigger samples can also be stored. The number of pre-trigger samples available simply equals the total ring memory size minus the number of post trigger samples.

FIFO mode

The FIFO or streaming mode is designed for continuous data transfer between the digitizer card and the PC memory. When mounted in a PCI Express x8 Gen 2 interface read streaming speeds of up to 3.4 GByte/s are possible. The control of the data stream is done automatically by the driver on interrupt request basis. The complete installed onboard memory is used to buffer the data, making the continuous streaming process extremely reliable.


Channel trigger

The digitizers offer a wide variety of trigger modes. These include a standard triggering mode based on a signals level and slope, like that found in most oscilloscopes. It is also possible to define a window mode, with two trigger levels, that enables triggering when signals enter or exit the window. Each input has its own trigger circuit which can be used to setup conditional triggers based on logical AND/OR patterns. All trigger modes can be combined with a re-arming mode for accurate trigger recognition even on noisy signals.

External trigger input

All boards can be triggered using up to two external analog or digital signals. One external trigger input has two analog comparators that can define an edge or window trigger, a hysteresis trigger or a rearm trigger. The other input has one comparator that can be used for standard edge and level triggers.


Multiple Recording



The Multiple Recording mode allows the recording of several trigger events with an extremely short re-arming time. The hardware doesn't need to be restarted in be-

tween. The on-board memory is divided in several segments of the same size. Each of them is filled with data if a trigger event occurs. Pre- and posttrigger of the segments can be programmed. The number of acquired segments is only limited by the used memory and is unlimited when using FIFO mode.


Gated Sampling



The Gated Sampling mode allows data recording controlled by an external gate signal. Data is only recorded if the gate signal has a programmed level. In addition a pre-area before start

of the gate signal as well as a post area after end of the gate signal can be acquired. The number of gate segments is only limited by the used memory and is unlimited when using FIFO mode.


ABA mode



The ABA mode combines slow continuous data recording with fast acquisition on trigger events. The ABA mode works like a slow data logger combined with a fast digitizer. The exact

position of the trigger events is stored as timestamps in an extra memory.


Timestamp



The timestamp function writes the time positions of the trigger events in an extra memory. The timestamps are relative to the start of recording, a defined zero time, ex-

ternally synchronized to a radio clock, an IRIG-B a GPS receiver. Using the external synchronization gives a precise time relation for acquisitions of systems on different locations.

Firmware Option Block Average




The Block Average Module improves the fidelity of noisy repetitive signals. Multiple repetitive acquisitions with very small dead-time are accumulated and averaged. Random noise is reduced by the averaging process improving

the visibility of the repetitive signal. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

Firmware Option Block Statistics (Peak Detect)



The Block Statistics and Peak Detect Module implements a widely used data analysis and reduction technology in hardware. Each block is scanned for minimum and maximum peak and a summary including minimum, maximum, aver-


age, timestamps and position information is stored in memory. The complete averaging process is done inside the FPGA of the digitizer generating no CPU load at all. The amount of data is greatly decreased as well as the needed transfer bandwidth is heavily reduced.

Please see separate data sheet for details on the firmware option.

External clock input and output

Using a dedicated connector a sampling clock can be fed in from an external system. Additionally it's also possible to output the internally used sampling clock on a separate connector to synchronize external equipment to this clock.

Reference clock



The option to use a precise external reference clock (normally 10 MHz) is necessary to synchronize the instrument for high-quality

measurements with external equipment (like a signal source). It's also possible to enhance the quality of the sampling clock in this

way. The driver automatically generates the requested sampling clock from the fed in reference clock.

Star-Hub



The Star-Hub is an additional module allowing the phase stable synchronization of up to 8 boards of a kind in one system. Independent of the number of boards there is no phase delay between all channels. The Star-Hub distributes trigger and clock information between all boards to ensure all connected boards are running with the same clock and trigger. All trigger

sources can be combined with a logical OR allowing all channels of all cards to be the trigger source at the same time.


External Amplifiers



For the acquisition of extremely small voltage levels with a high bandwidth a series of external amplifiers is available. Each of the one channel amplifiers is working with a fixed input impedance and allowsdepending on the bandwidth to select different amplification levels between x10 (20 dB) up to x1000 (60 dB). Us-

ing the external amplifiers of the SPA series voltage levels in the uV and mV area can be acquired.

Firmware Option Digital Pulse Generator



The digital pulse generator option adds 4 internal independent digital pulse generators with programmable duty cycle, output frequency, delay and number of loops.

These digital pulse generators can be triggered by software, hardware trigger or can trig-

ger each other allowing to form complex pulse schemes to drive external equipment or experiments. The digital pulse generators can be output on the existing multi-XIO lines (X0, X1, ...) or can be used to trigger other pulse generators internally. Time resolution of the pulse generator depends on the cards type and the selected sampling rate and can be found in the technical data section.

The pulse generator option is a firmware option and can be later installed on all shipped cards.

Technical Data



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Inputs

| Resolution | | 8 Bit | | | |
|---|---|--------------|----------------|----------------|--------------------------------------|
| Input Type | | Single-ende | d | | |
| ADC Differential non linearity (DNL) | ADC only | ±0.35 LSB | | | |
| ADC Integral non linearity (INL) | ADC only | ±0.9 LSB | | | |
| ADC Bit Error Rate (BER) | sampling rate 1.25 GS/s | 10-16 | | | |
| Channel selection | software programmable | 1, 2, or 4 (| maximum is r | nodel depend | dent) |
| Analog Input impedance | fixed | 50 Ω | | | |
| Input Ranges (standard ranges) | software programmable | ±200 mV, ± | ±500 mV, ±1 | V, ±2.5 V (p | rogrammable input offset at 0%) |
| Input Ranges (Low Voltage Option) | software programmable | ±40 mV, ± | 100 mV, ±20 | 0 mV, ±500 i | mV (programmable input offset at 0%) |
| Programmable Input Offset | software programmable | ±200% of i | nput range (c | ıllowing bi-po | plar ranges to become uni-polar) |
| Input Coupling | software programmable | AC/DC | | | |
| Max DC voltage if AC coupling active | | ±30 V | | | |
| | | | | | |
| Offset error (full speed) | after warm-up and calibration | <0.5% of re | ange | | |
| Gain error (full speed) | after warm-up and calibration | <1% of rea | ding | | |
| Input offset error (full speed) | after warm-up and calibration | <2.5% of p | rogrammed i | nput offset | |
| Offset temperature drift | after warm-up and calibration | typical 5 pp | om/K of rang | е | |
| Gain temperature drift | after warm-up and calibration | typical 45 p | opm/K of rea | ding | |
| Crosstalk 20 MHz sine signal (standard ranges) | ≥ ±500 mV standard range | < -96 dB (a | ll channel sar | ne input rang | je) |
| Crosstalk 20 MHz sine signal (standard ranges) | = ±200 mV standard range | < -88 dB (a | ll channel sar | ne input rang | je) |
| Crosstalk 100 MHz sine signal (standard ranges) | ≥ ±500 mV standard range | < -78 dB (a | ll channel sar | ne input rang | je) |
| Crosstalk 100 MHz sine signal (standard ranges) | = ±200 mV standard range | < -65 dB (a | ll channel sar | me input rang | je) |
| Over voltage protection (standard ranges) | | ±200 mV | 1 ±500 mV | l ±1 V | 1 ±2.5 V |
| Over vollage projection (standard ranges) | input range max. continuous input power | 22.5 dBm | 27.0 dBm | 27.0 dBm | 27.0 dBm |
| | max. peak input voltage | ±3 V | ±7.5 V | ±15 V | ±30 V |
| | max. peak input voltage | ±5 4 | ±7.5 ¥ | 1 = 12 4 | 1 =30 1 |
| Over voltage protection (low voltage option) | input range | 1 ±40 mV | ±100 mV | 1 ±200 mV | 1 ±500 mV |
| 2 | max. continuous input power | 21.0 dBm | 27.0 dBm | 22.5 dBm | 27.0 dBm |
| | max. peak input voltage | ±2.5 V | ±6.25 V | ±3 V | ±7.5 V |
| | a first framework | | | | |
| | | 1 | I | I | 1 |

Calibration Internal Self-calibration is done on software command and corrects against the on-board

references. Self-calibration should be issued after warm-up time.^

Calibration External External calibration calibrates the on-board references used in self-calibration. All

> calibration constants are stored in non-volatile memory A vearly external calibration is recommended.

Trigger

Available trigger modes Channel Trigger, External, Software, Window, Re-Arm, Or/And, Delay, PXI (M4x only) software programmable

Channel trigger level resolution software programmable

1 engine per channel with two individual levels, 2 external triggers Trigger engines

Trigger edge software programmable Rising edge, falling edge or both edges

software programmable 0 to (8GSamples - 32) = 8589934560 Samples in steps of 32 samples Trigger delay

1.25 GS/s or below Multi, ABA, Gate: re-arming time 80 samples (+ programmed pretrigger) 160 samples (+ programmed pretrigger) 320 samples (+ programmed pretrigger) 2.5 GS/s 5 GS/s

32 up to 8192 Samples in steps of 32 Pretrigger at Multi, ABA, Gate, FIFO software programmable 32 up to 16G samples in steps of 32 (defining pretrigger in standard scope mode) Posttrigger software programmable Memory depth software programmable 64 up to [installed memory / number of active channels] samples in steps of 32

Multiple Recording/ABA segment size software programmable 64 up to [installed memory / 2 / active channels] samples in steps of 32

Trigger accuracy (all sources) 1 sample

Standard, Startreset, external reference clock on XO (e.g. PPS from GPS, IRIG-B) Timestamp modes software programmable

Data format Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start)

RefClock: 24 bit upper counter (increment with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock)

Extra data software programmable none, acquisition of X0/X1/X2 inputs at trigger time, trigger source (for OR trigger)

Size per stamp

External trigger Ext0 Ext1 External trigger impedance software programmable 50 Ω /1 kΩ 1 kΩ AC or DC

External trigger coupling software programmable fixed DC External trigger type Window comparator Single level comparator

External input level $\pm 10 \text{ V } (1 \text{ k}\Omega), \pm 2.5 \text{ V } (50 \Omega),$ +10 V

External trigger sensitivity (minimum required signal swing) 2.5% of full scale range 2.5% of full scale range = 0.5 V

±10 V in steps of 10 mV ±10 V in steps of 10 mV External trigger level software programmable

External trigger maximum voltage +30V +30 V External trigger bandwidth DC 50 Ω

DC to 200 MHz DC to 150 MHz n.a. DC to 200 MHz 1 kΩ

20 kHz to 200 MHz External trigger bandwidth AC 50 Ω n.a.

Minimum external trigger pulse width ≥ 2 samples ≥ 2 samples

Clock

Clock Modes internal PLL, external reference clock, Star-Hub sync (M4i only), PXI Reference Clock (M4x only) software programmable

Internal clock accuracy

Clock setup range standard mode

all clock modes and all cards, single or synchronized by star-hub: maximum sampling clock 5 GS/s or 2.5 GS/s or 1.25 GS/s (depending on type) divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, ... up to 262144 internal clock only, single cards only, digitizerNETBOX with one internal digitizer only: Clock setup range special clock mode

maximum sampling clock 4 GS/s or 2 GS/s or 1 GS/s (depending on type) divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, ... up to 262144

≥ 10 MHz and ≤ 1.25 GHz External reference clock range software programmable

External reference clock input impedance $50~\Omega$ fixed External reference clock input coupling AC coupling

External reference clock input edge Risina edae External reference clock input type Single-ended, sine wave or square wave External reference clock input swina sauare wave 0.3 V peak-peak up to 3.0 V peak-peak

External reference clock input swing 1.0 V peak-peak up to 3.0 V peak-peak sine wave External reference clock input max DC voltage ±30 V (with max 3.0 V difference between low and high level)

External reference clock input duty cycle requirement 45% to 55% divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, ... up to 262144

Clock setup granularity when using reference clock

Internal reference clock output type Single-ended, AC-coupled, LVPECL, 750 mVpp (typical)

Internal reference clock output frequency 2.5 GHz / 64 = 39.0625 MHz Internal clock (standard clock mode only), External reference clock Star-Hub synchronization clock modes software selectable

ABA mode clock divider for slow clock software programmable 16 up to (128k - 16) in steps of 16

Channel to channel skew on one card < 60 ps (typical)

Skew between star-hub synchronized cards < 130 ps (typical, preliminary)

| | M4i.223x / M4x.223x DN2.223-xx DN2.225-xx DN6.225-xx | M4i.222x / M4x.222x DN2.222-xx | M4i.221x / M4x.221x DN2.221-xx DN6.221-xx |
|---|---|-----------------------------------|---|
| ADC Resolution | 8 bit | 8 bit | 8 bit |
| max sampling clock | 5 GS/s | 2.5 GS/s | 1.25 GS/s |
| min sampling clock | 4.768 kS/s | 4.768 kS/s | 4.768 kS/s |
| lower bandwidth limit (DC coupling) | 0 Hz | 0 Hz | 0 Hz |
| lower bandwidth limit (AC coupling) | < 30 kHz | < 30 kHz | < 30 kHz |
| -3 dB bandwidth (no filter active), Standard input ranges | 1.5 GHz | 1.5 GHz | 500 MHz- |

| | M4i.223x / M4x.223x DN2.223-xx DN2.225-xx DN6.225-xx | M4i.222x / M4x.222x DN2.222-xx | M4i.221x / M4x.221x DN2.221-xx DN6.221-xx |
|--|---|-----------------------------------|---|
| -3 dB bandwidth (no filter active), small input ranges, ir40m option installed | 1.2 GHz | 1.2 GHz | 500 MHz- |
| -3 dB bandwidth (BW filter active) | ~400 MHz | ~400 MHz | ~370 MHz |

Block Average Signal Processing Option M4i.22xx/DN2.22x/DN6.22x Series

| | | Firmware ≥ V1.14 (s | since August 2015) | Firmware < V1.14 |
|--|---------------------------|-------------------------------|-----------------------|---------------------------------------|
| Data Mode (resulting sample width) | software programmable | 32 bit mode | 16 bit mode | 32 bit mode only |
| Minimum Waveform Length | | 64 samples | 128 samples | 64 samples |
| Minimum Waveform Stepsize | | 32 samples | 64 samples | 32 samples |
| Maximum Waveform Length | 1 channel active | 64 kSamples | 128 kSamples | 32 kSamples |
| Maximum Waveform Length | 2 channels active | 32 kSamples | 64 kSamples | 16 kSamples |
| Maximum Waveform Length | 4 or more channels active | 16 kSamples | 32 kSamples | 8 kSamples |
| Minimum Number of Averages | | 2 | 2 | 4 |
| Maximum Number of Averages | | 16777216 (16M) | 256 | 16777216 (16M) |
| Data Output Format | fixed | 32 bit signed integer | 16 bit signed integer | 32 bit signed integer |
| Re-Arming Time between waveforms | 1.25 GS/s or below | 80 samples (+ progran | nmed pretrigger) | 80 samples (+ programmed pretrigger) |
| Re-Arming Time between waveforms | 2.5 GS/s | 160 samples (+ progran | nmed pretrigger) | 160 samples (+ programmed pretrigger) |
| Re-Arming Time between waveforms | 5 GS/s | 320 samples (+ progran | nmed pretrigger) | 320 samples (+ programmed pretrigger) |
| Re-Arming Time between end of average to start of next average | | Depending on programmax 50 μs | med segment length, | 80/160/320 samples as above listed |

Block Statistics Signal Processing Option M4i.22xx/DN2.22x Series/DN6.22x Series

Minimum Waveform Length 64 samples 32 samples Minimum Waveform Stepsize

Standard Acquisition Maximum Waveform Length 2 GSamples / channels

Maximum Waveform Length FIFO Acquisition 2 GSamples Data Output Format fixed

32 bytes statistics summary

Statistics Information Set per Waveform Average, Minimum, Maximum, Position Minimum, Position Maximum, Trigger Timestamp

1.25 GS/s or below Re-Arming Time between Segments 80 samples (+ programmed pretrigger) 2.5 GS/s Re-Arming Time between Segments 160 samples (+ programmed pretrigger) Re-Arming Time between Segments 5 GS/s 320 samples (+ programmed pretrigger)

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines three, named X0, X1, X2

Input: available signal types Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock software programmable

Input: impedance $10 \text{ k}\Omega$ to 3.3 VInput: maximum voltage level -0.5 V to +4.0 V

Input: signal levels 3.3 V LVTTL (Low \leq 0.8 V, High \geq 2.0 V)

Input: bandwith

Output: available signal types software programmable Asynchronous Digital-Out, Trigger Output, Run, Arm, PLL Refclock, System Clock

Output: impedance 50 Ω Output: signal levels 3.3 V LVTTL

Output: type $3.3 \ensuremath{\text{V}}$ LVTTL, TTL compatible for high impedance loads Output: drive strength

Capable of driving 50 Ω loads, maximum drive strength ±48 mA

14bit or 16 bit ADC resolution sampling clock Output: update rate

Output: update rate 7 bit or 8 bit ADC resolution

Current sampling clock ≤ 1.25 GS/s : sampling clock Current sampling clock > 1.25 GS/s and ≤ 2.50 GS/s : ½ sampling clock Current sampling clock > 2.50 GS/s and ≤ 5.00 GS/s : ¼ sampling clock

Option M4i.xxxx-PulseGen

Number of internal pulse generators

Number of pulse generator output lines 3 (Existing multi-purpose outputs XO to X2) Time resolution of pulse generator

Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns)

23xx: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (8.0 ns) 66xx: 156.25 MS/s (6.4 ns) 96xx: 156.25 MS/s (6.4 ns)

Programmable output modes Single-shot, multiple repetitions on trigger, gated Programmable trigger sources Software, Card Trigger, Other Pulse Generator, XIO lines.

None, ARM state, RUN state Programmable trigger gate Programmable length (frequency) 2 to 4G samples in steps of 1 (32 bit) Programmable width (duty cycle) 1 to 4G samples in steps of 1 (32 bit) Programmable delay 0 to 4G samples in steps of 1 (32 bit)

0 to 4G samples in steps of 1 (32 bit) with 0 = infinite loops Programmable loops

Output level of digital pulse generators Please see section of multi-purpose I/O lines.

Dynamic Parameters

| | | M4i.223x, M4x.223x and DN2.223-xx, DN2.225-xx and DN6.225-xx, 8 Bit 5 GS/s | | | | | | | | | | | |
|------------------------------|-----------|--|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|--|
| Input Path | | DC or AC coupled, fixed 50 Ohm | | | | | | | | | | | |
| Test signal frequency | | 10 A | ΛHz | | 40 N | ΛHz | 70 N | ΛHz | 240 N | ΛHz | 600 N | ۸Hz | |
| Input Range | ±200 mV | ±500 mV | ±1 V | ±2.5 V | ±200 mV | ±1V | |
| THD (typ) (dB | <-60.2 dB | <-60.3 dB | -<60.3 dB | <-60.3 dB | <-58.9 dB | <-58.2 dB | <-58.8 dB | <-58.0 dB | <-54.0 dB | <-54.0 dB | <-45.0 dB | <-46.3 dB | |
| SNR (typ) (dB) | >44.5 dB | >44.8 dB | >44.8 dB | >44.5 dB | >44.7 dB | >44.7 dB | >44.3 dB | >44.3 dB | >42.9 dB | >42.9 dB | >40.3 dB | >40.2 dB | |
| SFDR (typ), excl. harm. (dB) | >53.7 dB | >54.9 dB | >54-9 dB | >54.2 dB | >50.3 dB | >50.8 dB | >50.2 dB | >49.7 dB | >49.4 dB | >49.5 dB | >44.3 dB | >44.6 dB | |
| SFDR (typ), incl. harm. (dB) | >53.7 dB | >54.7 dB | >54.8 dB | >54.2 dB | >50.3 dB | >50.8 dB | >50.2 dB | >49.7 dB | >49.4 dB | >49.5 dB | >44.3 dB | >44.6 dB | |
| SINAD/THD+N (typ) (dB) | >44.4 dB | >44.7 dB | >44.7 dB | >44.4 dB | >44.5 dB | >44.4 dB | >44.2 dB | >44.1 dB | >42.6 dB | >42.6 dB | >39.1 dB | >39.3 dB | |
| ENOB based on SINAD (bit) | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.0 bit | >6.8 bit | >6.8 bit | >6.2 bit | >6.2 bit | |
| ENOB based on SNR (bit) | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >6.9 bit | >6.9 bit | >6.4 bit | >6.4 bit | |

| | | M4i.222x, M4x.222x and DN2.222-xx, 8 Bit 2.5 GS/s | | | | | | | | | | | |
|------------------------------|-----------|---|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|--|
| Input Path | | DC or AC coupled, fixed 50 Ohm | | | | | | | | | | | |
| Test signal frequency | | 10 A | ΛHz | | 40 N | ΛHz | 70 N | ΛHz | 240 N | ΛHz | 600 N | ۸Hz | |
| Input Range | ±200 mV | ±500 mV | ±ΙV | ±2.5 V | ±200 mV | ±1V | |
| THD (typ) (dB | >-56.2 dB | <-56.3 dB | <-56.5 dB | <-56.4 dB | <-55.9 dB | <-55.9 dB | <-54.9 dB | <-55.3 dB | <-53.9 dB | <-53.4 dB | <-43.9 dB | <-45.2 dB | |
| SNR (typ) (dB) | >45.6 dB | >45.8 dB | >45.6 dB | >45.5 dB | >44.7 dB | >44.9 dB | >44.5 dB | >44.6 dB | >43.9 dB | >44.0 dB | >42.1 dB | >41.9 dB | |
| SFDR (typ), excl. harm. (dB) | >57.2 dB | >57.3 dB | >55.7 dB | >55.1 dB | >50.9 dB | >50.5 dB | >50.9 dB | >50.6 dB | >49.8 dB | >49.0 dB | >46.3 dB | >45.2 dB | |
| SFDR (typ), incl. harm. (dB) | >56.5 dB | >56.3 dB | >55.1 dB | >54.5 dB | >50.9 dB | >50.5 dB | >50.9 dB | >50.6 dB | >49.8 dB | >49.0 dB | >45.2 dB | >45.2 dB | |
| SINAD/THD+N (typ) (dB) | >45.2 dB | >45.4 dB | >45.3 dB | >45.2 dB | >44.4 dB | >44.4 dB | >44.2 dB | >44.3 dB | >43.5 dB | >43.5 dB | >39.9 dB | >40.2 dB | |
| ENOB based on SINAD (bit) | >7.2 bit | >7.3 bit | >7.2 bit | >7.2 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >6.9 bit | >6.9 bit | >6.3 bit | >6.4 bit | |
| ENOB based on SNR (bit) | >7.3 bit | >7.3 bit | >7.3 bit | >7.3 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.1 bit | >7.0 bit | >7.0 bit | >6.7 bit | >6.7 bit | |

| | M4i. | M4i.221x, M4x.221x, DN2.221 and DN6.221-xx, 8 Bit 1.25 GS/s - standard input ranges | | | | | | | | | | | |
|------------------------------|-----------|---|----------|----------|-----------|----------|-----------|-----------|-----------|-----------|--|--|--|
| Input Path | | DC or AC coupled, fixed 50 Ohm | | | | | | | | | | | |
| Test signal frequency | | 10 N | ١Hz | | 40 N | ЛНz | 70 N | ΛHz | 240 N | ΛHz | | | |
| Input Range | ±200 mV | ±500 mV | ±1γ | ±2.5 V | ±200 mV | ±1γ | ±200 mV | ±1V | ±200 mV | ±1V | | | |
| THD (typ) (dB | <-59.0 dB | <.58.9 dB | <58.9 dB | <59.0 dB | <-53.6 dB | <53.2 dB | <-54.4 dB | <-54.6 dB | <-52.1 dB | <-52.4 dB | | | |
| SNR (typ) (dB) | >46.9 dB | >47.0 dB | >47.0 dB | >47.0 dB | >46.8 dB | >47.0 dB | >47.0 dB | >47.0 dB | >46.1 dB | >46.2 dB | | | |
| SFDR (typ), excl. harm. (dB) | >62.1 dB | >62.1 dB | >62.2 dB | >62.0 dB | >58.2 dB | >59.8 dB | >62.2 dB | >61.9 dB | >59.5 dB | >58.5 dB | | | |
| SFDR (typ), incl. harm. (dB) | >60.7 dB | >60.4 dB | >60.5 dB | >60.4 dB | > 56.1 dB | >56.2 dB | > 57.7 dB | >57.6 dB | >52.5 dB | >52.7 dB | | | |
| SINAD/THD+N (typ) (dB) | >46.6 dB | >46.7 dB | >46.7 dB | >46.7 dB | >46.0 dB | >46.1 dB | >46.3 dB | >46.3 dB | >45.1 dB | >45.3 dB | | | |
| ENOB based on SINAD (bit) | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.4 bit | >7.4 bit | >7.4 bit | >7.4 bit | >7.2 bit | >7.2 bit | | | |
| ENOB based on SNR (bit) | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.5 bit | >7.3 bit | >7.4 bit | | | |

| | ı | M4i.221x, M4x.221x and DN2.221-xx, 8 Bit 1.25 GS/s - low voltage input ranges | | | | | | | | | | | |
|------------------------------|-----------|---|-----------|-----------|--------|---------|--------|---------|---------|---------|--|--|--|
| Input Path | | DC or AC coupled, fixed 50 Ohm | | | | | | | | | | | |
| Test signal frequency | | 10 / | ИHz | | 40 MHz | | 70 MHz | | 240 MHz | | | | |
| Input Range | ±40 mV | ±100 mV | ±200 mV | ±500 vV | ±40 mV | ±100 mV | ±40 mV | ±100 mV | ±40 mV | ±100 mV | | | |
| THD (typ) (dB | <-57.0 dB | <.57.0 dB | <.57.1 dB | <.57.2 dB | | | | | | | | | |
| SNR (typ) (dB) | >44.0 dB | >44.9 dB | >44.9 dB | >44.9 dB | | | | | | | | | |
| SFDR (typ), excl. harm. (dB) | >62.1 dB | >62.1 dB | >62.1 dB | >62.2 dB | | | | | | | | | |
| SFDR (typ), incl. harm. (dB) | >60.1 dB | >60.2 dB | >60.2 dB | >60.4 dB | | | | | | | | | |
| SINAD/THD+N (typ) (dB) | >44.0 dB | >44.8 dB | >44.8 dB | >44.8 dB | | | | | | | | | |
| ENOB based on SINAD (bit) | >7.0 bit | >7.2 bit | >7.2 bit | >7.2 bit | | | | | | | | | |
| ENOB based on SNR (bit) | >7.0 bit | >7.2 bit | >7.2 bit | >7.2 bit | | | | | | | | | |

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

RMS Noise Level (Zero Noise)

| | | M4i.223x, M4x.223x and DN2.223-xx, DN2.225-xx, DN6.225-xx, 8 Bit 5 G\$/s | | | | | | | | | |
|---------------------------------|----------|--|----------|---------|----------|---------|----------|----------|--|--|--|
| Input Range | ± | :200 mV | ± | 500 mV | | ±1 | | ±2.5 V | | | |
| Voltage resolution (1 LSB) | | 1.6 mV | | 3.9 mV | | 7.8 mV | | 19.5 mV | | | |
| DC, fixed 50 Ω , typical | <0.3 LSB | <0.5 mV | <0.3 LSB | <1.2 mV | <0.3 LSB | <2.3 mV | <0.3 LSB | <5.9 mV | | | |
| DC, fixed 50 Ω , maximum | <0.6 LSB | <0.9 mV | <0.6 LSB | <2.3 mV | <0.5 LSB | <4.7 mV | <0.5 LSB | <11.7 mV | | | |

| | П | M4i.222x, M4x.222x and DN2.222-xx, 8 Bit 2.5 GS/s | | | | | | | | | |
|---------------------------------|----------|---|----------|---------|----------|---------|----------|----------|--|--|--|
| Input Range | = | :200 mV | ± | 500 mV | | ±1 | | ±2.5 V | | | |
| Voltage resolution (1 LSB) | | 1.6 mV | | 3.9 mV | | 7.8 mV | | 19.5 mV | | | |
| DC, fixed 50 Ω, typical | <0.3 LSB | <0.5 mV | <0.3 LSB | <1.2 mV | <0.3 LSB | <2.3 mV | <0.3 LSB | <5.9 mV | | | |
| DC, fixed 50 Ω , maximum | <0.6 LSB | <0.9 mV | <0.7 LSB | <2.7 mV | <0.5 LSB | <4.7 mV | <0.5 LSB | <11.7 mV | | | |

| Standard Version | II. | M4i.221x, M4x.221x and DN2.221-xx, 8 Bit 1.25 G5/s | | | | | | | | | |
|---------------------------------|----------|--|----------|---------|----------|---------|----------|---------|--|--|--|
| Input Range | ± | 200 mV | ± | 500 mV | | ±1 | | ±2.5 V | | | |
| Voltage resolution (1 LSB) | | 1.6 mV | | 3.9 mV | | 7.8 mV | | 19.5 mV | | | |
| DC, fixed 50 Ω , typical | <0.2 LSB | <0.3 mV | <0.2 LSB | <0.8 mV | <0.2 LSB | <1.6 mV | <0.2 LSB | <3.9 mV | | | |
| DC, fixed 50 Ω , maximum | <0.3 LSB | <0.5 mV | <0.3 LSB | <1.2 mV | <0.3 LSB | <2.3 mV | <0.3 LSB | <5.9 mV | | | |

| Low Voltage Version | M4i.221x, M4x.221x and DN2.221-xx, 8 Bit 1.25 G5/s | | | | | | | |
|---------------------------------|--|----------------|--------------|---------|----------|---------|----------|---------|
| Input Range | | ±40 mV ±100 mV | | ±200 mV | | ±500 mV | | |
| Voltage resolution (1 LSB) | | 0.3 mV | 0.8 mV 1.6 r | | 1.6 mV | 3.9 mV | | |
| DC, fixed 50 Ω, typical | <0.4 LSB | <0.2 mV | <0.4 LSB | <0.3 mV | <0.4 LSB | <0.6 mV | <0.4 LSB | <1.6 mV |
| DC, fixed 50 Ω , maximum | <0.5 LSB | <0.2 mV | <0.5 LSB | <0.4 mV | <0.5 LSB | <0.8 mV | <0.5 LSB | <2.0 mV |

Connectors

Analog Inputs/Analog Outputs SMA female (one for each single-ended input) Cable-Type: Cab-3mA-xx-xx SMA female Cable-Type: Cab-3mA-xx-xx Trigger 0 Input SMA female Clock Input Cable-Type: Cab-3mA-xx-xx Trigger 1 Input MMCX female Cable-Type: Cab-1 m-xx-xx Clock Output MMCX female Cable-Type: Cab-1 m-xx-xx Multi Purpose I/O MMCX female (3 lines) Cable-Type: Cab-1 m-xx-xx

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers.

SMA connector 500 connection cycles MMCX connector 500 connection cycles PCle connector 50 connection cycles PCle power connector 30 connection cycles

Environmental and Physical Details

Dimension (Single Card) $L\,x\,H\,x\,W$: 241 mm (% PCle length) x 107 mm x 20 mm (single slot width)

Dimension (Card with option SH8tm installed) 241 mm (¾ PCle length) x 107 mm x 40 mm (double slot width, extends W by 1 slot right

of the main card's bracket, on "component side" of the PCIe card.) Dimension (Card with option SH8ex installed) Extends L to 312 mm (full PCle length) \times 107 mm \times 20 mm (single slot width)

Dimension (Card with option M4i.44xx-DigSMA 241 mm (3/4 PCle length) x 107 mm x 40 mm (double slot width, extends W by 1 slot left

of the main card's bracket, on "solder side" of the PCle card.)

Weight (M4i.44xx series) maximum 290 g Weight (M4i.22xx, M4i.23xx, M4i.66xx, M4i.77xx, M4i.96xx series) 420 g Weight (Option star-hub -sh8ex, -sh8tm) including 8 sync cables 130 g Weight (Option M4i.44xx-DigSMA) 320 g

Warm up time 10 minutes 0°C to 50°C Operating temperature -10°C to 70°C Storage temperature 10% to 90% Humidity

Dimension of packing 1 or 2 cards 470 mm x 250 mm x 130 cm

Volume weight of packing

PCI Express specific details

PCIe slot type x8 Generation 2 (Gen2) PCIe slot compatibility (physical) x8/x16

PCIe slot compatibility (electrical) x1, x2, x4, x8, x16 with PCle Gen1, Gen2, Gen3, Gen4 or Gen5

Sustained streaming mode (Card-to-System): M4i.22xx, M4i.23xx, M4i.44xx, M4i.77xx > 3.4 GB/s

(measured with a chipset supporting a TLP size of 256 bytes, using PCle x8 Gen2)

Sustained streaming mode (System-to-Card): M4i.66xx, M4i.96xx (measured with a chipset supporting a TLP size of 256 bytes, using PCle x8 Gen2)

Certification, Compliance, Warranty

Conformity Declaration EN 17050-1:2010 General Requirements EU Directives 2014/30/EU

2014/35/EU 2011/65/EU 2006/1907/EC

EMC - Electromagnetic Compatibility
IVD - Electrical equipment designed for use within certain voltage limits
RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment

REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals WEEE - Waste from Electrical and Electronic Equipment 2012/19/EU

EN 61010-1: 2010 Compliance Standards Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement

EN 61187:1994 EN 61326-1:2021 Electrical and electronic measuring equipment - Documentation Electrical equipment for measurement, control and laboratory use

EN 61326-2-1:2021

Electrical equipment for measurement, control and laboratory use EMC requirements - Part 1: General requirements - EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance criteria for sensitive test and measurement equipment for EMC unprotected applications. Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz-

EN IEC 63000:2018

Product warranty 5 years starting with the day of delivery

Software and firmware updates Life-time, free of charge


Power Consumption

| | PCI EXPRESS | | | | |
|---|-------------|-------|-------|--|--|
| | 3.3V | 12 V | Total | | |
| M4i.2230-x8, M4i.2220-x8, M4i.2210-x8 | 0.2 A | 2.6 A | 32 W | | |
| M4i.2233-x8, M4i.2221-x8, M4i.2223-x8, M4i.2211-x8 | 0.2 A | 2.7 A | 33 W | | |
| M4i.2234-x8, M4i.2212-x8 | 0.2 A | 2.9 A | 35 W | | |

MTBF

MTBF 200000 hours

Hardware block diagram



Order Information

The card is delivered with 4 GSample on-board memory and supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Operating system drivers for Windows/Linux 32 bit and 64 bit, examples for C/C++, LabVIEW (Windows), MATLAB (Windows and Linux), IVI, NET, Delphi, Java, Python, Julia and a Base license of the oscilloscope software SBench 6 are included.

Adapter cables are not included. Please order separately!

PCI Express x8

| Order no. | Bandwidth Standard | Bandwidth ir40m option | Standard mem | 1 channel | 2 channels | 4 channels |
|-------------|-----------------------|---------------------------|--------------|-----------|------------|------------|
| M4i.2210-x8 | 500 MHz | 500 MHz | 4 GSample | 1.25 GS/s | | |
| M4i.2211-x8 | 500 MHz | 500 MHz | 4 GSample | 1.25 GS/s | 1.25 GS/s | |

| DCI Evenoss v0 | Order no. | Bandwidt | h Bandwidth | Standard mem | 1 channel | 2 chann | ols 1 sk | nannels | | |
|-------------------------|--|--|---|--|------------------|--------------|---------------|-----------------|------------------------|--|
| PCI Express x8 | Order no. | Standard | ir40m option | Sidridara mem | i channel | 2 Chann | ieis 4 Ci | idilileis | | |
| | M4i.2212-x8 | 500 MHz | 500 MHz | 4 GSample | 1.25 GS/s | 1.25 G | S/s 1.2 | 5 GS/s | | |
| | M4i.2220-x8 | 1.5 GHz | | • | 2.5 GS/s | | | | | |
| | M4i.2221-x8 | 1.5 GHz | | • | 2.5 GS/s | 2.5 GS, | | | | |
| | M4i.2223-x8 | 1.5 GHz | | • | 2.5 GS/s | 1.25 G | S/s | | | |
| | M4i.2230-x8 | 1.5 GHz | | • | 5 GS/s | | | | | |
| | M4i.2233-x8 | 1.5 GHz | | • | 5 GS/s | 2.5 GS, | | | | |
| | M4i.2234-x8 | 1.5 GHz | 1.2 GHz | 4 GSample | 5 GS/s | 2.5 GS, | /s 1.23 | 5 GS/s | | |
| Options | Order no. | Option | | | | | | | | |
| | M4i.22xx-ir40m | Low voltage input range option for 22xx series. 4 Input ranges with ±40 mV, ±100 mV, ±200 mV, | | | | | | | | |
| | | ±500 mV, bandwidth limited. | | | | | | | | |
| Options | Order no. | Option | | | | | | | | |
| - | M4i.xxxx-SH8ex (1) Synchronization Star-Hub for up to 8 cards (extension), only one slot width, extension of the c | | | | | | | | ull PCI Express length | |
| | M4i.xxxx-SH8tm (1) | Synchron included. | ization Star-Hub for up | o to 8 cards (top mount |), two slots wic | dth, top mo | ounted on ca | rd. 8 synd | thronization cables | |
| | M4i-upgrade | Upgrade | for M4i.xxxx: Later in: | stallation of option Star | -Hub | | | | | |
| Firmware Options | Order no. | Option | | | | | | | | |
| • | M4i.xxxx-spavg | Signal Pro | ocessing Firmware Op | tion: Block Average (la | ter firmware-u | ograde av | ailable) | | | |
| | M4i.xxxx-spstat | Signal Pro | ocessing Firmware Op | tion: Block Statistics/Pe | eak Detect (late | er firmware | e-upgrade av | vailable) | | |
| | M4i.xxxx-PulseGen | Firmware put (later | Option: adds 4 freely installation by firmwar | v programmable digital re -upgrade available) | pulse generat | ors that us | e the XIO lin | es for out- | | |
| Services | Order no. | | | | | | | | | |
| 3011103 | Recal | Recalibration at Spectrum incl. calibration protocol | | | | | | | | |
| | | | | | | | | | | |
| Standard Cables | | | Order no. | | | | | | | |
| | for Connections | Length | to BNC male | to BNC female | to SMA mal | е | to SMA fem | nale | to SMB female | |
| | Analog/Clock-In/Trig-In | 80 cm | Cab-3mA-9m-80 | Cab-3mA-9f-80 | Cab-3mA-3 | mA-80 | | | Cab-3f-3mA-80 | |
| | Analog/Clock-In/Trig-In | 200 cm | Cab-3mA-9m-200 | Cab-3mA-9f-200 | Cab-3mA-3 | mA-200 | | | Cab-3f-3mA-200 | |
| | Probes (short) | 5 cm | | Cab-3mA-9f-5 | | | | | | |
| | Clk-Out/Trig-Out/Extra | 80 cm | Cab-1 m-9m-80 | Cab-1 m-9f-80 | Cab-1 m-3 m | | Cab-1 m-3fA | | Cab-1 m-3f-80 | |
| | Clk-Out/Trig-Out/Extra | 200 cm | Cab-1 m-9m-200 | Cab-1 m-9f200 | | | | Cab-1 m-3f-200 | | |
| | Information | The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz 0.5 dB/m at 250 MHz. For high speed signals we recommend the low loss cables series CHF | | | | | | | | |
| Low Loss Cables | Order No. | Option | | | | | | | | |
| LOW LOSS CUDICS | CHF-3mA-3mA-200 | | cables SMA male to S | MA male 200 cm | | | | | | |
| | CHF-3mA-9m-200 | Low loss | cables SMA male to B | NC male 200 cm | | | | | | |
| | Information | | | based on MF141 cab | | | | | 00 MHz and | |
| | | 0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above. | | | | | | | | |
| <u>Amplifiers</u> | Order no. | Bandwidt | h Connection | Input Impedance | e Coupling | Ampl | ification | | | |
| | SPA.1841 (2) | 2 GHz | SMA | 50 Ohm | AC | x100 | (40 dB) | | | |
| | SPA.1801 (2) | 2 GHz | SMA | 50 Ohm | AC | x10 (| (20 dB) | | | |
| | SPA.1601 (2) | 500 MHz | z BNC | 50 Ohm | DC | x10 | (20 dB) | | | |
| | Information | External Amplifiers with one channel, BNC/SMA female connections on input and output, manually adjustable ually switchable settings. An external power supply for 100 to 240 VAC is included. Please be sure to order a cable matching the amplifier connector type and matching the connector type for your A/D card input. | | | | | | | o order an adapter | |
| | | Cable IIIu | ioig inc diliplinel co | scior 17pe ana maici | ig ind confile | .c.or type i | o. 7001 A/D | sara inpi | ··· | |
| <u>Software SBench6</u> | Order no. | | | | | | | | | |
| | SBench6 | Base vers | ion included in deliver | ry. Supports standard m | node for one c | ard. | | | | |
| | SBenchó-Pro | Profession | nal version for one car | d: FIFO mode, export/ | import, calculo | ation functi | ons, | | | |
| | SBench6-Multi | Option multiple cards: Needs SBench6-Pro. Handles multiple synchronized cards in one system. | | | | | | | | |
| | Volume Licenses | Please as | k Spectrum for details. | | | | | | | |
| Software Options | Order no. | | | | | | | | | |
| | SPc-RServer | | | ge - LAN remote access | | | | | | |
| | SPc-SCAPP Spectrum's CUDA Access for Parallel Processing - SDK for direct data transfer between Spectrum card and Includes RDMA activation and examples. | | | | | | | d and CUDA GPU. | | |

^{(1):} Just one of the options can be installed on a card at a time.

Technical changes and printing errors possible

Technical changes and printing errors possible

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows 10 and Windows 11 are trademarks of Microsoft Corporation. LabVIEW, DASYtab, Diadem and LabWindows/CVI are trademarks/registered trademarks of Microsoft Oraporation. MarIAB is a trademarkent/registered trademarks of Exhaustration and Instruments of Possible in trademarks of Exhaustration and Instruments of Possible in trademarks of Exhaustration and Instruments of Exha

 $^{^{(2)}}$: Third party product with warranty differing from our export conditions. No volume rebate possible.