


프로젝트 5 주차 목표

☒ 프로젝트 5주차

Hide completed items

Delete

25%



☒ ~~FPGA INPUT 10개 받기~~

☐ FPGA SPI

☐ FPGA UART

☐ FPGA I2C

5 주차 진행 상황

 **프로젝트 5주차**
in list [진행상황](#)

 **Description**

Add a more detailed description...

☒

4월 22일 월요일

Delete

0%

☐ FPGA GPIO 소스분석

Add an item

☒

4월 23일 화요일

Hide completed items

Delete

100%

☒ ~~FPGA GPIO 10개 핀 LED출력~~

Add an item

☒

4월 24일 수요일

Delete

0%

☐ FPGA GPIO 10개 입력받기 진행 중

☐ 펠프로그래밍 -> 캐릭터 드라이버 프로그래밍 완료

Add an item

☒

4월 25일 목요일

Hide completed items

Delete

100%

☒ ~~FPGA GPIO 10개 핀 중 8개 입력 받음~~

INPUT

입력 받을 PIN 10 개

	Pmod JA	Pmod JB*	Pmod JC	Pmod JD	Pmod JE	Pmod JF
Pmod Type	XADC	High-Speed	High-Speed	High-Speed	Standard	MIO
Pin 1	N15	V8	V15	T14 8 번	V12 7 번	MIO-13
Pin 2	L14	W8	W15	T15 9 번	W16 6 번	MIO-10
Pin 3	K16	U7	T11	P14	J15 5 번	MIO-11
Pin 4	K14	V7	T10	R14	H15 4 번	MIO-12
Pin 7	N16	Y7	W14	U14	V13 3 번	MIO-0
Pin 8	L15	Y6	Y14	U15	U17 2 번	MIO-9
Pin 9	J16	V6	T12	V17	T17 1 번	MIO-14
Pin 10	J14	W6	U12	V18	Y17 0 번	MIO-15

```
led-app : input : 000003ff
```

초기값 PIN 10 개 0011 1111 1111

```
led-app : input : 000000ff
```

실행 . (입력 안 받았는데 PIN(9, 10) 신호 들어옴)

```
led-app : input : 000000fe
```

INPUT V12 0000 1111 1110

```
led-app : input : 000000fd
```

INPUT W16 0000 1111 1101

```
led-app : input : 000000fb
```

INPUT J15 0000 1111 1011

```
led-app : input : 000000f7
```

INPUT H15 0000 1111 0111

```
led-app : input : 000000ef
```

INPUT V13 0000 1110 1111

```
led-app : input : 000000df
```


INPUT U17 0000 1101 1111

```
led-app : input : 000000bf
```

INPUT T17 0000 1011 1111


```
led-app : input : 0000007f
```


INPUT Y17 0000 0111 1111



0 번부터 입력

프로젝트 5 주차 문제점

 **프로젝트 5주차**
in list 문제점

 **Description**

Add a more detailed description...

☒

4월 22일 월요일

Hide completed items

Delete

100%

☒ 10개 PIN 중 1개만 출력됨

Add an item

☒

4월 23일 화요일

Delete

0%

Add an item

☒

4월 24일 수요일

Delete

0%

☐ 실행명령 없이 자동 실행 미완료

Add an item

☒

4월 25일 목요일

Delete

0%

☐ FPGA GPIO 9번 10번핀 INPUT 안됨

☐ petalinux build 안됨

BUILD 오류

```
ERROR: fsbl-2017.4+gitAUTOINC+77448ae629-r0 do_compile: Function failed: do_compile (log file is located at /home/jbs/FPGA/PTC/led_sw/build/tmp/work/plnx_arm-xilinx-linux-gnueabi/fsbl/2017.4+gitAUTOINC+77448ae629-r0/temp/log.do_compile.21177)
ERROR: Logfile of failure stored in: /home/jbs/FPGA/PTC/led_sw/build/tmp/work/plnx_arm-xilinx-linux-gnueabi/fsbl/2017.4+gitAUTOINC+77448ae629-r0/temp/log.do_compile.21177
```

Log data follows:

```
DEBUG: Executing python function xsct externalsrc_compile_prefunc
NOTE: fsbl: compiling from external source tree /opt/pkg/petalinux/tools/hsm/data/embeddedsw
DEBUG: Python function xsct externalsrc_compile_prefunc finished
DEBUG: Executing shell function do_compile
Starting xsdk. This could take few seconds... Picked up _JAVA_OPTIONS: -Duser.home=/home/jbs/FPGA/PTC/led_sw/build/tmp/xsctenv
Eclipse:
An error has occurred. See the log file
/home/jbs/FPGA/PTC/led_sw/components/plnx_workspace/fsbl/.metadata/.log.
XSCTHELPER INFO: Empty Workspace
Starting xsdk. This could take few seconds... Picked up _JAVA_OPTIONS: -Duser.home=/home/jbs/FPGA/PTC/led_sw/build/tmp/xsctenv
Eclipse:
An error has occurred. See the log file
/home/jbs/FPGA/PTC/led_sw/components/plnx_workspace/fsbl/.metadata/.log.
timeout while establishing a connection with SDK
while executing
"error "timeout while establishing a connection with SDK""
(procedure "getsdkchan" line 111)
invoked from within
"getsdkchan"
(procedure "projects" line 35)
invoked from within
"projects -clean -type $type -name $name"
(procedure "clean_n_build" line 2)
invoked from within
"clean_n_build bsp $params(bspname)"
invoked from within
"if { $params(ws) ne "" } {
#Local Work Space available
setws $params(ws)
if { [catch {importprojects $params(ws)} result] } {
puts "XSCTHELPER IN..."
(file "/home/jbs/FPGA/PTC/led_sw/build/tmp/work/plnx_arm-xilinx-linux-gnueabi/fsbl/2017.4+gitAUTOINC+77448ae629-r0/app.tcl" line 120)
WARNING: exit code 1 from a shell command.
ERROR: Function failed: do_compile (log file is located at /home/jbs/FPGA/PTC/led_sw/build/tmp/work/plnx_arm-xilinx-linux-gnueabi/fsbl/2017.4+gitAUTOINC+77448ae629-r0/temp/log.do_compile.21177)
ERROR: Task (/opt/pkg/petalinux/components/yocto/source/arm/layers/meta-xilinx-tools/recipes-bsp/fsbl/fsbl_git.bb:do_compile) failed with exit code '1'
NOTE: Tasks Summary: Attempted 2402 tasks of which 1873 didn't need to be rerun and 1 failed.
```