







ZHCSFM1C - JULY 2016 - REVISED DECEMBER 2021

INA240

INA240 -4V 至 80V、具有增强型 PWM 抑制的双向、超精密电流检测放大器

1 特性

- 增强型 PWM 抑制
- 出色的共模抑制比 (CMRR):
 - 132dB DC CMRR
 - 93dB AC CMRR (50kHz 时)
- 宽共模范围:-4V 至 80V
- 精度:
 - 増益:

• 增益误差: 0.20%(最大值) • 增益漂移: 2.5ppm/°C(最大值)

- 偏移:

 失调电压: ±25μV(最大值) • 温漂:250nV/°C(最大值)


• 可用的增益:

INA240A1 : 20V/V - INA240A2: 50V/V - INA240A3: 100V/V INA240A4 : 200V/V

• 静态电流: 2.4mA(最大值)

2 应用

- 电机控制
- 螺线管和阀门控制
- 电源管理
- 致动器控制
- 压力调节器
- 电信设备



典型应用

3 说明


INA240 器件是一款电压输出、电流检测放大器,具有 增强型 PWM 抑制功能,可在独立于电源电压的 - 4V 至 80V 宽共模电压范围内检测分流器电阻上的压降。 负共模电压允许器件的工作电压低于接地电压,从而适 应典型螺线管应用的反激周期。增强型 PWM 抑制功能 可为使用脉宽调制 (PWM) 信号的系统 (例如,电机驱 动和螺线管控制系统)中的较大共模瞬变 ($\Delta V/\Delta t$) 提 供高水平的抑制。凭借该功能,可精确测量电流,而不 会使输出电压产生较大的瞬变及相应的恢复纹波。

该器件由 2.7V 至 5.5V 的单电源供电运行,消耗的最 大电源电流为 2.4mA。共有四种固定增益可供选择: 20V/V、50V/V、100V/V 以及 200V/V。 零漂移架构的 低偏移使得该器件能够在分流器上的最大压降低至 10mV (满量程)的情况下进行电流感应。所有版本均 具有扩展额定工作温度范围(-40°C至+125°C),并 且采用 8 引脚 TSSOP 和 8 引脚 SOIC 封装。

器件信息(1)

器件型号	封装 封装尺寸 (标称值	
INA240	TSSOP (8)	3.00mm × 4.40mm
	SOIC (8)	4.90mm × 3.91mm

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。



增强型 PWM 抑制



Table of Contents

1 特性	1	9 Application and Implementation	18
. · · · 2 应用		9.1 Application Information	18
- <i>—, ~</i> 3 说明		9.2 Typical Applications	20
4 Revision History		9.3 What to Do and What Not to Do	23
5 Device Comparison		10 Power Supply Recommendations	<mark>23</mark>
6 Pin Configuration and Functions		10.1 Power Supply Decoupling	<mark>23</mark>
7 Specifications		11 Layout	24
7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
7.2 ESD Ratings		11.2 Layout Example	24
7.3 Recommended Operating Conditions		12 Device and Documentation Support	26
7.4 Thermal Information		12.1 Documentation Support	26
7.5 Electrical Characteristics		12.2 接收文档更新通知	26
7.6 Typical Characteristics		12.3 支持资源	
8 Detailed Description		12.4 Trademarks	
8.1 Overview		12.5 Electrostatic Discharge Caution	
8.2 Functional Block Diagram		12.6 术语表	
8.3 Feature Description		13 Mechanical, Packaging, and Orderable	
8.4 Device Functional Modes		Information	26

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (October 2017) to Revision C (December 2021)	Page
• 将 D (SOIC) 封装尺寸从 4.00mm × 3.91mm 更改为 4.90mm × 3.91mm	1
Added text or leave unconnected. to the NC pin description	
Changes from Revision A (October 2016) to Revision B (October 2017)	Page
• 向 <i>器件信息</i> 表添加了 D (SOIC) 封装	1
• 添加了 <i>说明(续)</i> 部分	1
• 向 8 引脚 TSSOP 封装添加了预发布标签	
Added D (SOIC) pinout diagram and table to Pin Configuration and Functions section	
Changed y-axis values in 图 7-15	
• Added 图 11-2	24
Changes from Revision * (July 2016) to Revision A (October 2016)	Page
• 将文档状态从"产品预发布"更改为"量产数据"	1



5 Device Comparison

表 5-1. Device Comparison

PRODUCT	GAIN (V/V)
INA240A1	20
INA240A2	50
INA240A3	100
INA240A4	200

6 Pin Configuration and Functions




图 6-1. INA240 PW Package 8-Pin TSSOP Top View

图 6-2. INA240 D Package 8-Pin SOIC Top View

表 6-1. Pin Functions

	PIN			2 0 111 III I dilottolio	
				DESCRIPTION	
NAME	PW (TSSOP)	D (SOIC)	I/O	DESCRIPTION	
GND	4	2	Analog	Ground	
IN -	3	1	Analog input	Connect to load side of shunt resistor	
IN+	2	8	Analog input	Connect to supply side of shunt resistor	
NC	1	4	_	Reserved. Connect to ground or leave floating	
OUT	8	5	Analog output	Output voltage	
REF1	7	7	Analog input	Reference 1 voltage. Connect to 0 V to VS; see the <i>Adjusting the Output Midpoint With the Reference Pins</i> section for connection options	
REF2	6	3	Analog input	Reference 2 voltage. Connect to 0 V to VS; see the <i>Adjusting the Output Midpoint With the Reference Pins</i> section for connection options	
VS	5	6	_	Power supply, 2.7 V to 5.5 V	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

IVIIN	MAX	UNIT	
	6	V	
- 80	80	V	
- 6	90	V	
GND - 0.3	V _S + 0.3	V	
GND - 0.3	V _S + 0.3	V	
- 55	150	°C	
	150	°C	
- 65	150	°C	
	- 6 GND - 0.3 GND - 0.3	6 - 80 80 - 6 90 GND - 0.3 V _S + 0.3 GND - 0.3 V _S + 0.3 - 55 150 150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Liconostano discriarge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{CM}	Common-mode input voltage	- 4		80	V
Vs	Operating supply voltage	2.7		5.5	V
T _A	Operating free-air temperature	- 40		125	°C

7.4 Thermal Information

			INA240		
	THERMAL METRIC(1)	PW (TSSOP)	D (SOIC)	UNIT	
		8 PINS	8 PINS		
R ₀ JA	Junction-to-ambient thermal resistance	149.1	113.5	°C/W	
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	33.2	51.9	°C/W	
R ₀ JB	Junction-to-board thermal resistance	78.4	57.8	°C/W	
ψ JT	Junction-to-top characterization parameter	1.5	10.2	°C/W	
[∳] ЈВ	Junction-to-board characterization parameter	76.4	56.9	°C/W	

 For more information about traditional and new thermal metrics, see the <u>Semiconductor and IC Package Thermal Metrics</u> application report.

Submit Document Feedback

⁽²⁾ V_{IN+} and V_{IN-} are the voltages at the IN+ and IN - pins, respectively.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

at T_A = 25 °C, VS = 5 V, V_{SENSE} = V_{IN+} - V_{IN-} , V_{CM} = 12 V, and V_{REF1} = V_{REF2} = V_S / 2 (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
V _{CM}	Common-mode input range	V _{IN+} = - 4 V to 80 V, V _{SENSE} = 0 mV T _A = - 40°C to 125°C	- 4		80	V
CMRR	Common-mode rejection ratio	$V_{IN+} = -4 \text{ V to } 80 \text{ V}, V_{SENSE} = 0 \text{ mV}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	120	132		dB
		f = 50 kHz		93		
V _{OS}	Offset voltage, input-referred	V _{SENSE} = 0 mV		±5	±25	μV
dV _{OS} /dT	Offset voltage drift	V _{SENSE} = 0 mV, T _A = -40°C to 125°C		±50	±250	nV/°C
PSRR	Power-supply rejection ratio	V _S = 2.7 V to 5.5 V, V _{SENSE} = 0 mV T _A = -40°C to 125°C		±1	±10	μV/V
I _B	Input bias current	I _{B+} , I _{B -} , V _{SENSE} = 0 mV		90		μΑ
	Reference input range		0		Vs	V
OUTPUT						
		INA240A1		20		
0		INA240A2		50		
G	Gain	INA240A3		100		V/V
		INA240A4		200		-
		GND + 50 mV \leq V _{OUT} \leq V _S - 200 mV		±0.05%	±0.20%	
	Gain error	T _A = -40°C to 125°C		±0.5	±2.5	ppm/°C
	Non-linearity error	GND + 10 mV \leq V _{OUT} \leq V _S - 200 mV		±0.01%		
	Reference divider accuracy	$V_{OUT} = (V_{REF1} - V_{REF2}) /2$ at V_{SENSE} = 0 mV, $T_A = -40^{\circ}$ C to 125°C		0.02%	0.1%	
		INA240A1		20		
RVRR	Reference voltage rejection ratio	INA240A3		5		μV/V
	(input-referred)	INA240A2, INA240A4		2		,
	Maximum capacitive load	No sustained oscillation		1		nF
VOLTAGE C	DUTPUT ⁽²⁾					
	Swing to V _S power-supply rail	$R_L = 10 \text{ k}\Omega \text{ to GND}$ $T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		V _S - 0.05	V _S - 0.2	V
	Swing to GND	R_L = 10 k Ω to GND, V_{SENSE} = 0 mV V_{REF1} = V_{REF2} = 0 V, T_A = -40° C to 125°C		V _{GND} + 1	V _{GND} + 10	mV
FREQUENC	CY RESPONSE					
BW	Bandwidth	All gains, - 3-dB bandwidth		400		- kHz
DVV	Dariuwiutii	All gains, 2% THD+N ⁽¹⁾		100		KIZ
	Settling time - output settles to 0.5% of	INA240A1		9.6		
	final value	INA240A4		9.8		μs
SR	Slew rate			2		V/µs
NOISE (INP	UT REFERRED)					
	Voltage noise density			40		nV/ √ Hz
POWER SU	IPPLY					
Vs	Operating voltage range	T _A = -40°C to 125°C	2.7		5.5	V
		V _{SENSE} = 0 mV		1.8	2.4	
IQ	Quiescent current	I _Q vs temperature, T _A = -40°C to 125°C			2.6	mA
TEMPERAT	URE RANGE					
	Specified range		- 40		125	°C
						0

⁽¹⁾ See the *Input Signal Bandwidth* section for more details.

⁽²⁾ See 图 7-13.




7.6 Typical Characteristics






7.6 Typical Characteristics (continued)





7.6 Typical Characteristics (continued)






图 7-14. Input Bias Current vs Common-Mode Voltage




图 7-15. Input Bias Current vs Common-Mode Voltage





图 7-16. Input Bias Current vs Temperature







图 7-18. Input-Referred Voltage Noise vs Frequency



7.6 Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The INA240 is a current-sense amplifier that offers a wide common-mode range, precision, zero-drift topology, excellent common-mode rejection ratio (CMRR), and features enhanced pulse width modulation (PWM) rejection. Enhanced PWM rejection reduces the effect of common-mode transients on the output signal that are associated with PWM signals. Multiple gain versions are available to allow for the optimization of the desired full-scale output voltage based on the target current range expected in the application.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Amplifier Input Signal

The INA240 is designed to handle large common-mode transients over a wide voltage range. Input signals from current measurement applications for linear and PWM applications can be connected to the amplifier to provide a highly accurate output, with minimal common-mode transient artifacts.

8.3.1.1 Enhanced PWM Rejection Operation

The enhanced PWM rejection feature of the INA240 provides increased attenuation of large common-mode Δ V/ Δ t transients. Large Δ V/ Δ t common-mode transients associated with PWM signals are employed in applications such as motor or solenoid drive and switching power supplies. Traditionally, large Δ V/ Δ t common-mode transitions are handled strictly by increasing the amplifier signal bandwidth, which can increase chip size, complexity and ultimately cost. The INA240 is designed with high common-mode rejection techniques to reduce large Δ V/ Δ t transients before the system is disturbed as a result of these large signals. The high AC CMRR, in conjunction with signal bandwidth, allows the INA240 to provide minimal output transients and ringing compared with standard circuit approaches.

8.3.1.2 Input Signal Bandwidth

The INA240 input signal, which represents the current being measured, is accurately measured with minimal disturbance from large $\Delta V/\Delta t$ common-mode transients as previously described. For PWM signals typically associated with motors, solenoids, and other switching applications, the current being monitored varies at a significantly slower rate than the faster PWM frequency.

The INA240 bandwidth is defined by the $\,^-$ 3-dB bandwidth of the current-sense amplifier inside the device; see the *Electrical Characteristics* table. The device bandwidth provides fast throughput and fast response required for the rapid detection and processing of overcurrent events. Without the higher bandwidth, protection circuitry may not have adequate response time and damage may occur to the monitored application or circuit.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

8-1 shows the performance profile of the device over frequency. Harmonic distortion increases at the upper end of the amplifier bandwidth with no adverse change in detection of overcurrent events. However, increased distortion at the highest frequencies must be considered when the measured current bandwidth begins to approach the INA240 bandwidth.

8-1 shows the performance profile of the device over frequency. Harmonic distortion increases at the upper end of the amplifier bandwidth with no adverse change in detection of overcurrent events. However, increased distortion at the highest frequencies must be considered when the measured current bandwidth begins to approach the INA240 bandwidth.

8-1 shows the performance profile of the device over frequency. Harmonic distortion increases at the upper end of the amplifier bandwidth with no adverse change in detection of overcurrent events. However, increased distortion at the highest frequencies must be considered when the measured current bandwidth begins to approach the INA240 bandwidth.

8-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile of the device over frequency.

9-1 shows the performance profile over freque

For applications requiring distortion sensitive signals, 🔀 8-1 provides information to show that there is an optimal frequency performance range for the amplifier. The full amplifier bandwidth is always available for fast overcurrent events at the same time that the lower frequency signals are amplified at a low distortion level. The output signal accuracy is reduced for frequencies closer to the maximum bandwidth. Individual requirements determine the acceptable limits of distortion for high-frequency, current-sensing applications. Testing and evaluation in the end application or circuit is required to determine the acceptance criteria and to validate the performance levels meet the system specifications.




图 8-1. Performance Over Frequency

8.3.2 Selecting the Sense Resistor (R_{SENSE})

The INA240 determines the current magnitude from measuring the differential voltage developed across a resistor. This resistor is referred to as a *current-sensing* resistor or a *current-shunt* resistor. The flexible design of the device allows a wide input signal range across this current-sensing resistor.

The current-sensing resistor is ideally chosen solely based on the full-scale current to be measured, the full-scale input range of the circuitry following the device, and the device gain selected. The minimum current-sensing resistor is a design-based decision in order to maximize the input range of the signal chain circuitry. Full-scale output signals that are not maximized to the full input range of the system circuitry limit the ability of the system to exercise the full dynamic range of system control.

Two important factors to consider when finalizing the current-sensing resistor value are: the required current measurement accuracy and the maximum power dissipation across the resistor. A larger resistor voltage provides for a more accurate measurement, but increases the power dissipation in the resistor. The increased power dissipation generates heat, which reduces the sense resistor accuracy because of the temperature coefficient. The voltage signal measurement uncertainty is reduced when the input signal gets larger because any fixed errors become a smaller percentage of the measured signal. The design trade-off to improve measurement accuracy increases the current-sensing resistor value. The increased resistance value results in an increased power dissipation in the system which can additionally decrease the overall system accuracy. Based on these relationships, the measurement accuracy is inversely proportional to both the resistance value and power dissipation contributed by the current-shunt selection.

By increasing the current-shunt resistor, the differential voltage is increased across the resistor. Larger input differential voltages require a smaller amplifier gain to achieve a full-scale amplifier output voltage. Smaller current-shunt resistors are desired but require large amplifier gain settings. The larger gain settings often have increased error and noise parameters, which are not attractive for precision designs. Historically, the design goals for high-performance measurements forced designers to accept selecting larger current-sense resistors and the lower gain amplifier settings. The INA240 provides 100-V/V and 200-V/V gain options that offer the high-



gain setting and maintains high-performance levels with offset values below 25 μ V. These devices allow for the use of lower shunt resistor values to achieve lower power dissipation and still meet high system performance specifications.

表 8-1 shows an example of the different results obtained from using two different gain versions of the INA240. From the table data, the higher gain device allows a smaller current-shunt resistor and decreased power dissipation in the element. The *Calculating Total Error* section provides information on the error calculations that must be considered in addition to the gain and current-shunt value when designing with the INA240.

表 8-1. R _{SI}	ENSE Selection	and Power	Dissipation ⁽¹⁾

PARAMETER		EQUATION	RESULTS		
		EQUATION	INA240A1	INA240A4	
	Gain	_	20 V/V	200 V/V	
V_{DIFF}	Ideal maximum differential input voltage	V _{DIFF} = V _{OUT} / Gain	150 mV	15 mV	
R _{SENSE}	Current-sense resistor value	R _{SENSE} = V _{DIFF} / I _{MAX}	15 m Ω	1.5 m Ω	
P _{RSENSE}	Current-sense resistor power dissipation	R _{SENSE} × I _{MAX} ²	1.5 W	0.15 W	

⁽¹⁾ Full-scale current = 10 A, and full-scale output voltage = 3 V.

8.4 Device Functional Modes

8.4.1 Adjusting the Output Midpoint With the Reference Pins

8-2 shows a test circuit for reference-divider accuracy. The INA240 output is configurable to allow for unidirectional or bidirectional operation.




图 8-2. Test Circuit For Reference Divider Accuracy

备注

Do not connect the REF1 pin or the REF2 pin to any voltage source lower than GND or higher than $V_{\rm S}$.

The output voltage is set by applying a voltage or voltages to the reference voltage inputs, REF1 and REF2. The reference inputs are connected to an internal gain network. There is no operational difference between the two reference pins.

8.4.2 Reference Pin Connections for Unidirectional Current Measurements

Unidirectional operation allows current measurements through a resistive shunt in one direction. For unidirectional operation, connect the device reference pins together and then to the negative rail (see the *Ground Referenced Output* section) or the positive rail (see the *VS Referenced Output* section). The required differential input polarity depends on the output voltage setting. The amplifier output moves away from the referenced rail proportional to the current passing through the external shunt resistor. If the amplifier reference pins are connected to the positive rail, then the input polarity must be negative to move the amplifier output down

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

(towards ground). If the amplifier reference pins are connected at ground, then the input polarity must be positive to move the amplifier output up (towards supply).

The following sections describe how to configure the output for unidirectional operation cases.

8.4.2.1 Ground Referenced Output

When using the INA240 in a unidirectional mode with a ground referenced output, both reference inputs are connected to ground; this configuration takes the output to ground when there is a 0-V differential at the input (as 8-3 shows).




图 8-3. Ground Referenced Output

8.4.2.2 VS Referenced Output

Unidirectional mode with a VS referenced output is configured by connecting both reference pins to the positive supply. Use this configuration for circuits that require power-up and stabilization of the amplifier output signal and other control circuitry before power is applied to the load (as shown in

8 8-4).




图 8-4. VS Referenced Output

8.4.3 Reference Pin Connections for Bidirectional Current Measurements

Bidirectional operation allows the INA240 to measure currents through a resistive shunt in two directions. For this operation case, the output voltage can be set anywhere within the reference input limits. A common configuration is to set the reference inputs at half-scale for equal range in both directions. However, the reference inputs can be set to a voltage other than half-scale when the bidirectional current is non-symmetrical.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

8.4.3.1 Output Set to External Reference Voltage

Connecting both pins together and then to a reference voltage results in an output voltage equal to the reference voltage for the condition of shorted input pins or a 0-V differential input; this configuration is shown in 28-5. The output voltage decreases below the reference voltage when the IN+ pin is negative relative to the IN - pin and increases when the IN+ pin is positive relative to the IN - pin. This technique is the most accurate way to bias the output to a precise voltage.




图 8-5. External Reference Output

8.4.3.2 Output Set to Midsupply Voltage

By connecting one reference pin to VS and the other to the GND pin, the output is set at half of the supply when there is no differential input, as shown in 88.6. This method creates a ratiometric offset to the supply voltage, where the output voltage remains at VS / 2 for 0 V applied to the inputs.





图 8-6. Midsupply Voltage Output

8.4.3.3 Output Set to Mid-External Reference

In this case, an external reference is divided by two by connecting one REF pin to ground and the other REF pin to the reference, as shown in 🛭 8-7.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



Copyright © 2016, Texas Instruments Incorporated

图 8-7. Mid-External Reference Output

8.4.3.4 Output Set Using Resistor Divider

The INA240 REF1 and REF2 pins allow for the midpoint of the output voltage to be adjusted for system circuitry connections to analog to digital converters (ADCs) or other amplifiers. The REF pins are designed to be connected directly to supply, ground, or a low-impedance reference voltage. The REF pins can be connected together and biased using a resistor divider to achieve a custom output voltage. If the amplifier is used in this configuration, as shown in 88.8, use the output as a differential signal with respect to the resistor divider voltage. Use of the amplifier output as a single-ended signal in this configuration is not recommended because the internal impedance shifts can adversely affect device performance specifications.




图 8-8. Setting the Reference Using a Resistor Divider

8.4.4 Calculating Total Error

The INA240 electrical specifications (see the *Electrical Characteristics* table) include typical individual errors terms (such as gain error, offset error, and nonlinearity error). Total error, including all of these individual error components, is not specified in the *Electrical Characteristics* table. In order to accurately calculate the expected error of the device, the device operating conditions must first be known. Some current-shunt monitors specify a total error in the product data sheet. However, this total error term is accurate under only one particular set of operating conditions. Specifying the total error at this point has limited value because any deviation from these specific operating conditions no longer yields the same total error value. This section discusses the individual error sources and how the device total error value can be calculated from the combination of these errors for specific conditions.

Two examples are provided in $\frac{1}{8}$ 8-2 and $\frac{1}{8}$ 8-3 that detail how different operating conditions can affect the total error calculations. Typical and maximum calculations are shown as well to provide the user more information on how much error variance is present from device to device.



8.4.4.1 Error Sources

The typical error sources that have the largest effect on the total error of the device are gain error, nonlinearity, common-mode rejection ratio, and input offset voltage error. For the INA240, an additional error source (referred to as the *reference voltage rejection ratio*) is also included in the total error value.

8.4.4.2 Reference Voltage Rejection Ratio Error

Reference voltage rejection ratio refers to the amount of error induced by applying a reference voltage to the INA240 that deviates from the mid-point of the device supply voltage.

8.4.4.2.1 Total Error Example 1

表 8-2. Total Error Calculation: Example 1⁽¹⁾

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset voltage	V _{OS}	_	5 μV
Added input offset voltage because of common-mode voltage	Vos_cm	$\frac{1}{10^{\left(\frac{\text{CMRR_dB}}{20}\right)}} \times (V_{\text{CM}} - 12V)$	0 μV
Added input offset voltage because of reference voltage	V_{OS_REF}	RVRR × V _S / 2 - V _{REF}	0 μV
Total input offset voltage	V _{OS_Total}	$\sqrt{(V_{OS})^2 + (V_{OS_CM})^2 + (V_{OS_REF})^2}$	5 μV
Error from input offset voltage	Error_V _{OS}	$\frac{V_{OS_Total}}{V_{SENSE}} \times 100$	0.05%
Gain error	Error_Gain	_	0.05%
Nonlinearity error	Error_Lin	_	0.01%
Total error	_	$\sqrt{(\text{Error}_V_{os})^2 + (\text{Error}_Gain)^2 + (\text{Error}_Lin)^2}$	0.07%

⁽¹⁾ The data for $\frac{1}{8}$ 8-2 was taken with the INA240A4, $V_S = 5$ V, $V_{CM} = 12$ V, $V_{REF1} = V_{REF2} = V_S / 2$, and $V_{SENSE} = 10$ mV.

8.4.4.2.2 Total Error Example 2

表 8-3. Total Error Calculation: Example 2⁽¹⁾

TERM	SYMBOL	EQUATION	TYPICAL VALUE
Initial input offset voltage	V _{OS}	_	5 μV
Added input offset voltage because of common-mode voltage	V _{OS_CM}	$\frac{1}{10^{\left(\frac{\text{CMRR_dB}}{20}\right)}} \times (V_{\text{CM}} - 12V)$	12.1 μV
Added input offset voltage because of reference voltage	V _{OS_REF}	RVRR × V _S / 2 - V _{REF}	5 μV
Total input offset voltage	V _{OS_Total}	$\sqrt{(V_{OS})^2 + (V_{OS_CM})^2 + (V_{OS_REF})^2}$	14 μV
Error from input offset voltage	Error_V _{OS}	$\frac{V_{OS_Total}}{V_{SENSE}} \times 100$	0.14%
Gain error	Error_Gain	_	0.05%
Nonlinearity error	Error_Lin	_	0.01%

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

表 8-3. Total Error Calculation: Example 2⁽¹⁾ (continued)

	7C 0 0. 10ta: E110	Calculation Example 2 (Continuou)	
TERM	SYMBOL	EQUATION	TYPICAL VALUE
Total error	_	$\sqrt{(\text{Error_V}_{\text{OS}})^2 + (\text{Error_Gain})^2 + (\text{Error_Lin})^2}$	0.15%

(1) The data for $\frac{1}{8}$ 8-3 was taken with the INA240A4, V_S = 5 V, V_{CM} = 60 V, V_{REF1} = V_{REF2} = 0 V, and V_{SENSE} = 10 mV.



9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The INA240 measures the voltage developed as current flows across the current-sensing resistor. The device provides reference pins to configure operation as either unidirectional or bidirectional output swing. When using the INA240 for inline motor current sense, the device is commonly configured for bidirectional operation.

9.1.1 Input Filtering

备注

Input filters are not required for accurate measurements using the INA240, and use of filters in this location is not recommended. If filter components are used on the input of the amplifier, follow the guidelines in this section to minimize the effects on performance.

Based strictly on user design requirements, external filtering of the current signal may be desired. The initial location that can be considered for the filter is at the output of the current amplifier. Although placing the filter at the output satisfies the filtering requirements, this location changes the low output impedance measured by any circuitry connected to the output voltage pin. The other location for filter placement is at the current amplifier input pins. This location satisfies the filtering requirement also, however the components must be carefully selected to minimally impact device performance. 8 9-1 shows a filter placed at the inputs pins.




图 9-1. Filter at Input Pins

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 9-2. Input Bias Current vs Differential Input Voltage

The measurement error expected from the additional external filter resistors can be calculated using 方程式 1, where the gain error factor is calculated using 方程式 2.

Gain Error (%) =
$$100 - (100 \times \text{Gain Error Factor})$$
 (1)

The gain error factor, shown in 方程式 1, can be calculated to determine the gain error introduced by the additional external series resistance. 方程式 1 calculates the deviation of the shunt voltage resulting from the attenuation and imbalance created by the added external filter resistance. 表 9-1 provides the gain error factor and gain error for several resistor values.

Gain Error Factor =
$$\frac{3000}{R_S + 3000}$$
 (2)

Where:

· R_S is the external filter resistance value

表 9-1. Gain Error Factor and Gain Error For External Input Resistors

EXTERNAL RESISTANCE (Ω)	GAIN ERROR FACTOR	GAIN ERROR (%)
5	0.998	0.17
10	0.997	0.33
100	0.968	3.23

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback




9.2 Typical Applications

The INA240 offers advantages for multiple applications including the following:

- High common-mode range and excellent CMRR enables direct inline sensing
- Ultra-low offset and drift eliminates the necessity of calibration
- Wide supply range enables a direct interface with most microprocessors

Two specific applications are provided and include more detailed information.

9.2.1 Inline Motor Current-Sense Application



Copyright © 2016, Texas Instruments Incorporated

图 9-3. Inline Motor Application Circuit

9.2.1.1 Design Requirements

Inline current sensing has many advantages in motor control, from torque ripple reduction to real-time motor health monitoring. However, the full-scale PWM voltage requirements for inline current measurements provide challenges to accurately measure the current. Switching frequencies in the 50-kHz to 100-kHz range create higher Δ V/ Δ t signal transitions that must be addressed to obtain accurate inline current measurements.

With a superior common-mode rejection capability, high precision, and a high common-mode specification, the INA240 provides performance for a wide range of common-mode voltages.

9.2.1.2 Detailed Design Procedure

For this application, the INA240 measures current in the drive circuitry of a 36-V, 4000-RPM motor.

To demonstrate the performance of the device, the INA240A1 with a gain of 20 V/V was selected for this design and powered from a 5-V supply.

Using the information in the *Adjusting the Output Midpoint With the Reference Pins* section, the reference point is set to midscale by splitting the supply with REF1 connected to ground and REF2 connected to supply. This configuration allows for bipolar current measurements. Alternatively, the reference pins can be tied together and driven with an external precision reference.

The current-sensing resistor is sized so that the output of the INA240 is not saturated. A value of 100-m Ω was selected to maintain the analog input within the device limits.

9.2.1.3 Application Curve




图 9-4. Inline Motor Current-Sense Input and Output Signals

C005



9.2.2 Solenoid Drive Current-Sense Application




图 9-5. Solenoid Drive Application Circuit

9.2.2.1 Design Requirements

Challenges exist in solenoid drive current sensing that are similar to those in motor inline current sensing. In certain topologies, the current-sensing amplifier is exposed to the full-scale PWM voltage between ground and supply. The INA240 is well suited for this type of application.

9.2.2.2 Detailed Design Procedure

For this application, the INA240 measures current in the driver circuit of a 24-V, 500-mA water valve.

To demonstrate the performance of the device, the INA240A4 with a gain of 200 V/V was selected for this design and powered from a 5-V supply.

Using the information in the *Adjusting the Output Midpoint With the Reference Pins* section, the reference point is set to midscale by splitting the supply with REF1 connected to ground and REF2 connected to supply. Alternatively, the reference pins can be tied together and driven with an external precision reference.

A value of 10 m Ω was selected to maintain the analog input within the device limits.

9.2.2.3 Application Curve




图 9-6. Solenoid Drive Current Sense Input and Output Signals

9.3 What to Do and What Not to Do

9.3.1 High-Precision Applications

For high-precision applications, verify accuracy and stability of the amplifier by:

- Providing a precision reference connected to REF1 and REF2
- Optimizing the layout of the power and sensing path of the sense resistor (see the Layout section)
- Providing adequate bypass capacitance on the supply pin (see the Power Supply Decoupling section)

9.3.2 Kelvin Connection from the Current-Sense Resistor

To provide accurate current measurements, verify the routing between the current-sense resistor and the amplifier uses a Kelvin connection. Use the information provided in § 9-7 and the *Connection to the Current-Sense Resistor* section during device layout.




图 9-7. Shunt Connections to the INA240

10 Power Supply Recommendations

The INA240 series makes accurate measurements beyond the connected power-supply voltage (V_S) because the inputs (IN+ and IN $^-$) operate anywhere between $^-$ 4 V and 80 V independent of V_S . For example, the V_S power supply equals 5 V and the common-mode voltage of the measured shunt can be as high as 80 V.

Although the common-mode voltage of the input can be beyond the supply voltage, the output voltage range of the INA240 series is constrained to the supply voltage.

10.1 Power Supply Decoupling

Place the power-supply bypass capacitor as close as possible to the supply and ground pins. TI recommends a bypass capacitor value of 0.1 $\,\mu$ F. Additional decoupling capacitance can be added to compensate for noisy or high-impedance power supplies.

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback



11 Layout

11.1 Layout Guidelines

11.1.1 Connection to the Current-Sense Resistor

Poor routing of the current-sensing resistor can result in additional resistance between the input pins of the amplifier. Any additional high-current carrying impedance can cause significant measurement errors because the current resistor has a very-low-ohmic value. Use a Kelvin or 4-wire connection to connect to the device input pins. This connection technique ensures that only the current-sensing resistor impedance is detected between the input pins.

11.2 Layout Example




图 11-1. Recommended TSSOP Package Layout

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




图 11-2. Recommended SOIC Package Layout



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- · Texas Instruments, INA240EVM User's Guide
- · Texas Instruments, Motor Control Application Report
- Texas Instruments, 48-V Three-Phase Inverter With Shunt-Based In-Line Motor Phase Current Sensing Reference Design

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com

18-Nov-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA240A1D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A1	Samples
INA240A1DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A1	Samples
INA240A1PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A1	Samples
INA240A1PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A1	Samples
INA240A2D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A2	Samples
INA240A2DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A2	Samples
INA240A2PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A2	Samples
INA240A2PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A2	Samples
INA240A3D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A3	Samples
INA240A3DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A3	Samples
INA240A3PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A3	Samples
INA240A3PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A3	Samples
INA240A4D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A4	Samples
INA240A4DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A4	Samples
INA240A4PW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A4	Samples
INA240A4PWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	I240A4	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

www.ti.com 18-Nov-2021

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF INA240:

Automotive: INA240-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA240A1DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A1PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A2DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A2PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A3DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A3PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
INA240A4DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA240A4PWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA240A1DR	SOIC	D	8	2500	340.5	336.1	25.0
INA240A1PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
INA240A2DR	SOIC	D	8	2500	340.5	336.1	25.0
INA240A2PWR	TSSOP	PW	8	2000	367.0	367.0	35.0
INA240A3DR	SOIC	D	8	2500	340.5	336.1	25.0
INA240A3PWR	TSSOP	PW	8	2000	356.0	356.0	35.0
INA240A4DR	SOIC	D	8	2500	340.5	336.1	25.0
INA240A4PWR	TSSOP	PW	8	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

All difficultions are norminal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA240A1D	D	SOIC	8	75	507	8	3940	4.32
INA240A1PW	PW	TSSOP	8	150	530	10.2	3600	3.5
INA240A2D	D	SOIC	8	75	507	8	3940	4.32
INA240A2PW	PW	TSSOP	8	150	530	10.2	3600	3.5
INA240A3D	D	SOIC	8	75	507	8	3940	4.32
INA240A3PW	PW	TSSOP	8	150	530	10.2	3600	3.5
INA240A4D	D	SOIC	8	75	507	8	3940	4.32
INA240A4PW	PW	TSSOP	8	150	530	10.2	3600	3.5



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司