# 1. Description


## 1.1. Project

Project Name	ADC_Interrupt
Board Name	NUCLEO-F411RE
Generated with:	STM32CubeMX 5.5.0
Date	09/23/2020

#### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F411
MCU name	STM32F411RETx
MCU Package	LQFP64
MCU Pin number	64


# 2. Pinout Configuration



# 3. Pins Configuration

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
7	NRST	Reset		
12	VSSA	Power		
13	VDDA	Power		
14	PA0-WKUP	I/O	ADC1_IN0	
18	VSS	Power		
19	VDD	Power		
30	VCAP1	Power		
31	VSS	Power		
32	VDD	Power		
47	VSS	Power		
48	VDD	Power		
60	воото	Boot		
63	VSS	Power		
64	VDD	Power		

# 4. Clock Tree Configuration



# 5. Software Project

## 5.1. Project Settings

Name	Value		
Project Name	ADC_Interrupt		
Project Folder	/home/quang/Desktop/Mastering-STM32/ADC_Interrupt		
Toolchain / IDE	STM32CubeIDE		
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.2		

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F411
мси	STM32F411RETx
Datasheet	026289_Rev6

#### 6.2. Parameter Selection

Temperature	25
Vdd	null

# 7. IPs and Middleware Configuration 7.1. ADC1

mode: IN0

#### 7.1.1. Parameter Settings:

ADC\_Settings:

Clock Prescaler PCLK2 divided by 2

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel Channel 0

Sampling Time 480 Cycles \*

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

#### 7.2. GPIO

#### 7.3. RCC

#### 7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 0 WS (1 CPU cycle)

#### **RCC Parameters:**

HSI Calibration Value 16

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.4. SYS

Timebase Source: SysTick

\* User modified value

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
ADC1	PA0-WKUP	ADC1_IN0	Analog mode	No pull-up and no pull-down	n/a	

## 8.2. DMA configuration

nothing configured in DMA service

## 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
Memory management fault	true	0	0	
Pre-fetch fault, memory access fault	true	0	0	
Undefined instruction or illegal state	true	0	0	
System service call via SWI instruction	true	0	0	
Debug monitor	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
ADC1 global interrupt	true	0	0	
PVD interrupt through EXTI line 16	unused			
Flash global interrupt	unused			
RCC global interrupt	unused			
FPU global interrupt	unused			

<sup>\*</sup> User modified value

# 9. Software Pack Report