


# **Arm® Architecture Reference Manual for Aprofile architecture**

# Known issues in Issue J.a

Non-Confidential

Copyright © 2020, 2022–2023 Arm Limited (or its affiliates).
All rights reserved.

**Issue 05** 102105\_J.a\_05\_en



# Arm<sup>®</sup> Architecture Reference Manual for A-profile architecture **Known issues in Issue J.a**

Copyright © 2020, 2022–2023 Arm Limited (or its affiliates). All rights reserved.

#### Release information

#### **Document history**

Issue	Date	Confidentiality	Change
F.c-	18 December	Non-	Known Issues in Arm® Architecture Reference Manual, Issue F.c, as of 18 December 2020
04	2020	Confidential	
G.b-	31 January	Non-	Known Issues in Arm® Architecture Reference Manual, Issue G.b, as of 7 January 2022
05	2022	Confidential	
H.a- 06	22 July 2022	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue H.a, as of 22 July 2022
I.a-	21 April	Non-	Known Issues in Arm® Architecture Reference Manual, Issue I.a, as of 31 March 2023
06	2023	Confidential	
J.a- 00	5 May 2023	Non- Confidential	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 31 March 2023
J.a-	16 June	Non-	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 19 May 2023
01	2023	Confidential	
J.a-	30 June	Non-	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 23 June 2023
02	2023	Confidential	
J.a-	31 August	Non-	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 18 August 2023
03	2023	Confidential	
J.a-	30 October	Non-	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 30 October 2023
04	2023	Confidential	
J.a-	30 November	Non-	Known Issues in Arm® Architecture Reference Manual, Issue J.a, as of 30 November 2023
05	2023	Confidential	

## **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied,

by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2020, 2022–2023 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

#### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product Status**

The information in this document is Final, that is for a developed product.

#### **Feedback**

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Introduction	11
1.1 Conventions	11
1.2 Useful resources	12
1.3 Other information	13
2. Known issues	14
2.1 D16198	14
2.2 D16648	15
2.3 D16729	15
2.4 D17119	16
2.5 C17311	16
2.6 R17462	17
2.7 D17465	17
2.8 D17494	19
2.9 D17570	20
2.10 D18202	21
2.11 C18270	21
2.12 D18330	23
2.13 D18465	23
2.14 C18635	24
2.15 D18710	24
2.16 C18842	25
2.17 D18887	25
2.18 C18973	26
2.19 D19270	27
2.20 C19346	28
2.21 D19583	28
2.22 D19696	29
2.23 D19804	30
2.24 C20016	30
2.25 R20031	30
2 26 C20037	31

2.27	C20048	31
2.28	E20075	32
2.29	D20134	34
2.30	D20135	35
2.31	D20159	36
2.32	D20192	36
2.33	R20208	37
2.34	- C20237	38
2.35	D20270	38
2.36	C20275	39
2.37	D20282	41
2.38	D20284	42
2.39	D20303	43
2.40	C20312	44
2.41	D20317	45
2.42	D20320	45
2.43	D20340	47
2.44	- C20341	48
2.45	D20346	48
2.46	C20348	49
2.47	D20351	49
2.48	D20375	5C
2.49	D20378	51
2.50	D20397	51
2.51	D20441	52
2.52	D20444	53
2.53	C20451	53
2.54	- C20503	54
2.55	D20506	57
2.56	C20514	57
2.57	C20530	58
2.58	D20542	58
2.59	D20578	58
2.60	C20580	59
2.61	C20583	60
2.62	D20589	62

2.63	D20601	64
2.64	- R20604	65
2.65	R20607	66
2.66	D20616	67
2.67	D20617	67
2.68	D20618	68
2.69	C20625	68
2.70	D20635	69
2.71	C20643	69
2.72	D20644	70
2.73	3 D20654	71
2.74	- D20664	71
2.75	D20668	71
2.76	D20675	72
2.77	D20678	72
2.78	B D20682	73
2.79	D20684	73
2.80	D20689	74
2.81	D20692	74
2.82	R20697	77
2.83	C20702	77
2.84	- D20711	78
2.85	D20728	79
2.86	D20731	79
2.87	D20738	80
2.88	C20749	81
2.89	C20759	82
2.90	D20760	82
2.91	D20791	82
2.92	D20794	83
2.93	R20805	84
2.94	- R20809	85
2.95	D20816	85
2.96	D20829	86
2.97	' R20840	87
2 98	N D20853	88

2.99 R20865	88
2.100 C20871	89
2.101 D20907	89
2.102 C20913	90
2.103 D20918	91
2.104 D20921	92
2.105 C20933	92
2.106 D20934	92
2.107 D20940	93
2.108 C20943	94
2.109 C20950	96
2.110 D20957	96
2.111 C20977	97
2.112 R20990	98
2.113 D21000	98
2.114 C21010	99
2.115 D21016	101
2.116 D21044	102
2.117 D21046	102
2.118 C21061	103
2.119 D21066	103
2.120 D21077	104
2.121 R21088	104
2.122 R21100	105
2.123 C21111	105
2.124 D21118	106
2.125 D21122	106
2.126 D21140	107
2.127 D21194	107
2.128 R21198	109
2.129 D21204	110
2.130 R21211	111
2.131 D21229	111
2.132 D21251	112
2.133 C21257	113
2 134 D21271	113

2.135	D21272	. 113
2.136	C21277	.114
2.137	D21292	. 114
2.138	D21297	. 115
2.139	D21307	. 116
2.140	D21308	. 116
2.141	D21363	. 117
2.142	D21373	. 117
2.143	D21376	. 118
2.144	D21392	. 118
2.145	D21408	. 119
2.146	D21433	. 119
2.147	D21435	. 120
2.148	C21437	.120
2.149	D21440	. 120
2.150	D21444	. 121
2.151	C21453	.122
2.152	D21455	. 123
2.153	C21461	.123
2.154	D21467	. 124
2.155	C21481	.124
2.156	C21487	.125
2.157	D21503	. 125
2.158	C21507	.126
2.159	D21508	. 133
2.160	D21512	. 135
2.161	C21524	.135
2.162	D21549	. 135
2.163	D21598	. 136
2.164	D21624	. 136
2.165	D21635	. 137
2.166	D21642	. 137
2.167	D21643	. 138
2.168	R21644	.138
2.169	D21653	. 138
2.170	D21658	. 139

2.171 R21669	140
2.172 D21715	140
2.173 D21721	141
2.174 D21762	141
2.175 D21770	142
2.176 C21830	142
2.177 C21837	143
2.178 D21854	144
2.179 D21856	144
2.180 D21864	145
2.181 21870	146
2.182 C21874	146
2.183 D21881	147
2.184 C21884	147
2.185 D21910	147
2.186 D21911	148
2.187 C1408: SME	148
2.188 R1555: SME	149
2.189 R1611: SME	149
2.190 D494: SVE2	150
2.191 D558: SVE2	150
2.192 C573: SVE2	151
2.193 D210: SVE	152
2.194 C217: SVE	155
2.195 C313: SVE	155
2.196 C314: SVE	155
2.197 C318: SVE	158
2.198 D1383: Armv9 Debug	158
2.199 D1127: RME	158
2.200 D1273: RME	159
2.201 R1345: RME	160

## 1. Introduction

#### 1.1 Conventions

The following subsections describe conventions used in Arm documents.

#### Glossary

The Arm Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

#### Typographic conventions

Arm documentation uses typographical conventions to convey specific meaning.

Convention	Use	
italic	Citations.	
bold	Interface elements, such as menu names.	
	Terms in descriptive lists, where appropriate.	
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.	
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.	
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments.  For example:	
	MRC p15, 0, <rd>, <crn>, <opcode_2></opcode_2></crn></rd>	
SMALL CAPITALS	Terms that have specific technical meanings as defined in the Arm® Glossary. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.	



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.



A reminder of something important that relates to the information you are reading.

## 1.2 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture, Issue J.a	DDI 0487J.a	Non-Confidential



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com

## 1.3 Other information

See the Arm website for other relevant information.

- Arm® Developer.
- Arm® Documentation.
- Technical Support.
- Arm® Glossary.

## 2. Known issues

This document records known issues in the Arm Architecture Reference Manual for A-profile architecture (DDI 0487), Issue J.a.

#### Key

- C = Clarification.
- D = Defect.
- R = Relaxation.
- E = Enhancement.

#### 2.1 D16198

In section D19.2.124 (SCTLR\_EL1, System Control Register (EL1)) field 'A, bit [1]', the value 0b0 description that reads:

Alignment fault checking disabled when executing at EL1 or EL0.

Instructions that load or store one or more registers, other than load/store exclusive and load-acquire/store-release, do not check that the address being accessed is aligned to the size of the data element(s) being accessed.

is corrected to read:

Alignment fault checking disabled when executing at EL1 or EL0. Alignment checks on some instructions are not disabled by this control. For more information, see Alignment of data accesses.

The following text in the field description is deleted:

Load/store exclusive and load-acquire/store-release instructions have an alignment check regardless of the value of the A bit.

If FEAT\_MOPS is implemented, SETG\* instructions have an alignment check regardless of the value of the A bit.

Equivalent changes are made in the following sections:

- D19.2.125 (SCTLR\_EL2, System Control Register (EL2)).
- D19.2.126 (SCTLR\_EL3, System Control Register (EL3)).

#### 2.2 D16648

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), in the 0b1 value description of 'FWB, bit [46]', the text that reads:

When this bit is 1, then:

- Bit[5] of stage 2 page or block descriptor is **RESO**.
- When bit[4] of stage 2 page or block descriptor is 1 and when:
  - Bits[3:2] of stage 2 page or block descriptor are 0b11, the resultant memory type and inner or outer cacheability attribute is the same as the stage 1 memory type and inner or outer cacheability attribute.
  - Bits[3:2] of stage 2 page or block descriptor are 0b10, the resultant memory type and attribute is Normal Write-Back.
  - Bits[3:2] of stage 2 page or block descriptor are ObOx, the resultant memory type will be Normal Non-cacheable except where the stage 1 memory type was Device-<attr> the resultant memory type will be Device-<attr>.

is corrected to read:

When this bit is 1, then:

- If the stage 1 translation specifies a cacheable memory type, then the stage 1 cache allocation hint is applied to the final cache allocation hint where the final memory type is cacheable.
- If the stage 1 translation does not specify a cacheable memory type, then if the final memory type is cacheable, it is treated as Read-Allocate, Write-Allocate.

The encoding of the stage 2 memory type and cacheability attributes in bits[5:2] of the stage 2 page or block descriptors are as described in 'Stage 2 memory type and Cacheability attributes when FEAT S2FWB is enabled'.

### 2.3 D16729

In section D19.2.43 (FPEXC32\_EL2, Floating-Point Exception Control register), in the field 'EN, bit [30]', the text that reads:

- For Advanced SIMD instructions only:
  - CPACR.ASEDIS.
  - If executing in Non-secure state, HCPTR.TASE and NSACR.NSTRCDIS.

is replaced with:

- For Advanced SIMD instructions only:
  - CPACR.ASEDIS.

If executing in Non-secure state, HCPTR.TASE and NSACR.NSASEDIS.

Similar changes are made in the following sections:

- G8.2.32 (CPACR, Architectural Feature Access Control register), in the field 'cp10, bits [21:20]'.
- G8.2.53 (FPEXC, Floating-Point Exception Control register), in the field 'EN, bit [30]'.

#### 2.4 D17119

In sections F3.1.10 (Advanced SIMD shifts and immediate generation), subsection 'Advanced SIMD two registers and shift amount' and F4.1.22 (Advanced SIMD shifts and immediate generation), subsection 'Advanced SIMD two registers and shift amount', the following constraints are added to VMOVL:

- 'L' must be '0'.
- 'imm3H' cannot be '000'.

### 2.5 C17311

In section D8.11.3 (Additional behavior when HCR\_EL2.NV is 1 and HCR\_EL2.NV1 is 1), the text in I<sub>JKLJK</sub> that reads:

For Block descriptors and Page descriptors in the EL1&O translation regime, all of the following apply:

- Block descriptor and Page descriptor bit[54] holds PXN, not UXN.
- Block descriptor and Page descriptor bit[53] is **RESO**.
- Block descriptor and Page descriptor bit[6], AP[1], is treated as 0 regardless of the actual value.

is updated to read:

For Block descriptors and Page descriptors in the EL1&O translation regime, all of the following apply:

- Block descriptor and Page descriptor bit[54] holds PXN, not UXN.
- The Effective value of UXN is 0.
- Block descriptor and Page descriptor bit[53] is **RESO**.
- Block descriptor and Page descriptor bit[6], AP[1], is treated as 0 regardless of the actual value.

An equivalent change is made in section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), in the definition of 'NV1, bit [43]'.

## 2.6 R17462

In section I2.2.2 (Halt-on-debug), the statement that reads:

Arm recommends that a system counter implements a Halt-on-debug signal that can be controlled by a debugger using the Embedded Cross-Trigger (ECT) using a system-level cross-trigger interface that includes:

- A debug request output trigger event that asserts the Halt-on-debug signal.
- A restart request output trigger event that deasserts the Halt-on-debug signal.

For more information, see About the Embedded Cross-Trigger on page H5-11166.

is updated to read:

Where the system counter implements a Halt-on-debug signal and the system supports halting the system counter, Arm recommends that the Halt-on-debug signal can be controlled by a debugger using the Embedded Cross-Trigger (ECT) using a system-level cross-trigger interface that includes:

- A debug request output trigger event that asserts the Halt-on-debug signal.
- A restart request output trigger event that deasserts the Halt-on-debug signal.

For more information, see About the Embedded Cross-Trigger on page H5-11166.

## 2.7 D17465

In section D19.1.2 (General behavior of accesses to the AArch64 System registers), in the subsection 'Synchronization requirements for AArch64 System registers', the statements that read:

Conceptually, explicit synchronization occurs as the first step of each of these events, so that if the event uses state that has previously been changed but was not synchronized by the time of the event, the event is guaranteed to use the state as if it had been synchronized.

Note: This explicit synchronization applies as the first step of the execution of the events, and does not apply to any effect of System registers that apply to the fetch and decode of the instructions that cause these events, such as breakpoints or changes to the translation table.

are updated to read:

The pseudocode for each of these events defines the point at which the explicit synchronization takes effect, as a result of a call to the SynchronizeContext() function or InstructionSynchronizationBarrier() function.

The principle behind the position of the call to SynchronizeContext() or InstructionSynchronizationBarrier() is that it occurs before indirect reads of System registers that

are used in the construction of the target context, but is permitted to occur after indirect reads of System registers that apply to the context in which the instruction is executed or from which the event is taken.

Note: For some instructions, this means that some System registers are indirectly read before the explicit synchronization, and therefore changes to those System registers might need an explicit Context synchronization event before the instruction. For example, changes to some fields of HCR\_EL2 at EL2 need an explicit ISB in program order before an ERET instruction.

In section J1.1.2 (aarch64/exceptions), in the pseudocode function AArch64. Take Exception(), the code that reads:

```
FailTransaction(cause, FALSE);
SynchronizeContext();
// If coming from AArch32 state, the top parts of the X[] registers might be set to zero
...
```

is corrected to read:

```
FailTransaction(cause, FALSE);

if !IsFeatureImplemented(FEAT_ExS) || SCTLR[target_el].EIS == '1' then

SynchronizeContext();

// If coming from AArch32 state, the top parts of the X[] registers might be set
to zero
...
```

In section J1.1.4 (aarch64/instrs), in the pseudocode function Arch64. Exception Return(), the code that reads:

```
TakeUnmaskedPhysicalSErrorInterrupts(iesb_req);
SynchronizeContext();
// Attempts to change to an illegal state will invoke the Illegal Execution state mechanism
...
```

is corrected to read:

In section J1.3.1 (shared/debug), in the pseudocode function DRPSInstruction(), the code that reads:

```
DRPSInstruction()
SynchronizeContext();
```

#### is corrected to read:

```
DRPSInstruction()
    sync_errors = HaveIESB() && SCTLR[].IESB == '1';
    if HaveDoubleFaultExt() && !UsingAArch32() then
        sync_errors = sync_errors || (SCR_EL3.EA == '1' && SCR_EL3.NMEA == '1' &&

PSTATE.EL == EL3);
    // SCTLR[].IESB might be ignored in Debug state.
    if !ConstrainUnpredictableBool(Unpredictable_IESBinDebug) then
        sync_errors = FALSE;
    if sync_errors then
        SynchronizeErrors();
    SynchronizeContext();
    DebugRestorePSR();
    return;
```

#### 2.8 D17494

In section D19.12.2, (CNTHCTL\_EL2, Counter-timer Hypervisor Control Register), the EL1TVCT, bit[14] field description, the text that reads:

Traps ELO and EL1 accesses to the EL1 virtual counter registers to EL2, when EL2 is enabled for the current Security state.

EL1TVCT	Meaning
0b0	Watchpoint exception. See Watchpoint exceptions on page D2-5446.
0b1	If HCR_EL2.E2H is 0 or HCR_EL2.TGE is 0, then:
	In AArch64 state, traps EL0 and EL1 accesses to CNTVCT_EL0 to EL2, unless they are trapped by CNTKCTL_EL1.EL0VCTEN.
	In AArch32 state, traps EL0 and EL1 accesses to CNTVCT to EL2, unless they are trapped by CNTKCTL_EL1.EL0VCTEN or CNTKCTL.PL0VCTEN.
	If HCR_EL2.{E2H, TGE} is {1, 1}, this control does not cause any instructions to be trapped.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL\_EL2.ECV bit.

is clarified to read:

Traps ELO and EL1 accesses to the EL1 virtual counter registers to EL2 when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to CNTVCT\_EL0 and CNTVCTSS\_EL0 are trapped to EL2 and reported using EC syndrome value 0x18, unless they are trapped by CNTKCTL EL1.EL0VCTEN.
- In AArch32 state, accesses to CNTVCT are trapped to EL2 and reported with EC syndrome value 0x04, unless they are trapped by CNTKCTL\_EL1.EL0VCTEN or CNTKCTL.PL0VCTEN.

EL1TVCT	Meaning
0b0	This control does not cause any instructions to be trapped.
0b1	ELO and EL1 accesses to the specified registers are trapped to EL2.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

If HCR EL2.{E2H, TGE} is {1, 1}, this control does not cause any instructions to be trapped.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

Equivalent changes are made in the following locations, where the text for relevant trap fields has been changed to include CNTVCTSS\_ELO and CNTPCTSS\_ELO: EL1PCTEN, EL0VCTEN, and EL0PCTEN fields in section D19.12.2, (CNTHCTL\_EL2, Counter-timer Hypervisor Control Register) as well as EL0VCTEN and EL0PCTEN fields in section D19.12.15, (CNTKCTL\_EL1, Counter-timer Kernel Control Register).

## 2.9 D17570

In section D19.2.104, (MPIDR\_EL1, Multiprocessor Affinity Register), subsection 'MT, bit [24]', the text that reads:

Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. See the description of AffO for more information about affinity levels.

is changed to read:

Indicates whether the lowest level of affinity consists of logical PEs that are implemented using an interdependent approach, such as multithreading. See the description of AffO for more information about affinity levels.

The following text is added after the field value table:

Note: This field does not indicate that multithreading is implemented and does not indicate that PEs with different affinity level 0 values, and the same values for affinity level 1 and higher are implemented.

The equivalent change is made in section G8.2.113, (MPIDR\_EL1, Multiprocessor Affinity Register), subsection 'MT, bit [24]'.

#### 2.10 D18202

In section D10.2.7 (Operation Type packet), subsection 'Operation Type packet payload (load/store)', the PRED field definition is updated to include the following text:

Predicated SVE operation. The operation is one of the following:

- If FEAT\_SPEv1p2 is implemented, a predicated load operation that writes to one or more vector destination registers under a Governing predicate using zeroing predication.
- A predicated store of one or more vector registers. Note: If FEAT\_SPEv1p2 is not implemented, it is **IMPLEMENTATION DEFINED** whether this field is 0b0 or 0b1 for a predicated load operation that writes to one or more vector destination registers under a Governing predicate using zeroing predication.

#### 2.11 C18270

In section D1.3.5 (Synchronous Exception types), in the table of information statement IZFGJP, the text that reads:

Priority	Synchronous exception type
31	In the following priority order:
	1. Data Abort exceptions on translation table walks and translation table entry updates.
	2. GPC Exceptions on translation table walks and translation table entry updates, if FEAT_RME is implemented.
	3. Data Abort exceptions due to synchronous External aborts on translation table walks and translation table entry updates.
	4. Data Abort exceptions on the final physical address access of the address translation process.
	5. If prioritized here, then in the following priority order:
	a. Data Abort exceptions due to a Granule Protection Fault (GPF) on the final physical address access of the address translation process, if FEAT_RME is implemented.
	b. GPC exceptions on the final physical address access of the address translation process, if FEAT_RME is implemented.
	c. Data Abort exceptions due to synchronous External aborts on the final physical address access of the address translation process.
	Whether these are prioritized here or as Priority 33 is <b>IMPLEMENTATION DEFINED</b> .
	See also:
	MMU fault prioritization from a single address translation stage on page D8-5926.
	External aborts on page D7-5799.
32	Watchpoint exception. See Watchpoint exceptions on page D2-5446.

Priority	Synchronous exception type
33	If prioritized here, then in the following priority order:
	1. Data Abort exceptions due to a Granule Protection Fault (GPF) on the final physical address access of the address translation process, if FEAT_RME is implemented.
	2. GPC exceptions on the final physical address access of the address translation process, if FEAT_RME is implemented.
	3. Data Abort exceptions due to synchronous External aborts on the final physical address access of the address translation process.
	Whether these are prioritized here or as Priority 31 is IMPLEMENTATION DEFINED.
	Data Abort exceptions on Tag Check Faults, if FEAT_MTE2 is implemented.
	See also:
	PE handling of Tag Check Fault on page D10-5979.
	External aborts on page D7-5799.

#### is changed to read:

Priority	Synchronous exception type		
31	In the following priority order:		
	1. Data Abort exceptions on translation table walks and translation table entry updates.		
	2. GPC Exceptions on translation table walks and translation table entry updates, if FEAT_RME is implemented.		
	3. Data Abort exceptions due to synchronous External aborts on translation table walks and translation table entry updates.		
	4. Data Abort exceptions arising from an MMU fault not on a translation table walk, that are not covered by priorities 32 or 34.		
	See also:		
	MMU fault prioritization from a single address translation stage on page D8-5926.		
32	If prioritized here, then in the following priority order:		
	1. Data Abort exceptions due to a Granule Protection Fault (GPF) on the final physical address access of the address translation process, if FEAT_RME is implemented.		
	2. GPC exceptions on the final physical address access of the address translation process, if FEAT_RME is implemented.		
	3. Any of		
	a. Data Abort exceptions due to synchronous External aborts on the final physical address access of the address translation process.		
	b. Data Abort exceptions on Tag Check Faults, if FEAT_MTE2 is implemented.		
	See also:		
	PE handling of Tag Check Fault on page D10-5979.		
	External aborts on page D7-5799.		
33	Watchpoint exception. See Watchpoint exceptions on page D2-5446.		
34	The exceptions listed for priority 32 if they are prioritized as 34.		

This table is also upgraded from an information statement to a rule.

Similarly, the following sections are updated to match the new priority definitions:

- G1.12.2 (Exception prioritization for exceptions taken to AArch32 state).
- H2.2.5 (Debug state entry and debug event prioritization).

In section D10.7 (PE handling of Tag check faults), the text that reads:

A Data Abort due to a Tag Check Fault is prioritized as a Data Abort exception generated by a synchronous External abort that was not generated by a translation table walk.

If an access generates both a Data Abort due to a Synchronous Tag Check Fault, and a Data Abort due to a synchronous External abort that was not generated by a translation table walk, it is **IMPLEMENTATION DEFINED** which abort is reported. For more information on prioritization of exceptions see Synchronous exception types on page D1-5363.

is replaced with:

For the priority of a synchronous exception due to a Tag Check Fault, see section D1.3.5 Synchronous exception types.

### 2.12 D18330

Arm® Architecture Reference Manual for A-profile architecture, Issue J.a is somewhat inconsistent in its use of 'prefetch' and 'preload' to describe the bringing in of items into caches either by hardware prediction or as a result of some prefetch or preload instructions.

In future versions of Arm® Architecture Reference Manual for A-profile architecture, this will be cleaned up. The term 'prefetch' will be used for this functionality, with 'hardware prefetch' used where the prefetch is predicted by hardware, and 'software prefetch' used where the prefetch is prompted by particular instructions (such as the AArch64 PRFM or AArch32 PLD instructions).

## 2.13 D18465

In section D19.2.125 (SCTLR\_EL2, System Control Register (EL2)), for all of the bits that are described as having a function when HCR\_EL2.E2H==1 && HCR\_EL2.TGE==1 and being **RESO** otherwise, it is clarified that these bits:

- Are **RESO** when HCR EL2.E2H==0, so software should write the value 0.
- Are ignored by hardware when HCR\_EL2.E2H==1 && HCR\_EL2.TGE==0, but software doesn't have to set the value 0.
- Have their described effect when HCR EL2.E2H==1 && HCR EL2.TGE==1.

#### 2.14 C18635

In Section D19.2.37, (ESR\_EL1, Exception Syndrome Register (EL1)), subsection 'ISS encoding for an exception from a Pointer Authentication instruction authentication failure', the text that reads:

It is **IMPLEMENTATION DEFINED** whether the following instructions generate an exception directly from the authorization failure, rather than changing the address in a way that will generate a Translation fault when the address is accessed:

is changed to read:

If FEAT\_FPACCOMBINE is implemented, the following instructions generate a PAC Fail exception when the Pointer Authentication Code (PAC) is incorrect:

The equivalent changes are made in the following sections:

- D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)), subsection 'ISS encoding for an exception from a Pointer Authentication instruction authentication failure'
- D19.2.39 (ESR\_EL3, Exception Syndrome Register (EL3)), subsection 'ISS encoding for an exception from a Pointer Authentication instruction authentication failure'

## 2.15 D18710

In section G8.3.15 (DBGDSCRint, Debug Status and Control Register, Internal View), the accessibility pseudocode that reads:

```
if Halted() && ConstrainUnpredictableBool(Unpredictable_IGNORETRAPINDEBUG) then
   if t == 15 then
        PSTATE.<N,Z,C,V> = DBGDSCRint<31:28>;
   else
        R[t] = DBGDSCRint;
elsif PSTATE.EL == EL0 then
```

is corrected to read:

```
if Halted() && ConstrainUnpredictableBool(Unpredictable_IGNORETRAPINDEBUG) then
   if t == 15 then
        ConstrainUnpredictableProcedure(Unpredictable_MRC_APSR_TARGET);
   else
        R[t] = DBGDSCRint;
elsif PSTATE.EL == EL0 then
```

In four other places within the accessibility pseudocode for this register, the code that reads:

```
if t == 15 then
    PSTATE.<N,Z,C,V> = DBGDSCRint<31:28>;
else
    R[t] = DBGDSCRint;
```

is corrected to read:

```
if t == 15 then
    if Halted() then
        ConstrainUnpredictableProcedure(Unpredictable_MRC_APSR_TARGET);
    else
        PSTATE.<N,Z,C,V> = DBGDSCRint<31:28>;
else
    R[t] = DBGDSCRint;
```

## 2.16 C18842

In section I6.5.14 (AMDEVARCH, Activity Monitors Device Architecture Register), the text in the ARCHID, bits [15:0] description that reads:

#### For AMU:

- Bits [15:12] are the architecture version, 0x0.
- Bits [11:0] are the architecture part number, 0xA66.

This corresponds to AMU architecture version AMUv1.

is changed to read:

#### For AMU:

- Bits [15:12] are the architecture version, also identified as AMDEVARCH.ARCHVER.
- Bits [11:0] are the architecture part number, also identified as AMDEVARCH.ARCHPART.

AMDEVARCH.ARCHVER = 0x0, which corresponds to AMU architecture version AMUv1.

If FEAT AMU EXT32 is implemented, AMDEVARCH is 0xA66.

If FEAT AMU EXT64 is implemented, AMDEVARCH is 0xA67.

The value of this field is an **IMPLEMENTATION DEFINED** choice of:

ARCHID	Meaning
0x0A66	AMUv1, with FEAT_AMU_EXT32 implemented.
0x0A67	AMUv1, with FEAT_AMU_EXT64 implemented.

### 2.17 D18887

In section G8.2.120 (PAR, Physical Address Register), the MCR accessibility pseudocode that reads:

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR EL2.T7 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) && ELUsingAArch32(EL3) then
        PAR NS = ZeroExtend(R[t]);
    else
        PAR = ZeroExtend(R[t]);
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && ELUsingAArch32(EL3) then
        PAR NS = ZeroExtend(R[t]);
       PAR = ZeroExtend(R[t]);
elsif PSTATE.EL == EL3 then
   if SCR.NS == '0' then
       PAR S = ZeroExtend(R[t]);
        PAR NS = ZeroExtend(R[t]);
```

is updated to read:

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && !ELUsingAArch32(EL2) && HSTR EL2.T7 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() && ELUsingAArch32(EL2) && HSTR.T7 == '1' then
       AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) && ELUsingAArch32(EL3) then
       PAR NS<31:0> = R[t];
       PAR<31:0> = R[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && ELUsingAArch32(EL3) then
        PAR NS<31:0> = R[t];
    else
        PAR<31:0> = R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        PAR S<31:0> = R[t];
    else
        PAR NS<31:0> = R[t];
```

An equivalent change is made in the MCR accessibility pseudocode of sections G8.4.2 (PMCCNTR, Performance Monitors Cycle Count Register), G8.2.166 (TTBR0, Translation Table Base Register 0), and G8.2.167 (TTBR1, Translation Table Base Register 1).

## 2.18 C18973

In section D19.1.3 (Principles of the ID scheme for fields in ID registers) the paragraph which reads:

The ID fields, which are either signed or unsigned, use increasing numerical values to indicate increases in functionality. Therefore, if a value of 0x1 indicates the presence of some instructions, then the value 0x2 will indicate the presence of those instructions plus some additional instructions or functionality.

is clarified to read:

The ID fields, which are either signed or unsigned, use increasing numerical values to indicate increases in functionality. Therefore, for an unsigned ID field, if the value 0x1 indicates the presence of some instructions, then the value 0x2 will indicate the presence of those instructions plus some additional instructions or functionality.

In the same section, the text which reads:

In a few cases, the architecture has been changed to permit implementations to exclude a feature that has previously been required and for which no ID field has been defined. In these cases, a new ID field is defined and:

- The field holds a signed value.
- The field value 0xF indicates that the feature is not implemented.
- The field value 0x0 indicates that the feature is implemented.
- Software that depends on the feature can use the test:

```
if value >= 0 {
// Software features that depend on the presence of the hardware feature
}
```

is clarified to read:

In a few cases, the architecture has been changed to permit implementations to exclude features that have previously been required and for which no ID field has been defined. In these cases, a new ID field is defined and:

- The field holds a signed value.
- The field value 0x0 indicates that the feature is implemented.
- The field value 0xF indicates that the feature is not implemented.
- Increasingly negative values indicate additional aspects of the architecture that are not implemented as a result of the feature not being implemented.
- Software that depends on the feature can use the test:

```
if value >= 0 {
// Software features that depend on the presence of the hardware feature
}
```

## 2.19 D19270

In section A2.18 (The Memory Partitioning and Monitoring (MPAM) Extension), the text that reads:

The fields that identify the presence of the MPAM Extension are:

- ID\_AA64PFRO\_EL1.MPAM.
- EDPFR.MPAM.

is corrected to read:

The following fields identify the presence of the MPAM Extension:

- ID AA64PFRO EL1.MPAM.
- ID\_AA64PFR1\_EL1.MPAM\_frac.

#### 2.20 C19346

In section A2.5.3 (Features added to the Armv8.3 extension in later releases), the description of 'FEAT CONSTPACFIELD, PAC algorithm enhancement' that reads:

FEAT\_CONSTPACFIELD introduces functionality that permits an implementation with pointer authentication to use the value of bit[55] in the virtual address to determine the size of the PAC field, even when the top byte is not being ignored.

is updated to read:

FEAT\_CONSTPACFIELD introduces functionality that permits an implementation with pointer authentication to use the value of bit[55] in the virtual address to determine the size of the PAC field when adding a PAC to the virtual address, even when the top byte is not being ignored.

In section D8.8 (Pointer authentication), rule R<sub>NO7WG</sub> that reads:

If FEAT\_CONSTPACFIELD is implemented, then an implementation is permitted to use the value in Xn[55] to determine the size of the PAC field, even when address tagging is not used.

is updated to read:

If FEAT\_CONSTPACFIELD is implemented, then an implementation is permitted to use the value in Xn[55] to determine the size of the PAC field when adding a PAC to Xn, even when address tagging is not used.

## 2.21 D19583

In section D1.3.8 (Configurable instruction controls), rule R<sub>ITXTE</sub> that reads:

It is **UNPREDICTABLE** / **CONSTRAINED UNPREDICTABLE** whether configurable instruction controls generate an exception when the instruction is **UNPREDICTABLE** or **CONSTRAINED UNPREDICTABLE** in the PE state in which the instruction is executed.

is updated to read:

It is **CONSTRAINED UNPREDICTABLE** whether configurable instruction controls generate an exception when the instruction is **UNPREDICTABLE** or **CONSTRAINED UNPREDICTABLE** in the PE state in which the instruction is executed, with all of the following constraints:

- If the instruction description explicitly states that the configurable instruction control is applied with higher priority than the **CONSTRAINED UNPREDICTABLE** behavior, then the configurable instruction control generates an exception.
- The **CONSTRAINED UNPREDICTABLE** behaviors cannot lead to any behavior that is prohibited by the general definition of **UNPREDICTABLE**.

### 2.22 D19696

In section B1.2.5 (Process state, PSTATE), in the subsection 'Accessing PSTATE fields at ELO', the table B1-1 'Accessing PSTATE fields at ELO using MRS and MSR (register)' that reads:

Special-purpose Register	PSTATE fields
NZCV	N, Z, C, V
DAIF	D, A, I, F

#### is corrected to read:

Special-purpose Register	PSTATE fields
NZCV	N, Z, C, V
DAIF	D, A, I, F
SSBS	SSBS
DIT	DIT
тсо	TCO

Within the same section, the text that reads:

Software can also use the MSR (immediate) instruction to directly write to PSTATE.{D, A, I, F}. Table B1-2 shows the MSR (immediate) operands that can directly write to PSTATE.{D, A, I, F} when the PE is at ELO using AArch64 state.

Table B1-2 'Accessing PSTATE.{D, A, I, F} at ELO using MSR (immediate)'

Operand	PSTATE fields	Notes
DAIFSet	D, A, I, F	Directly sets any of the PSTATE.{D,A, I, F} bits to 1
DAIFCIr	D, A, I, F	Directly clears any of the PSTATE.{D, A, I, F} bits to 0

is corrected to read:

Software can also use the MSR (immediate) instruction to directly write to PSTATE.{D, A, I, F, SSBS, DIT, TCO}. Table B1-2 shows the MSR (immediate) operands that can directly write to PSTATE.{D, A, I, F, SSBS, DIT, TCO} when the PE is at ELO using AArch64 state.

Table B1-2 'Accessing PSTATE.{D, A, I, F, SSBS, DIT, TCO} at ELO using MSR (immediate)'

Operand	PSTATE fields	Notes
DAIFSet	D, A, I, F	Directly sets any of the PSTATE.{D,A, I, F} bits to 1
DAIFCIr	D, A, I, F	Directly clears any of the PSTATE.{D, A, I, F} bits to 0
SBSS	SBSS	Directly sets the PSTATE.SSBS bit to CRm<0>
DIT	DIT	Directly sets the PSTATE.DIT bit to CRm<0>
TCO	TCO	Directly sets the PSTATE.TCO bit to CRm<0>

#### 2.23 D19804

In section D9.4.1 (Virtual address translation), the following text is added:

If a tag write by an STG instruction that does not also write data is translated by a writeable-clean descriptor, but the tag write effect is IGNORED due to a stage 1 descriptor not having the Tagged memory attribute, or because Allocation tag access is disabled for the instruction by SCR\_EL3.ATA, HCR\_EL2.ATA, SCTLR\_ELx.ATA or SCTLR\_ELx.ATAO, it is **CONSTRAINED UNPREDICTABLE** whether hardware updates the dirty state of that descriptor.

### 2.24 C20016

In section C6.2.244 (PACGA), the instruction description that reads:

Pointer Authentication Code, using Generic key. This instruction computes the pointer authentication code for an address in the first source register, using a modifier in the second source register, and the Generic key. The computed pointer authentication code is returned in the upper 32 bits of the destination register.

is clarified to read:

Pointer Authentication Code, using Generic key. This instruction computes the pointer authentication code for a 64-bit value in the first source register, using a modifier in the second source register, and the Generic key. The computed pointer authentication code is written to the most significant 32 bits of the destination register, and the least significant 32 bits of the destination register are set to zero.

### 2.25 R20031

In section B2.7.2 (Device memory), under the bullet list that reads:

All of these memory types have the following properties:

• Speculative data accesses are not permitted to any memory location with any Device memory attribute. This means that each memory access to any Device memory type must be one

that would be generated by a simple sequential execution of the program. The following exceptions to this apply:

the following sub-bullet is added:

 An LDRAA or LDRAB instruction that fails the pointer authentication check and loads from a location in Device memory is permitted to cause one read access to that location if all of the other requirements for accessing that Device location are met.

## 2.26 C20037

In section J1.3.3 (shared/functions), in the function AltPARTIDspace(), the code that reads:

```
PARTIDspaceType AltPARTIDspace(bits(2) el, SecurityState security,

PARTIDspaceType primaryPIdSpace)

case security of

when SS_NonSecure

assert el != EL3;

return primaryPIdSpace; // there is no ALTSP for Non_secure

...
```

is updated to read:

```
PARTIDspaceType AltPARTIDspace(bits(2) el, SecurityState security,

PARTIDspaceType primaryPIdSpace)

case security of

when SS_NonSecure

assert el != EL3;

return primaryPIdSpace;

...
```

## 2.27 C20048

In section D8.8.1 (PAC field), the rule that reads:

#### **R**FWYCF

When a 64-bit register, Xn, holds an address with a PAC field, the location of the PAC field is determined by all of the following:

- The bottom PAC bit is 64-TCR ELx.TnSZ.
- If FEAT\_CONSTPACFIELD is implemented, or address tagging is used, then the value of Xn[55] is the value of n used in TnSZ.
- If FEAT\_CONSTPACFIELD is not implemented and address tagging is not used, then the value of Xn[55] is the value of n used in TnSZ.
- If address tagging is used, the PAC field is Xn[54:bottom PAC bit].
- If address tagging is not used, the PAC field is Xn[63:56, 54:bottom PAC bit].

#### is updated to read:

#### **R**FWYCF

If FEAT\_CONSTPACFIELD is not implemented, when a 64-bit register, Xd, holds an address with a PAC field, the location of the PAC field is determined by all of the following:

- The bottom PAC bit is 64-TCR ELx.TnSZ, and the value of n is determined as follows:
  - If inserting a PAC into an address and address tagging is not used, then the value of Xd[63] is the value of n.
  - Otherwise, the value of Xd[55] is the value of n.
- If address tagging is used, the PAC field is Xd[54:bottom\_PAC\_bit].
- If address tagging is not used, the PAC field is Xd[63:56, 54:bottom\_PAC\_bit].

#### $R_{\text{XTGWV}}$

If FEAT\_CONSTPACFIELD is implemented, when a 64-bit register, Xd, holds an address with a PAC field, the location of the PAC field is determined by all of the following:

- The bottom\_PAC\_bit is 64-TCR\_ELx.TnSZ.
- The value of Xd[55] is the value of n used in TnSZ.
- If address tagging is used, the PAC field is Xd[54:bottom\_PAC\_bit].
- If address tagging is not used, the PAC field is Xd[63:56, 54:bottom\_PAC\_bit].

The following information statement is also added to the section:

In the case where address tagging is not used, then any use of a VA that has differing values of bit [63] and bit [55] is a non-canonical VA that will generate a fault. For this reason, the presence or absence of FEAT\_CONSTPACFIELD does not affect the use of pointer authentication when inserting a PAC into a canonical VA.

## 2.28 E20075

In section A2.2.1 (Additional functionality added to Armv8.0 in later releases), under the description of 'FEAT\_ETS2, Enhanced Translation Synchronization', the text that reads:

This feature is OPTIONAL in Armv8.0 implementations and mandatory in Armv8.7 implementations.

is corrected to read:

This feature is OPTIONAL in Armv8.0 implementations and mandatory in Armv8.8 implementations.

In section A2.9.2 (Additional requirements of Armv8.7), the reference to 'FEAT\_ETS, Enhanced Translation Synchronization' is deleted. The following text is instead added to section A2.10.2 (Additional requirements of Armv8.8):

FEAT\_ETS2, Enhanced Translation Synchronization

All implementations of the Armv8.8 architecture are required to implement FEAT ETS2.

For more information, see FEAT ETS2 on page A2-84.

In section D8.2.6 (Translation table walk properties), in the subsection 'Ordering of memory accesses from translation table walks', the rule  $R_{LTJGW}$  is deleted, and is replaced with the following rule  $R_{NNFPF}$ :

If FEAT\_ETS2 is implemented, E1 is an Explicit Memory Effect, E2 is an Implicit Read of a TTD and all of the following apply, then E1 is Ordered-before E2:

- E1 is program-order-before a Fault Effect E3.
- E2 is Translation-intrinsically-before E3.

In the following sections:

- D19.2.65 (ID\_AA64MMFR1\_EL1, AArch64 Memory Model Feature Register 1), field 'ETS, bits [39:36]'.
- D19.2.89 (ID MMFR5 EL1, AArch32 Memory Model Feature Register 5), field 'ETS, bits [3:0]'.
- G8.2.97 (ID\_MMFR5, Memory Model Feature Register 5), field 'ETS, bits [3:0]'.

The field description that reads:

Indicates support for Enhanced Translation Synchronization. > Defined values are:

0b0000	Enhanced Translation Synchronization is not supported.
0b0001	Enhanced Translation Synchronization is supported.

All other values are reserved. FEAT\_ETS2 implements the functionality identified by the value 0b0001. In Armv8.0, the permitted values are 0b0000 and 0b0001. From Armv8.7, the only permitted value is 0b0001.

is updated to read:

Indicates support for Enhanced Translation Synchronization. Defined values are:

0b0000	Enhanced Translation Synchronization is not supported.
0b0001	Enhanced Translation Synchronization is not supported.
0b0010	Enhanced Translation Synchronization is supported.

All other values are reserved.

FEAT ETS2 implements the functionality identified by the value 0b0010.

From Armv8.8, the values 0b0000 and 0b0001 are not permitted.

In section E2.4 (Ordering of translation table walks), the text that reads:

If FEAT\_ETS2 is implemented, and a memory access RW1 is Ordered-before a second memory access RW2, then RW1 is also Ordered-before any translation table walk generated by RW2 that generates any of the following:

- A Translation fault.
- An Address size fault.
- An Access flag fault.

is updated to read:

If FEAT\_ETS2 is implemented, E1 is an Explicit Memory Effect, E2 is an Implicit Read of a TTD and all of the following apply, then E1 is Ordered-before E2:

- E1 is program-order-before a Fault Effect E3.
- E2 is Translation-intrinsically-before E3.

References to FEAT\_ETS are replaced with FEAT\_ETS2 throughout the document.

#### 2.29 D20134

In section D12.11.1 (Definitions), the following definitions are added:

#### Architectural

An architectural event is an event which gives the same result for the same program on any implementation of the Arm architecture, subject to the program having the same inputs, including asynchronous events triggered by the system, any **IMPLEMENTATION DEFINED** or **UNPREDICTABLE** variation permitted by the event definition, and the *reasonable degree of inaccuracy* described by *The PMU event number space and common events* on page D12-6027. INST\_RETIRED is an example of an architectural event.

An architectural event should not be confused with an event defined by the architecture, which is referred to as a Common event.

#### Microarchitectural

A microarchitectural event is any event which is not architectural. That is, it will give different results for the same program on two different implementations of the Arm architecture, due to microarchitectural differences in the implementations. L1D\_CACHE\_REFILL is an example of a microarchitectural event.

A microarchitectural event should not be confused with an event defined by the implementation, which is referred to as an **IMPLEMENTATION DEFINED** event.

Correspondingly, the following event definitions in section D12.11.3 (Common event numbers), subsection 'Common microarchitectural events', are moved to the subsection 'Common architectural events':

- 0x0081, EXC UNDEF.
- 0x0082, EXC SVC.
- 0x0083, EXC PABORT.
- 0x0084, EXC DABORT.
- 0x0086, EXC IRQ.
- 0x0087, EXC FIQ.
- 0x0088, EXC\_SMC.
- 0x008A, EXC\_HVC.
- 0x008B, EXC\_TRAP\_PABORT.
- 0x008C, EXC TRAP DABORT.
- 0x008D, EXC\_TRAP\_OTHER.
- 0x008E, EXC TRAP IRQ.
- 0x008F, EXC\_TRAP\_FIQ.

## 2.30 D20135

In section I6.9.32 (ERR<n>STATUS, Error Record <n> Primary Status Register, n = 0 - 65534), in the 'SERR, bits [7:0]' field, the value descriptions that read:

0x10 Internal data register. For example, parity on a SIMD&FP register. For a PE, all general-purpose, stack pointer, SIMD&FP, and SVE registers are data registers.

0x11 Internal control register. For example, Parity on a System register. For a PE, all registers other than general-purpose, stack pointer, SIMD&FP, and SVE registers are control registers.

are updated to read:

0x10 Internal data register. For example, parity on a SIMD&FP register. For a PE, all general-purpose, stack pointer, SIMD&FP, SVE, and SME registers are data registers.

 $0 \times 11$  Internal control register. For example, parity on a System register. For a PE, all registers other than general-purpose, stack pointer, SIMD&FP, SVE, and SME registers are control registers.

#### 2.31 D20159

In section D19.5.7 (PMCR\_ELO, Performance Monitors Control Register), in the subsection 'Configurations', the text that reads:

AArch64 System register PMCR\_EL0 bits [7:0] are architecturally mapped to External register PMCR EL0[7:0].

is updated to read:

AArch64 System register PMCR\_EL0 bits [63:32,10:0] are architecturally mapped to External register PMCR\_EL0[63:32,10:0].

Equivalent changes are made in sections G8.4.9 (PMCR, Performance Monitors Control Register) and I6.3.19 (PMCR ELO, Performance Monitors Control Register).

### 2.32 D20192

In section C3.2.12 (Atomic instructions), subsection 'Single-copy atomic 64-byte load/store', the text that reads:

When the instructions access a memory type that is not one of the following, a Data abort for Unsupported Exclusive or Atomic access is generated for the stage of translation that provided the memory type:

- Normal Inner Non-cacheable, Outer Non-cacheable.
- Device-GRE.
- Device-nGRE.
- Device-nGnRE.
- Device-nGnRnE.

is changed to read:

When the instructions access a memory type that is not one of the following, a Data Abort for Unsupported Exclusive or Atomic access is generated:

- Normal Inner Non-cacheable, Outer Non-cacheable.
- Device-GRE.
- Device-nGRE.
- Device-nGnRE.
- Device-nGnRnE.

It is **IMPLEMENTATION DEFINED** which of the following approaches is used to provide this check:

• The check is performed at each enabled stage of translation, and the fault is reported for the first stage of translation that provides an inappropriate memory type. In this case, the value of

- the HCR\_EL2.DC bit does not cause accesses generated by these instructions to generate a stage 1 Data abort.
- The check is performed agains the resulting memory type after all enabled stages of translation. In this case the fault is reported at the final enabled stage of translation.

#### 2.33 R20208

In section D12.11.3 (Common event numbers), in the subsection 'Common microarchitectural events', the text in the description of ' $0 \times 0.024$ , STALL\_BACKEND, No operation sent for execution due to the backend' that reads:

The counter counts each cycle counted by CPU\_CYCLES where no Attributable instruction or operation was sent for execution and either:

- The backend is unable to accept any of the instruction operations available for the PE.
- The backend is unable to accept any operations for the PE.

Note: In a single cycle, both the STALL\_BACKEND and STALL\_FRONTEND events might be counted, if both the backend is unable to accept any operations and there are no operations available to issue from the frontend.

is updated to read:

The counter counts each cycle counted by CPU\_CYCLES where Attributable instructions or operations are available to dispatch for the PE from the frontend, but no Attributable instruction or operation is sent for execution because the backend is unable to accept any of the instructions or operations available for the PE.

It is **IMPLEMENTATION DEFINED** whether the counter also counts each cycle counted by CPU\_CYCLES where no Attributable instructions or operations are available to dispatch for the PE from the frontend and the backend is unable to accept any instructions or operations for the PE.

Note: This means that it is **IMPLEMENTATION DEFINED** whether both the STALL\_BACKEND and STALL\_FRONTEND events can be counted in the same cycle.

Equivalent changes are made to the following event descriptions within the same subsection:

- 0x003D, STALL\_SLOT\_BACKEND, No operation sent for execution on a Slot due to the backend.
- $0 \times 003$ E, STALL\_SLOT\_FRONTEND, No operation sent for execution on a Slot due to the frontend.

Within the same subsection, the Note text in the event description of '0x0023, STALL\_FRONTEND, No operation sent for execution due to the frontend' that reads:

In a single cycle, both the STALL\_BACKEND and STALL\_FRONTEND events might be counted, if both the backend is unable to accept any operations and there are no operations available to issue from the frontend.

is updated to read:

This means that it is **IMPLEMENTATION DEFINED** whether both the STALL\_BACKEND and STALL\_FRONTEND events can be counted in the same cycle. For more information, see STALL BACKEND.

#### 2.34 C20237

In section H9.2.11 (EDACR, External Debug Auxiliary Control Register), the 'Configuration' text that reads:

If FEAT\_DoPD is implemented, this register is implemented in the Core power domain.

If FEAT\_DoPD is not implemented, the power domain that this register is implemented in is **IMPLEMENTATION DEFINED**.

If the EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when the OS Lock is locked, OSLSR EL1.OSLK == 1, and when the Core is powered off.

is updated to read:

If FEAT DoPD is implemented:

- This register is implemented in the Core power domain.
- Any mechanism to preserve control bits in EDACR over power down is optional and IMPLEMENTATION DEFINED.

If FEAT DoPD is not implemented:

- The power domain that this register is implemented in is **IMPLEMENTATION DEFINED**.
- If the EDACR contains any control bits that must be preserved over power down, then these bits must be accessible by the external debug interface when the OS Lock is locked, OSLSR EL1.OSLK == 1, and, when the Core is powered off.

# 2.35 D20270

In section D8.4.1 (Effect of PSTATE on access permission), the text in R<sub>PMTWB</sub> that reads:

The PSTATE.PAN bit has no effect on all of the following:

- Instruction fetches.
- Data cache instructions, except DC ZVA.

is changed to read:

The PSTATE.PAN bit has no effect on all of the following:

- Instruction fetches.
- Data cache instructions, except DC ZVA, DC GZVA, and DC GVA.

#### 2.36 C20275

In section D12.11.3 (Common event numbers), in the subsection 'Common architectural events', the event descriptions that read:

0x000B, CID\_WRITE\_RETIRED, Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR

The counter counts each MSR write to CONTEXTIDR\_EL1 and each MCR write to CONTEXTIDR.

If the PE performs two architecturally-executed writes to CONTEXTIDR without an intervening Context synchronization event, it is **CONSTRAINED UNPREDICTABLE** whether the first write is counted.

When FEAT\_VHE is implemented, the counter:

- Counts each architecturally-executed instruction accessing the named register CONTEXTIDR\_EL1, including when executing at EL2 when HCR\_EL2.E2H is 0b1.
- Does not count instructions accessing the named register CONTEXTIDR\_EL12.

Note: The event is defined by the name used to access the register. The counter does not count writes to the named register CONTEXTIDR EL2.

 $0 \times 001$ C, TTBR\_WRITE\_RETIRED, Instruction architecturally executed, Condition code check pass, write to TTBR

The counter counts MSR writes to TTBR0\_EL1 and TTBR1\_EL1 in AArch64 state and MCR and MCRR writes to TTBR0 and TTBR1 in AArch32 state. When EL3 is implemented and using AArch32, this includes counting writes to both banked copies of TTBR0 and TTBR1.

If the PE executes two writes to the same TTBR, without an intervening Context synchronization event, it is **CONSTRAINED UNPREDICTABLE** whether the first write to the TTBR, is counted.

If EL3 is implemented and using AArch64, the counter does not count writes to TTBRO EL3.

If EL2 is implemented and using AArch64, the counter does not count writes to TTBRO\_EL2 and VTTBR\_EL2.

If EL2 is implemented and using AArch32, the counter does not count writes to HTTBR and VTTBR

When FEAT VHE is implemented, the counter:

- Counts each architecturally-executed instruction accessing the named registers TTBRO\_EL1 and TTBR1\_EL1, including when executing at EL2 when HCR\_EL2.E2H is 0b1.
- Does not count instructions accessing the named registers TTBRO\_EL12 and TTBR1\_EL12.

are updated to read:

0x000B, CID\_WRITE\_RETIRED, Instruction architecturally executed, Condition code check pass, write to CONTEXTIDR

The counter counts each MSR write to CONTEXTIDR\_EL1 and each MCR write to CONTEXTIDR.

If the PE performs two architecturally executed writes to CONTEXTIDR without an intervening Context synchronization event, it is **CONSTRAINED UNPREDICTABLE** whether the first write is counted.

Note: The counter counts only writes to these named registers. For example:

- When FEAT\_VHE or FEAT\_Debugv8p2 is implemented, the counter does not count writes to the named register CONTEXTIDR\_EL2.
- When FEAT VHE is implemented, the counter:
  - Counts each architecturally executed instruction accessing the named register
     CONTEXTIDR\_EL1, including when executing at EL2 when HCR\_EL2.E2H is 0b1.
  - Does not count instructions accessing the named register CONTEXTIDR\_EL12.
- When FEAT\_NV2 is implemented, the counter counts each write to the named register CONTEXTIDR\_EL1, including when executing at EL1 when HCR\_EL2 {NV2,NV1,NV} is {0b1,0b1,0b1}.

 $0 \times 001$ C, TTBR\_WRITE\_RETIRED, Instruction architecturally executed, Condition code check pass, write to TTBR

The counter counts MSR writes to TTBR0\_EL1 and TTBR1\_EL1 in AArch64 state and MCR and MCRR writes to TTBR0 and TTBR1 in AArch32 state. When EL3 is implemented and using AArch32, this includes counting writes to both banked copies of TTBR0 and TTBR1.

If the PE executes two writes to the same TTBR, without an intervening Context synchronization event, it is **CONSTRAINED UNPREDICTABLE** whether the first write to the TTBR, is counted.

Note: The counter counts only writes to these named registers. For example:

- If EL3 is implemented and using AArch64, the counter does not count writes to TTBRO\_EL3.
- If EL2 is implemented and using AArch64, the counter does not count writes to TTBRO\_EL2 and VTTBR EL2.
- If EL2 is implemented and using AArch32, the counter does not count writes to HTTBR and VTTBR.
- When FEAT VHE is implemented, the counter:

- Counts each write to the named registers TTBRO\_EL1 and TTBR1\_EL1, including when executing at EL2 when HCR\_EL2.E2H is 0b1.
- Does not count instructions accessing the named registers TTBR0\_EL12 and TTBR1\_EL12.
- When FEAT\_NV2 is implemented, the counter counts each write to the named registers TTBRO\_EL1 and TTBR1\_EL1, including when executing at EL1 when HCR\_EL2. {NV2.NV1.NV} is {0b1.0b1.0b1}.

## 2.37 D20282

In section D12.5.3 (Prohibiting event and cycle counting), the bullet item that reads:

The cycle counter, PMCCNTR, counts unless any of the following are true:

• Event counting by event counters in the range [0..(HDCR.HPMN-1)] is prohibited or frozen, and PMCR.DP is1.

is updated to read:

The cycle counter, PMCCNTR, counts unless any of the following are true:

• Event counting by event counters in the range [0..(HDCR.HPMN-1)] is prohibited or frozen by PMCR.FZO, and PMCR.DP is set to 1.

In section D19.5.7 (PMCR\_ELO, Performance Monitors Control Register), the description of 'FZO, bit [9]' that reads:

0b0 Do not freeze on overflow.

0b1 Event counter PMEVCNTR<n>\_ELO does not count when PMOVSCLR\_ELO[(PMN-1):0] is nonzero and n is in the range of affected event counters.

If PMN is not 0, this field affects the operation of event counters in the range [0 .. (PMN-1)].

This field does not affect the operation of other event counters and PMCCNTR ELO.

is updated to read:

0b0 Do not freeze on overflow.

0b1 Affected counters do not count when PMOVSCLR\_EL0[(PMN-1):0] is nonzero. If PMCR\_EL0.DP is 0b1, then PMCCNTR\_EL0 is also disabled. Otherwise, PMCCNTR\_EL0 is not affected by this mechanism.

The counters affected by this bit are:

- If PMN is not 0, event counters PMEVCNTR<n> for values of n in the range [0 .. (PMN-1)].
- If PMCR ELO.DP is 0b1, the cycle counter, PMCCNTR ELO.

Other event counters are not affected by this bit.

In section D19.2.60 (ID\_AA64DFR1\_EL1, AArch64 Debug Feature Register 1), the field 'DPFZS' is added at bits [55:52], as follows:

Behavior of the cycle counter when event counting is frozen by a Statistical Profiling management event. Defined values are:

0b0000 The cycle counter PMCCNTR ELO is never affected by PMCR ELO.FZS.

0b0001 The cycle counter PMCCNTR\_ELO does not count when PMCR\_ELO.DP is 0b1 and counting by event counters accessible to EL1 is frozen by the PMCR ELO.FZS mechanism.

If FEAT\_PMUv3p7 is not implemented or FEAT\_SPEv1p2 is not implemented, the only permitted value is 0b0000.

In section J1.1.1 (aarch64/debug), the function AArch64.CountPMUEvents() is updated to support PMCR.FZS.

### 2.38 D20284

In section D19.8.7 (BRBSRC<n $>_EL1$ , Branch Record Buffer Source Address Register <n>, n = 0 - 31), the text that reads:

When an indirect write occurs with a value with ADDRESS bits [63:P] being other than all zeroes or all ones, an **UNKNOWN** value which is not all zeroes or all ones is written to bits [63:P]. P is defined as the virtual address size supported by the PE, as returned by VAMax(). The value in bits [P-1:0] are the value written.

is updated to read:

When an indirect write occurs with a value with ADDRESS bits [63:P] being other than all zeroes or all ones, an **UNKNOWN** value which is not all zeroes or all ones is written to bits [63:P]. P is defined as:

- 52 when FEAT\_LVA is implemented.
- 48. otherwise.

The value in bits [P-1:0] is the value written.

Equivalent changes are made in the following sections:

- D19.8.8 (BRBSRCINJ\_EL1, Branch Record Buffer Source Address Injection Register).
- D19.8.9 (BRBTGT<n> EL1, Branch Record Buffer Target Address Register <n>, n = 0 31).
- D19.8.10 (BRBTGTINJ EL1, Branch Record Buffer Target Address Injection Register).

In section D19.4.9 (TRCACVR<n>, Address Comparator Value Register <n>, n = 0 - 15), the text in the 'ADDRESS, bits [63:0]' description that reads:

The result of writing a value other than all zeros or all ones to ADDRESS at bits[63:P] is an **UNKNOWN** value, where P is defined as the maximum virtual address size supported by the PE.

is updated to read:

The result of writing a value other than all zeros or all ones to ADDRESS at bits[63:P] is an **UNKNOWN** value, where P is defined as:

- 52 when FEAT LVA is implemented.
- 48, otherwise.

The same change is made in section H9.3.2 (TRCACVR<n>, Address Comparator Value Register <n>, n = 0 - 15).

In section D4.5.9 (Element Generation), subsection 'Exception element', I<sub>CMRCN</sub> that reads:

An invalid address is one where bits [63:P] are not all zeros or all ones, where P is defined as the maximum virtual address size supported by the PE.

is updated to read:

An invalid address is one where bits [63:P] are not all zeroes or all ones, where P is defined as:

- 52 when FEAT\_LVA is implemented.
- 48, otherwise.

The same change is made to the statement I<sub>KZXQW</sub> within subsection 'Target Address element' of the same section.

# 2.39 D20303

In section D1.3.1 (Exception entry terminology), in the subsection 'Definition of a precise exception and imprecise exception', the bullet within rule  $R_{TNVSI}$  that reads:

• For a synchronous exception that is taken from AArch64 state during an instruction that performs more than one single-copy atomic memory access, the values in registers or memory affected by the instructions can be **UNKNOWN**, if all of the following apply:

is updated to read:

• For a precise exception that is taken from AArch64 state during an instruction that performs more than one single-copy atomic memory access, the values in registers or memory affected by the instructions can be **UNKNOWN**, if all of the following apply:

In section D1.3.6 (Asynchronous exception types), in the subsection 'Taking an interrupt during a multi-access load or store', rule R<sub>ZBESI</sub> that reads:

If in AArch64 state, interrupts can be taken during a sequence of memory accesses caused by a single load or store instruction. This is true regardless of the memory type being accessed.

is updated to read:

In AArch64 state, interrupts can be taken during a sequence of memory accesses caused by a single load or store instruction. This is true regardless of the memory type being accessed.

In this situation, the behavior is consistent with the requirements described in  $R_{\mathsf{TNVSL}}$  in Definition of a precise exception and imprecise exception.

# 2.40 C20312

In section D8.12.1 (MMU fault types), in the subsection 'TLB conflict abort', the rules that read:

#### R <sub>FVOCK</sub>

If an address matches multiple entries in a TLB and does not generate a TLB conflict abort, then all of the following apply:

- The resulting behavior is **CONSTRAINED UNPREDICTABLE**.
- The CONSTRAINED UNPREDICTABLE behavior cannot permit access to memory regions with permissions or attributes that would not be possible in the current Security state at the current Exception level.

I <sub>HLHBH</sub>

For more information, see **CONSTRAINED UNPREDICTABLE** behaviors due to caching of control or data values on page K1-12573.

are moved to section D8.14.1 (Using break-before-make when updating translation table entries), and updated to read:

#### $R_{FVQCK}$

If translation table entries are changed without appropriate TLB maintenance operations, including in the case where use of the break-before-make sequence is required but software does not follow the break-before-make sequence, it is possible that TLBs concurrently hold multiple different copies of those translation table entries.

In this situation, the following behaviors are permitted for a speculative or architectural access to the address resolved by those TLB entries:

- Use of the address matches multiple entries in a TLB, and a TLB conflict abort is detected. In this case, no access is made to memory based on those TLB entries. If the access is architectural, then the TLB conflict abort is reported as an exception.
- The resulting behavior is **CONSTRAINED UNPREDICTABLE**, and gives a behavior consistent with translation using one of the matching entries, or an amalgamation of more than one of the matching entries, but cannot permit access to memory regions with permissions or attributes that would not be possible to be assigned by valid translation table entries in the translation regime and stage of translation being used for access. This includes, for example:

- Insufficient TLB maintenance for stage 1 translations by EL1 must not permit it to bypass the configuration of stage 2 translation.
- Insufficient TLB maintenance by Non-secure state must not permit it to access any memory in Secure PA space.

I <sub>HLHBH</sub>

For more information, see **CONSTRAINED UNPREDICTABLE** behaviors due to caching of control or data values on page K1-12573.

# 2.41 D20317

In section D16.3 (Branch record buffer operation), the text in rule RQKQZL that reads:

If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of CNTPOFF EL2:

- EL3 is implemented and SCR\_EL3.ECVEn is 0.
- EL2 is implemented and CNTHCTL\_EL2.ECV is 0.

is updated to read:

If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of CNTPOFF EL2:

- FEAT\_ECV is not implemented.
- EL2 is not implemented.
- EL3 is implemented and SCR\_EL3.ECVEn is 0.
- CNTHCTL\_EL2.ECV is 0.

Additionally, the following text is added after Table D16-11 'Captured timestamp':

If EL2 is not implemented, then the Effective value of BRBCR\_EL2.TS is 0b00.

# 2.42 D20320

In section J1.1.4 (aarch64/instrs), the pseudocode within the function TLBIMatch() which reads:

```
// TLBIMatch()
// =========

// Determine whether the TLB entry lies within the scope of inavlidation
boolean TLBIMatch(TLBIRecord tlbi, TLBRecord entry)
    boolean match;
    case tlbi.op of
    ...
    when TLBIOp_RIPAS2
        match = (!entry.context.includes_s1 && entry.context.includes_s2 &&
```

```
UInt(tlbi.address) <= UInt(entry.context.ia) &&</pre>
                            UInt(tlbi.end address) > UInt(entry.context.ia));
       when TLBIOp RVAA
           match = (entry.context.includes s1 &&
                            ... & &
                            UInt(tlbi.address) <= UInt(entry.context.ia) &&</pre>
                            UInt(tlbi.end address) > UInt(entry.context.ia));
       when TLBIOp RVA
           match = (entry.context.includes s1 &&
                            UInt(tlbi.address) <= UInt(entry.context.ia) &&</pre>
                            UInt(tlbi.end address) > UInt(entry.context.ia));
       when TLBIOp RPA
           match = (entry.context.includes_gpt &&
                            UInt(tlbi.address) <=</pre>
UInt(entry.walkstate.baseaddress.address) &&
                            UInt(tlbi.end_address) >
UInt(entry.walkstate.baseaddress.address);
```

#### is corrected to read:

```
// TLBIMatch()
// Determine whether the TLB entry lies within the scope of invalidation boolean TLBIMatch (TLBIRecord tlbi, TLBRecord entry)
    boolean match;
    bits(64) entry_block_mask = ZeroExtend(Ones(entry.blocksize), 64);
bits(64) entry_end_address = entry.context.ia OR entry_block_mask;
    bits(64) entry start address = entry.context.ia AND NOT entry block mask;
    case tlbi.op of
         when TLBIOp_RIPAS2
             match = (!entry.context.includes s1 && entry.context.includes s2 &&
                                ... & &
                               UInt(tlbi.address<51:0>) <=</pre>
 UInt(entry end address<51:0>) &&
                               UInt(tlbi.end address<51:0>) >
 UInt(entry start address<51:0>));
         when TLBIOp RVAA
             match = (entry.context.includes s1 &&
                                ... & &
                               UInt(tlbi.address<55:0>) <=</pre>
 UInt(entry end address<55:0>) &&
                               UInt(tlbi.end address<55:0>) >
 UInt(entry start address<55:0>));
         when TLBIOp_RVA
             match = (entry.context.includes s1 &&
                                ... & &
                               UInt(tlbi.address<55:0>) <=</pre>
 UInt(entry end address<55:0>) &&
                               UInt(tlbi.end_address<55:0>) >
 UInt(entry start address<55:0>));
         when TLBIOp RPA
             entry_end_address<51:0> = (entry.walkstate.baseaddress.address<51:0> OR
                                              entry_block_mask<52:0>);
             entry start address<51:0> = (entry.walksTate.baseaddress.address<51:0>
 AND
                                                NOT entry block mask<51:0>);
             match = (entry.context.includes_gpt &&
                               UInt(tlbi.address<51:0>) <=</pre>
 UInt(entry end address<51:0>) &&
                                UInt(tlbi.end address<51:0>) >
 UInt(entry start address<51:0>));
```

In section J1.1.4 (aarch64/instrs), the pseudocode within the function GPTTLBIMatch() which reads:

is corrected to read:

```
// GPTTLBIMatch()
// =========
// Determine whether the GPT TLB entry lies within the scope of invalidation
boolean GPTTLBIMatch (TLBIRecord tlbi, GPTEntry entry)
    assert tlbi.op IN {TLBIOp RPA, TLBIOp PAALL};
    boolean match;
    bits(64) entry_size_mask = ZeroExtend(Ones(entry.size), 64);
    bits(64) entry end address = ZeroExtend(entry.pa<51:0> OR entry size mask<51:0>,
    bits(64) entry start address = ZeroExtend(entry.pa<51:0> AND NOT
 entry_size_mask<\overline{51}:0>, \overline{64});
    case tlbi.op of
        when TLBIOp RPA
            match = (UInt(tlbi.address<51:0>) <= UInt(entry end address<51:0>) &&
                             UInt(tlbi.end address<51:0>) >
 UInt(entry start address<51:0>) &&
                             (tlbi.level == TLBILevel Any || entry.level == 1));
        when TLBIOp PAALL
           match = TRUE;
return match;
```

# 2.43 D20340

In section D12.11.3 (Common event numbers), in the subsection 'Common microarchitectural events', the event definition '0x8174, CAS\_SPEC, Atomic memory Operation speculatively executed, Compare and Swap' that reads:

The counter counts each load atomic operation counted by LSE\_LD\_SPEC that is a Compare and Swap operation.

is updated to read:

The counter counts each Compare and Swap operation.

#### 2.44 C20341

In section D12.11.3 (Common events numbers), in the subsection 'Common microarchitectural events', the definition of '0x8194, DSNP\_HIT\_RD, Snoop hit, demand data read' that reads:

The counter counts each snoop generated in response to a demand Memory-read operation counted by DSNP HIT RW that hits in a cache outside of the cache hierarchy of this PE.

is updated to read:

The counter counts each snoop generated by the PE in response to a demand Memory-read operation counted by DSNP\_HIT\_RW that hits in and returns data from a cache outside of the cache hierarchy of this PE.

Note: The event is counted by the PE generating the snoop, not the PE being snooped.

Equivalent changes are made to the ISNP\_\* and DSNP\_\* event descriptions throughout this section, although the Note is only added in the description of '0x8190, ISNP\_HIT\_RD, Snoop hit, demand instruction fetch'.

## 2.45 D20346

In section C5.6.1 (CFP RCTX, Control Flow Prediction Restriction by Context), in the description of 'EL, bits [25:24]', the text that reads:

If the instruction is executed at an Exception level lower than the specified level, this instruction is treated as a **NOP**.

is updated to read:

If the instruction is executed at an Exception level lower than the specified level, or is specified to apply to a combination of Exception level and Security state that are not implemented, this instruction is treated as a **NOP**.

Equivalent changes are made in the following sections:

- C5.6.2 (CPP RCTX, Cache Prefetch Prediction Restriction by Context), in the description of 'EL, bits [25:24]'.
- C5.6.3 (DVP RCTX, Data Value Prediction Restriction by Context), in the description of 'EL, bits [25:24]'.
- G8.2.26 (CFPRCTX, Control Flow Prediction Restriction by Context), in the description of 'EL, bits [25:24]'.
- G8.2.34 (CPPRCTX, Cache Prefetch Prediction Restriction by Context), in the description of 'EL, bits [25:24]'.
- G8.2.50 (DVPRCTX, Data Value Prediction Restriction by Context), in the description of 'EL, bits [25:24]'.

### 2.46 C20348

In section J1.3 (Shared pseudocode), the function CreateAccDescDCZero() that reads:

```
AccessDescriptor CreateAccDescDCZero(boolean tagaccess, boolean tagchecked)
...
accdesc.tagchecked = tagchecked;
accdesc.tagaccess = tagaccess;
...
```

is updated to read:

```
AccessDescriptor CreateAccDescDCZero(CacheType cachetype)
...
accdesc.tagchecked = cachetype == CacheType_Data;
accdesc.tagaccess = cachetype IN {CacheType_Tag, CacheType_Data_Tag};
accdesc.devstoreunpred = cachetype == CacheType_Tag;
...
```

In section J1.1 (Pseudocode for AArch64 operation), the functions AArch64.S1HasAlignmentFault() and AArch64.S2HasAlignmentFault() that reads:

is updated to read:

In section C6.2 (Alphabetical list of A64 base instructions), the pseudocode of STZGM is updated to read as:

```
...
AccessDescriptor accdesc = CreateAccDescLDGSTG(MemOp_STORE);
accdesc.devstoreunpred = TRUE;
...
```

## 2.47 D20351

In section H9.2.21 (EDDEVID1, External Debug Device ID register 1), subsection 'HSR, bits [7:4]', the following text is added:

FEAT\_EDHSR implements the functionality identified by the value 0b0001.

In section H9.2.28 (EDHSR, External Debug Halt Status Register), subsection 'Configuration', the text that reads:

The field EDDEVID1.HSR indicates support for this register.

is updated to read:

This register is present only when FEAT\_EDHSR is implemented.

In section A2.4.3 (Features added to the Armv8.2 extension in later releases), the following text is added:

FEAT\_EDHSR, Support for EDHSR

FEAT\_EDHSR indicates that the External Debug Halting Syndrome Register is implemented. FEAT\_EDHSR is OPTIONAL in Armv8.2 implementations and is mandatory in Armv8.9. EDDEVID1.HSR identifies the presence of this FEAT\_EDHSR.

#### 2.48 D20375

In section J1.3.1 (shared/debug), the functions Halt() and UpdateEDSCRFields() do not correctly update the EDSCR.SDD bit.

The code in Halt() that reads:

is updated to read:

```
Halt(bits(6) reason, boolean is_async)
...
EDSCR.ITO = '0';
if HaveRME() then
    if PSTATE.EL == EL3 then
        EDSCR.SDD = '0';
    else
        EDSCR.SDD = if ExternalRootInvasiveDebugEnabled() then '0' else '1';
elsif CurrentSecurityState() == SS_Secure then
...
```

The code in UpdateEDSCRFields()that reads:

```
UpdateEDSCRFields()
    EDSCR.EL = '00';
    if HaveRME() then
        EDSCR.<NSE,NS> = bits(2) UNKNOWN;
    else
```

```
EDSCR.NS = bit UNKNOWN;
EDSCR.RW ='1111';
```

is updated to read:

#### 2.49 D20378

In section E1.3.5 (Flushing denormalized numbers to zero), in the subsection 'Flushing denormalized outputs to zero', the text that reads:

• If FPSCR.FZnstructions that convert from single-precision floating-point values to BF16 format flush denormalized outputs to zero.

is corrected to read:

• If FPSCR.FZ is 1, instructions that convert from single-precision floating-point values to BF16 format flush denormalized outputs to zero.

# 2.50 D20397

In section B2.9.5 (Load-Exclusive and Store-Exclusive instruction usage restrictions), the text that reads:

LoadExcl/StoreExcl loops are guaranteed to make forward progress only if, for any LoadExcl/StoreExcl loop within a single thread of execution, the software meets all of the following conditions:

- 1. Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory effects, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, ISB barriers, or indirect branches.
- 2. Between the Store-Exclusive returning a failing result and the retry of the corresponding Load-Exclusive:
- There are no stores or PRFM instructions to any address within the Exclusives reservation granule accessed by the Store-Exclusive.

- There are no loads or preloads to any address within the Exclusives reservation granule accessed by the Store-Exclusive that use a different VA alias to that address.
- There are no direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, or indirect branches.
- All loads and stores are to a block of contiguous virtual memory of not more than 512 bytes in size.

is updated to read:

LoadExcl/StoreExcl loops are guaranteed to make forward progress only if, for any LoadExcl/StoreExcl loop within a single thread of execution, the software meets all of the following conditions:

- 1. Between the Load-Exclusive and the Store-Exclusive, there are no explicit memory effects, preloads, direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, ISB barriers, indirect branches, or Branch with Link instructions.
- 2. Between the Store-Exclusive returning a failing result and the retry of the corresponding Load-Exclusive:
- There are no stores or PRFM instructions to any address within the Exclusives reservation granule accessed by the Store-Exclusive.
- There are no loads or preloads to any address within the Exclusives reservation granule accessed by the Store-Exclusive that use a different VA alias to that address.
- There are no direct or indirect System register writes, address translation instructions, cache or TLB maintenance instructions, exception generating instructions, exception returns, indirect branches, or Branch with Link instructions.
- All loads and stores are to a block of contiguous virtual memory of not more than 512 bytes in size.

Equivalent changes are made in section E2.10.5 (Load-Exclusive and Store-Exclusive instruction usage restrictions).

## 2.51 D20441

In section D19.2.34, (CTR\_ELO, Cache Type Register), subsection 'DIC, bit [29]', the following text is added:

All PEs in the same Inner Shareable shareability domain must have a common value of this field.

In the same section, subsection 'IDC, bit [28]', the following text is added:

If CTR\_ELO.DIC is 1 then the value reported in this field must also be 1. The Effective value of IDC is (CTR\_ELO.IDC or CLIDR\_EL1.LoC == 0b000 or (CLIDR\_EL1.LoUIS == 0b000 &&

CLIDR\_EL1.LoUU == 06000)). All PEs in the same Inner Shareable shareability domain must have a common Effective value of IDC.

The equivalent changes are made in the following sections:

- Section G8.2.36, (CTR, Cache Type Register), subsection 'DIC, bit [29]'
- Section G8.2.36, (CTR, Cache Type Register), subsection 'IDC, bit [28]'

In section B2.4.4, (Implication of caches for the application programmer), subsection 'Synchronization and coherency issues between data and instruction accesses', the following text is removed:

CTR\_ELO.{DIC, IDC} == {1, 0} The location written to has been cleaned to the Point of unification (PoU) from the data cache, and that clean is complete for the shareability domain.

The equivalent changes are made in the following section:

• Section E2.3.3, (Ordering of instruction fetches)

#### 2.52 D20444

In section C5.3.25 (DC GZVA, Data Cache set Allocation Tags and Zero by VA), subsection 'Executing DC GZVA' the text that reads:

If the memory region being zeroed is any type of Device memory, this instruction can give an alignment fault which is prioritized in the same way as other alignment faults that are determined by the memory type.

is changed to read:

If the memory region being zeroed is any type of Device memory, this instruction generates an alignment fault which is prioritized in the same way as other alignment faults that are determined by the memory type.

Similar changes are made in the following sections:

- C5.3.32 (DC ZVA, Data Cache Zero by VA).
- C5.3.24 (DC GVA, Data Cache set Allocation Tag by VA).

# 2.53 C20451

In section D10.7 (PE handling of Tag check fault), the text that reads:

When FEAT\_SVE is implemented, if a load of an element in a SVE Non-faulting or First-faulting load instruction causes a Tag Check Fault, and is the First active element in a First-faulting instruction, the Tag Check Fault:

• ...

is changed to read:

When FEAT\_SVE is implemented, if a load of an element in a First-faulting load instruction causes a Tag Check Fault, and is the First active element, the Tag Check Fault:

• ...

# 2.54 C20503

In section D10.4 (Tagged and Untagged Addresses), the text that reads:

D10.4 Tagged and Untagged Addresses

Virtual addresses can either be Tagged or Untagged.

An access to memory at:

- An Untagged virtual address generates a Tag Unchecked access.
- A Tagged virtual address permits the generation of a Tag Checked or Tag Unchecked access.

A read of an Allocation Tag from an Untagged virtual address returns the value 0b0000.

A write of an Allocation Tag to an Untagged address is IGNORED.

Accesses of Allocation Tags at Tagged virtual addresses are permitted.

All virtual addresses in AArch32 state are Untagged.

D10.4.1 Virtual address translation

If stage 1 translation at the current Exception level is enabled, stage 1 translations are Tagged or Untagged depending on the Memory Attributes for the memory location being accessed.

If stage 1 translation is disabled for the EL1&0 translation regime:

- If the value of HCR\_EL2.DC is 1, stage 1 translations are Tagged or Untagged depending on the value of HCR\_EL2.DCT.
- If the value of HCR\_EL2.DC is 0, stage 1 translations are treated as Untagged. For all other translation regimes, if stage 1 translation is disabled, stage 1 translations are treated as Untagged.

Memory locations are treated as Tagged where all of the following is true:

- The combined effects of stage 1 and stage 2 translations define the memory attributes as:
  - Normal memory.
  - Inner, and Outer Write-Back Non-Transient Read-Allocate Write-Allocate.
- The stage 1 translation is treated as Tagged.

Otherwise memory locations are Untagged.

If a memory location is marked as Untagged, a data cache invalidation operation that would invalidate Allocation Tags at that location cleans and invalidates the Allocation Tags.

Note: If a memory location is marked as both Tagged and Non-shared, it is **IMPLEMENTATION DEFINED** whether the memory location is treated as Tagged or Untagged.

When the EL1&O stage 1 translation regime is disabled and HCR\_EL2.DC is 1, in the current Security state, the execution of any of the AT S1E0, AT S1E1, AT S12E0, AT S12E1 address translation instructions will reflect the effect of HCR\_EL2.DCT in PAR\_EL1.ATTR.

If SCTLR\_ELx.C is 0 for a stage 1 translation regime, it is **CONSTRAINED UNPREDICTABLE** between:

- The stage 1 translation is treated as Untagged.
- SCTLR\_ELx.C has no effect on whether the stage 1 translation is treated as Tagged or Untagged.

Note: To ensure consistent behavior, software can set SCTLR\_ELx.ATA to 0 when SCTLR\_ELx.C is 0.

For more information on Virtual address translation, see Address translation on page D8-5806.

is updated to read:

D10.4 Tagged and Untagged memory locations

A memory location is either Tagged or Untagged.

A read from an Allocation tag at an Untagged memory location returns the value 0b0000.

A write to an Allocation tag at an Untagged memory location does not modify the Allocation tag.

There are no instructions to access Allocation Tags in AArch32.

A memory location is Tagged if all the following apply, otherwise it is Untagged:

- For an EL1&0 translation regime the combined effect of stage 1 and stage 2 translations, and for other translation regimes stage 1 translation, defines the memory attributes as:
  - Tagged.
  - Normal.
  - Write-back cacheable Non-Transient, Read-Allocate, Write-allocate.
- Allocation tag access is enabled.

For more information on Virtual address translation, see Address translation on page D8-5806.

For more information on when Allocation tag access is enabled see Enabling the Memory Tagging Extension.

If a memory location is both Tagged and Non-shareable it is **IMPLEMENTATION DEFINED** whether the memory location is treated as Tagged or Untagged.

For the EL1&O translation regime, if stage 1 translation is disabled and HCR\_EL2.DC is 1, in the current Security state, execution of any of the AT S1E0, AT S1E1, AT S12E0, AT S12E1 address translation instructions will reflect the effect of HCR EL2.DCT in PAR EL1.ATTR.

If SCTLR\_ELx.C is 0 for a translation regime, it is **CONSTRAINED UNPREDICTABLE** whether a Tagged memory location is treated as Tagged or Untagged.

Note: To ensure consistent behavior, software can set SCTLR\_ELx.ATA to 0 when SCTLR\_ELx.C is 0.

In section D10.8.1 (Tag Unchecked accesses), the following text is added:

An access to an Untagged memory location generates a Tag Unchecked access.

In section D10.5 (PE access to Allocation Tags), the text that reads:

A read of an Allocation Tag that returns zero due to access to Allocation tags being disabled by HCR\_EL2.ATA, SCR\_EL3.ATA or SCTLR\_ELx.{ATA, ATAO}, or due to the memory type not having the Tagged attribute, is permitted to generate an External abort if a read of data from the same address would generate an External abort.

is updated to read:

A read of an Allocation Tag from an Untagged memory location is permitted to generate an External abort if a read of data from the same memory location would generate an External abort.

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), the text in the DCT field description that reads:

When HCR\_EL2.DC is in effect, controls whether stage 1 translations are treated as Tagged or Untagged.

0b0 Stage 1 translations are treated as Untagged. 0b1 Stage 1 translations are treated as Tagged.

is updated to read:

When HCR\_EL2.DC is in effect, controls whether Stage 1 translations have the Tagged attribute.

060 Stage 1 translations do not have the Tagged attribute. 061 Stage 1 translations have the Tagged attribute.

# 2.55 D20506

In section D8.8.3 (PAC instructions), rule R ZYPJV that reads:

For the PACGA instruction, if the PAC is generated using an **IMPLEMENTATION DEFINED** algorithm, then all of the following are required:

- The **IMPLEMENTATION DEFINED** algorithm uses the same arguments as the ComputePAC() pseudocode function.
- For a set of arguments passed to the **IMPLEMENTATION DEFINED** algorithm, the same result is produced by all PEs that an execution thread could migrate between.

For more information, see aarch64/functions/pac/computepac/ComputePAC on page J1-12065.

is updated to read:

R ZYPJV

If the PAC is generated using an **IMPLEMENTATION DEFINED** algorithm, then the **IMPLEMENTATION DEFINED** algorithm uses the same arguments as the ComputePAC() pseudocode function.

and the following rule is added below:

R JTRCS

For a set of arguments passed to the ComputePAC() pseudocode function, the same result is produced by all PEs that an execution thread could migrate between.

For more information, see aarch64/functions/pac/computepac/ComputePAC on page J1-12065.

# 2.56 C20514

In section D8.4.1 (Effect of PSTATE on access permission), in the subsection 'PSTATE.BTYPE', the text that reads:

I <sub>CKJFH</sub>

The BTI instruction is a **NOP** in a non-guarded page.

is updated to read:

I <sub>CKJFH</sub>

In a non-guarded page, the BTI instruction executes as a NOP.

I X0001

The effect of a **NOP** on PSTATE.BTYPE is described in R YWFHD.

#### 2.57 C20530

In section D1.6.1 (Wait for Event), rule R <sub>TJTEC</sub> that reads:

Except for all or the following, the architecture does not define the exact nature of the low-power state:

- When a WFE or WFET instruction is executed, the architecture requires that memory coherency is not lost.
- If the system is configured such that the WFE or WFET instruction can be completed, then the architecture requires that the architectural state is not lost.

is updated to read:

The architecture does not define the exact nature of the low-power state entered by WFE or WFET, except that when a WFE or WFET instruction is executed, memory coherency and architectural state are not lost.

# 2.58 D20542

In section D8.8.3 (PAC instructions), the statement  $I_{RHMHV}$  that reads:

If PAC generation and validation is disabled, all of the following are examples of the behavior of instructions that combine pointer authentication with another operation:

- A RETAA instruction operates as a RET instruction.
- A LDRAA Xt, [Xn, #<simm10>]! instruction operates as a LDR Xt, [Xn, #<simm10>:000]! instruction.

is changed to read:

If PAC generation and validation is disabled, then all of the following are examples of the resulting behavior of instructions that combine pointer authentication with another operation:

- A RETAA instruction operates as a RET instruction.
- A LDRAA Xt, [Xn, #<simm10>]! instruction operates as a LDR Xt, [Xn, #<simm10>]! instruction.

## 2.59 D20578

In section D19.2.37 (ESR\_EL1, Exception Syndrome Register (EL1)), subsection 'ISS encoding for an exception from a Data Abort', in the field description for 'Bits [12:11]' the condition for the LST field which reads:

When (DFSC == 0b00xxxx || DFSC == 0b101011) && DFSC != 0b0000xx:

is updated to read:

When (DFSC == 0b00xxxx || DFSC == 0b10101x) && DFSC != 0b0000xx:

The same change is made in sections D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)) and D19.2.39 (ESR\_EL3, Exception Syndrome Register (EL3)).

#### 2.60 C20580

In section D8.4.1 (Effect of PSTATE on access permission), in the subsection 'PSTATE.BTYPE', the statement that reads:

#### $I_{GMGRS}$

When PACIASP and PACIBSP instructions access a guarded memory region, the instructions have an implicit branch target identification instruction that is compatible with one of the following:

- The PSTATE.BTYPE value is 0b10 or 0b01.
- When the associated SCTLR\_ELx.{BT0, BT1, BT} bits are 0, the PSTATE.BTYPE value is 0b11.

is clarified to read:

#### $I_{GMGRS}$

The PACIASP and PACIBSP instructions have an implicit BTI behavior that is compatible with any of the following:

- The PSTATE.BTYPE value is 0b10 or 0b01.
- The PSTATE.BTYPE value is 0b11, and one of the following:
  - $\circ$  The PE is executing at ELO, the value of HCR\_EL2.{E2H,TGE} is not {1,1}, and SCTLR\_EL1.BTO is 0.
  - The PE is executing at ELO, the value of HCR\_EL2.{E2H,TGE} is {1,1}, and SCTLR\_EL2.BTO is 0.
  - The PE is executing at EL1, and SCTLR EL1.BT1 is 0.
  - The PE is executing at EL2, the value of HCR\_EL2.{E2H,TGE} is not {1,1}, and SCTLR EL2.BT is 0.
  - The PE is executing at EL2, the value of HCR\_EL2.{E2H,TGE} is {1,1}, and SCTLR\_EL2.BT1 is 0.
  - The PE is executing at EL3, and SCTLR EL3.BT is 0.

# 2.61 C20583

In section D10.3 (Tag checking), the text that reads:

A memory access that is a read or write can be either Tag Checked or Tag Unchecked. An access to the data PA space can be either Tag Checked or Tag Unchecked. An access to the tag PA space is always Tag Unchecked. A data access which is performed as part of a prefetch operation is Tag Unchecked. When the value of PSTATE.TCO is 1, all loads and stores are Tag Unchecked. A Tag Checked memory access includes a Physical Address Tag.

is changed to read:

A memory access that is a read or write can be either Tag Checked or Tag Unchecked. Bits [59:56] of a 64-bit VA used for a memory access define a Logical Address Tag. A Tag Checked memory access includes a Physical Address Tag generated from the Logical Address Tag for the memory access.

Also in section D10.8 (PE generation of Tag Checked and Tag Unchecked accesses), and section D10.8.1 (Tag Unchecked accesses), the text that reads:

D10.8 PE generation of Tag Checked and Tag Unchecked accesses

A Logical Address Tag is formed by bits [59:56] of the 64-bit address that is used for a load or store instruction. The PE generates a Physical Address Tag from the Logical Address Tag for each Tag Checked access to memory. Unless an access is explicitly defined as a Tag Unchecked access, it is a Tag Checked access. Instructions in Debug state follow the same rules for generation of Tag Checked and Tag Unchecked accesses as in Non-Debug state. See Chapter H2 Debug State for more information.

D10.8.1 Tag Unchecked accesses

The following operations generate a Tag Unchecked access:

- An instruction fetch.
- A load instruction that loads an Allocation Tag.
- A store instruction that stores an Allocation Tag.

When PSTATE.TCO is 1, all loads and stores generate Tag Unchecked accesses.

A cache maintenance by virtual address operation other than DC ZVA, Data Cache Zero by VA, generates a Tag Unchecked access.

An access due to a translation table walk generates a Tag Unchecked access.

If FEAT\_NV2 is implemented, loads and stores relative to VNCR\_EL2 generate a Tag Unchecked access.

If the Statistical Profiling Extension is implemented, all accesses to the Profiling Buffer are Tag Unchecked accesses. See Chapter D14 The Statistical Profiling Extension for more information.

An access which would be translated using TTBRO\_ELx is Tag Unchecked, irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not, where either of the following conditions apply:

- TCR ELx.TBI is O.
- TCR ELx.TBIO is 0.

If TCR\_ELx.TBI1 has the value of zero, an access which would be translated using TTBR1\_ELx is Tag Unchecked, irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not.

An access will be Tag Unchecked, irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not, where all of the following conditions apply:

- The access would be translated using TTBRO\_ELx.
- The Logical Address Tag is 0b0000.
- TCR ELx.TCMA is 1, or TCR ELx.TCMA0 is 1.

An access will be Tag Unchecked, irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not, when all of the following conditions apply:

- The access would be translated using TTBR1 ELx.
- The Logical Address Tag is 0b1111.
- TCR ELx.TCMA1 is 1.

A Tag Unchecked access will be generated for a load or store that uses either of the following:

- A base register only, with the SP as the base register.
- A base register plus immediate offset addressing form, with the SP as the base register.

Literal (PC-relative) loads generate a Tag Unchecked access.

is changed to read:

D10.8 PE generation of Tag Checked and Tag Unchecked accesses

A memory access is Tag Checked unless it is Tag Unchecked due to any of the following:

- The access an instruction fetch.
- The access is to an Untagged memory location.
- The access is by an instruction that directly loads or stores an Allocation Tag.
- The access is a read of an Allocation Tag due to a Tag check operation.
- PSTATE.TCO is 1.
- The access is due to a cache maintenance operation by virtual address operation other than DC ZVA, Data Cache Zero by VA.
- The access is due to a translation table walk.

- If FEAT\_NV2 is implemented, the access is a load or store relative to VNCR\_EL2.
- If the Statistical Profiling Extension is implemented, the access is to the Profiling Buffer. See Chapter D14 The Statistical Profiling Extension for more information.
- Address Tagging is disabled for the memory location.
- Irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not, where all of the following conditions apply:
  - The Logical Address Tag is 0b0000.
  - If the stage 1 translation supports a single VA range, TCR ELx.TCMA is 1.
  - If the stage 1 translation supports two VA ranges, TCR\_ELx.TCMA0 is 1 and the access is to the lower address range.
- Irrespective of whether the stage 1 address translation for the ELx translation regime is enabled or not, where all of the following conditions apply:
  - The Logical Address Tag is 0b1111.
  - The stage 1 translation supports two VA ranges.
  - TCR ELx.TCMA1 is 1 and the access is to the upper address range.
- The access is by an instruction that uses any of the following addressing modes:
  - A base register only, with the SP as the base register.
  - A base register plus immediate offset addressing form, with the SP as the base register.
  - Literal (PC-relative).

Memory accesses in Debug state follow the same rules for generation of Tag Checked and Tag Unchecked memory accesses as in Non-Debug state. See Chapter H2 Debug State for more information.

# 2.62 D20589

In section D1.3.2 (Exception entry), subsection 'SVE MOVPRFX exception entry behavior', the rule that reads:

#### $\mathsf{R}_{\mathsf{RWVTR}}$

When a MOVPRFX instruction pairs legally with another instruction and the execution of the pair generates a synchronous exception, the return address that is stored in ELR\_ELx is one of the following:

- When the MOVPRFX instruction did not cause a change to the architectural state, the address of the MOVPRFX instruction is stored.
- When the MOVPRFX instruction caused a change to the architectural state, the address of the prefixed instruction is stored.

is changed to read:

#### R<sub>RWVTR</sub>

When a MOVPRFX instruction pairs legally with another instruction and the execution of the pair generates a synchronous exception:

- If the generated exception is a Breakpoint Instruction exception from a prefixed BRK instruction then MOVPRFX is required to update the architectural state and ELR\_ELx is required to store the address of BRK instruction.
- Otherwise, the return address that is stored in ELR\_ELx is one of the following:
  - When the MOVPRFX instruction did not cause a change to the architectural state, the address of the MOVPRFX instruction is stored.
  - When the MOVPRFX instruction caused a change to the architectural state, the address of the prefixed instruction is stored.

Similarly, the rule within the same section that reads:

#### $R_{XRWVD}$

When a MOVPRFX instruction pairs legally with another instruction and the execution of the pair causes entry to Debug state, the return address that is stored in DLR\_ELO is one of the following:

- When the MOVPRFX instruction did not cause a change to the architectural state, the address of the MOVPRFX instruction is stored.
- When the MOVPRFX instruction caused a change to the architectural state, the address of the prefixed instruction is stored.

is changed to read:

#### $R_{XRWVD}$

When a MOVPRFX instruction pairs legally with another instruction and the execution of the pair causes synchronous entry to Debug state:

- If the Debug state entry is due to a Halt Instruction debug event from a prefixed HLT instruction then MOVPRFX is required to update the architectural state and DLR\_ELO is required to store the address of the HLT instruction.
- Otherwise, the return address that is stored in DLR\_ELO is one of the following:
  - When the MOVPRFX instruction did not cause a change to the architectural state, the address of the MOVPRFX instruction is stored.
  - When the MOVPRFX instruction caused a change to the architectural state, the address of the prefixed instruction is stored.

## 2.63 D20601

In section B2.3.12 (Memory Barriers), subsection "Consumption of Speculative Data Barrier (CSDB)", the text that reads:

The CSDB instruction is a memory barrier instruction that controls speculative execution and data value prediction. This includes:

- Data value predictions of any instructions.
- PSTATE.{N,Z,C,V} predictions of any instructions other than conditional branch instructions appearing in program order before the CSDB that have not been architecturally resolved.
- Predictions of SVE predication state for any SVE instructions.

For purposes of the definition of CSDB, PSTATE.{N,Z,C,V} is not considered a data value. This definition permits:

- Control flow speculation before and after the CSDB instruction.
- Speculative execution of conditional data processing instructions after the CSDB instruction, unless they use the results of data value or PSTATE.{N,Z,C,V} predictions of instructions appearing in program order before the CSDB instruction that have not been architecturally resolved.

is corrected to read:

The CSDB instruction is a memory barrier that controls speculative execution arising from data value prediction.

Any instruction, other than a branch instruction, that appears in program order after the CSDB cannot be speculatively executed using the results of any of the following predictions if those predictions come from instructions that appear in program order before the CSDB and have not been architecturally resolved:

- Data value predictions of any instructions.
- PSTATE.{N, Z, C, V} predictions of any instructions other than conditional branch instructions.
- Predictions of SVE predication state for any SVE instructions.

Note: For purposes of the definition of CSDB, PSTATE.{N, Z, C, V} and SVE predication state are not considered data values. This definition permits:

- Control flow speculation before and after the CSDB instruction.
- Speculative execution of conditional data processing instructions after the CSDB instruction, unless they use the results of data value, SVE predication state, or PSTATE.{N, Z, C, V} predictions of instructions appearing in program order before the CSDB instruction that have not been architecturally resolved.

In section C6.2.102 (CSDB), the description of the behavior of the CSDB instruction, is replaced with a cross-reference to the subsection "Consumption of Speculative Data Barrier (CSDB)" described above.

In section E2.3.5 (Memory Barriers), subsection "Consumption of Speculative Data Barrier (CSDB)", the equivalent text is corrected to read:

The CSDB instruction is a memory barrier that controls speculative execution arising from data value prediction.

Any instruction, other than a branch instruction, that appears in program order after the CSDB cannot be speculatively executed using the results of any of the following predictions if those predictions come from instructions that appear in program order before the CSDB and have not been architecturally resolved:

- Data value predictions of any instructions.
- PSTATE.{N, Z, C, V} predictions of any instructions other than conditional branch instructions or conditional instructions that write to the PC.

Note: For purposes of the definition of CSDB, PSTATE.{N, Z, C, V} are not considered data values. This definition permits:

- Control flow speculation before and after the CSDB instruction.
- Speculative execution of conditional data processing instructions after the CSDB instruction, unless they use the results of data value or PSTATE.{N, Z, C, V} predictions of instructions appearing in program order before the CSDB instruction that have not been architecturally resolved.

In section F5.1.41 (CSDB), the description of the behavior of the CSDB instruction, is replaced with a cross-reference to the subsection "Consumption of Speculative Data Barrier (CSDB)" described above.

# 2.64 R20604

In section D12.11.3 (Common event numbers), in the subsection 'Common microarchitectural events', the statement in event '0x8140, L1D\_CACHE\_RW, Level 1 data cache demand access' that reads:

This event must be implemented if any of the following are true:

- Event L1D CACHE PRFM is implemented.
- Event L1D\_CACHE\_HWPRF is implemented.

is updated to read:

When any of the following are true, Arm recommends this event is implemented:

- Event L1D CACHE PRFM is implemented.
- Event L1D CACHE HWPRF is implemented.

A similar change is also made to the following events within the same section:

• 0x8130, L1D TLB RW, Level 1 data TLB demand access.

- 0x8131, L1I TLB RD, Level 1 instruction TLB demand access.
- 0x8132, L1D TLB PRFM, Level 1 data TLB software preload.
- 0x8133, L1I\_TLB\_PRFM, Level 1 instruction TLB software preload.
- 0x8141, L1I CACHE RD, Level 1 instruction cache demand fetch.
- 0x8142, L1D CACHE PRFM, Level 1 data cache software preload.
- 0x8143, L1I CACHE PRFM, Level 1 instruction cache software preload.
- 0x8148, L2D CACHE RW, Level 2 data cache demand access.
- 0x8149, L2I CACHE RD, Level 2 instruction cache demand fetch.
- 0x814A, L2D\_CACHE\_PRFM, Level 2 data cache software preload.
- 0x814B, L2I\_CACHE\_PRFM, Level 2 instruction cache software preload.
- 0x8150, L3D\_CACHE\_RW, Level 3 data cache demand access.
- 0x8151, L3D\_CACHE\_PRFM, Level 3 data cache software preload.
- 0x8298, LL CACHE RW, Last level cache demand access.
- 0x8299, LL CACHE PRFM, Last level cache software preload.

#### 2.65 R20607

In section D19.2.72 (ID\_AA64SMFRO\_EL1, SME Feature ID register 0), the accessibility pseudocode at EL1 that reads:

```
elsif PSTATE.EL == EL1 then
  if EL2Enabled() && HCR_EL2.TID3 == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
else
         X[t, 64] = ID_AA64SMFR0_EL1;
```

is updated to read:

Equivalent changes are made in section D19.2.68 (ID\_AA64MMFR4\_EL1, AArch64 Memory Model Feature Register 4).

#### 2.66 D20616

In section C5.3.10 (DC CIGDPAE, Clean and invalidate of data and allocation tags by PA to PoE), the accessibility pseudocode that reads:

```
elsif PSTATE.EL == EL2 then
AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
```

is corrected to read:

```
elsif PSTATE.EL == EL2 then
if !IsCurrentSecurityState(SS_Realm) then
UNDEFINED;
else
AArch64.DC(X[t, 64], CacheType_Data, CacheOp_CleanInvalidate, CacheOpScope_PoE);
```

An equivalent change is made in the accessibility pseudocode of section C5.3.16 (DC CIPAE, Data or unified Cache line Clean and Invalidate by PA to PoE).

## 2.67 D20617

In section D19.11.2 (MECID\_A0\_EL2, Alternate MECID for EL2 and EL2&0 translation regimes), the accessibility pseudocode at EL2 that reads:

```
elsif PSTATE.EL == EL2 then
  if !IsCurrentSecurityState(SS_Realm) then
     UNDEFINED;
else
     X[t, 64] = MECID_A0_EL2;
```

is corrected to read:

Equivalent changes are made in the following sections:

- D19.11.3 (MECID A1 EL2, Alternate MECID for EL2&0 translation regimes).
- D19.11.4 (MECID PO EL2, Primary MECID for EL2 and EL2&0 translation regimes).
- D19.11.5 (MECID\_P1\_EL2, Primary MECID for EL2&0 translation regimes).
- D19.11.7 (VMECID\_A\_EL2, Alternate MECID for EL1&0 stage 2 translation regime).

• D19.11.8 (VMECID\_P\_EL2, Primary MECID for EL1&0 stage 2 translation regime).

## 2.68 D20618

In section C5.3.10 (DC CIGDPAE, Clean and invalidate of data and allocation tags by PA to PoE), the accessibility pseudocode at EL1 that reads:

```
elsif PSTATE.EL == EL1 then
  if EL2Enabled() && HCR_EL2.NV == '1' then
     AArch64.SystemAccessTrap(EL2, 0x18);
  else
     UNDEFINED;
```

is corrected to read:

```
elsif PSTATE.EL == EL1 then
    UNDEFINED;
```

An equivalent change is made in section C5.3.16 (DC CIPAE, Data or unified Cache line Clean and Invalidate by PA to PoE).

# 2.69 C20625

In section D19.7.3 (PMBPTR\_EL1, Profiling Buffer Write Pointer Register), in the description of 'PTR, bits [63:0]', the text that reads:

The architecture places restrictions on the values software can write to the pointer. For more information see Restrictions on the current write pointer on page D14-6212.

Note: As a result, an implementation might treat some of bits[M:0], where M is defined by PMBIDR EL1.Align, as **RESO**.

is updated to read:

If PMBIDR\_EL1.Align is not zero, then it is **IMPLEMENTATION DEFINED** whether bits [M-1:0] are **RESO** or read/write, where M is an integer between 1 and PMBIDR EL1.Align inclusive.

The architecture places restrictions on the values software can write to the pointer when the SPU is not in Discard mode. For more information see Restrictions on the current write pointer on page D14-6212.

A similar correction is made in section D19.4.5 (TRBPTR\_EL1, Trace Buffer Write Pointer Register), where the text in the description of 'PTR, bits [63:0]' that reads:

The architecture places restrictions on the values that software can write to the pointer.

Note: As a result of the restrictions an implementation might treat some of PTR[M:0] as **RESO**, where M is defined by TRBIDR EL1.Align.

is updated to read:

If TRBIDR\_EL1.Align is not zero, then it is **IMPLEMENTATION DEFINED** whether bits [M-1:0] are **RESO** or read/write, where M is an integer between 1 and TRBIDR\_EL1.Align inclusive.

The architecture places restrictions on the values that software can write to the pointer. For more information see Restrictions on programming the Trace Buffer Unit on page D6-5736.

In section D14.7 (The Profiling Buffer) the text that reads:

The profile data is collected in a memory Profiling Buffer.

is updated to read:

When the SPU is not in Discard mode, profile data is collected in a memory Profiling Buffer.

#### 2.70 D20635

In section A2.5.3 (Features added to the Armv8.3 extension in later releases), subsection 'FEAT\_SPEv1p1, Armv8.3 Statistical Profiling Extensions', the text that reads:

This feature is OPTIONAL in Armv8.3 implementations. An Armv8.5 implementation that includes the Statistical Profiling Extension must include FEAT SPEv1p1.

is updated to read:

This feature is OPTIONAL in Armv8.3 implementations. An Armv8.5 implementation that includes the Statistical Profiling Extension must include FEAT\_SPEv1p1. An implementation that includes FEAT\_SVE and the Statistical Profiling Extension is strongly recommended to implement FEAT SPEv1p1 whenever possible.

## 2.71 C20643

In section B2.7.2 (Device memory), in the subsection 'Gathering', the following statement:

Gathering between two memory accesses generated by a Load-Acquire/Store-Release is not permitted.

is clarified to read:

Gathering between the memory accesses generated by one Load-Acquire or Store-Release instruction, and the memory accesses generated by another Load-Acquire or Store-Release instruction is not permitted.

# 2.72 D20644

In section C6.2.316 (STLXP), the operational pseudocode that reads:

```
bits(64) address;
bits(datasize) data;
...
AccessDescriptor accdesc = CreateAccDescExLDST(MemOp_STORE, TRUE, tagchecked);
...
if AArch64.ExclusiveMonitorsPass(address, dbytes) then
...
Mem[address, dbytes, accdesc] = data;
...
```

is updated to read as:

```
bits(64) address;
bits(datasize) data;
...
AccessDescriptor accdesc = CreateAccDescExLDST(MemOp_STORE, TRUE, tagchecked);
...
if AArch64.ExclusiveMonitorsPass(address, dbytes, accdesc) then
...
Mem[address, dbytes, accdesc] = data;
...
```

In section J1.1.3 (aarch64/functions), the AArch64.ExclusiveMonitorsPass() function that reads:

is updated to read as:

```
boolean AArch64.ExclusiveMonitorsPass(bits(64) address, integer size,
    AccessDescriptor accdesc)
    ...
    boolean aligned = IsAligned(address, size);
    if !aligned && AArch64.UnalignedAccessFaults(accdesc, address, size) then
        AArch64.Abort(address, AlignmentFault(accdesc));
```

Similar changes are made in the operational pseudocode of the following A64 instructions:

- C6.2.317 (STLXR).
- C6.2.318 (STLXRB).
- C6.2.319 (STLXRH).
- C6.2.349 (STXP).

- C6.2.350 (STXR).
- C6.2.351 (STXRB).
- C6.2.352 (STXRH).

## 2.73 D20654

In section A2.5.1 (Architectural features added by Armv8.3), in the subsection 'FEAT\_NV, Nested virtualization support', the text that reads:

FEAT\_NV provides support for a Guest Hypervisor to run in Non-secure EL1 and ensures that the Guest Hypervisor is unaware that it is running at that Exception level.

is corrected to read:

FEAT\_NV provides support for a Guest Hypervisor to run in EL1 and ensures that the Guest Hypervisor is unaware that it is running at that Exception level.

#### 2.74 D20664

In section D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)), in the EC field value 0b011010, value name 'ISS encoding for an exception from an ERET, ERETAA, or ERETAB instruction', the condition in the EC table that reads:

When FEAT PAuth is implemented and FEAT NV is implemented:

is updated to read:

When FEAT FGT is implemented or FEAT NV is implemented:

# 2.75 D20668

In section D19.2.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), subsection 'When HCR\_EL2.E2H == 0:' the field 'AMEC1, bit[13]' is removed and added to subsection 'When HCR\_EL2.E2H == 1:'. In addition, the text in this field that reads:

This field controls the enabling of the Alternate MECID translations for the EL2&0 TTBR1 translation regime.

TCR2\_EL2.AMEC1 is provided to enable the safe update of TTBR\_EL2 and MECID\_A\_EL2, by disabling access and speculation to AMEC == 1 Block or Page descriptors during the update.

is updated to read:

This field controls the enabling of the Alternate MECID translations for accesses in the TTBR1\_EL2 half of the VA range in the EL2&0 translation regime.

TCR2\_EL2.AMEC1 is provided to enable the safe update of TTBR1\_EL2 and MECID\_A1\_EL2, by disabling access and speculation to AMEC == 1 Block or Page descriptors during the update.

Also, in field 'AMECO, bit [12]', the text that reads:

This field controls the enabling of the Alternate MECID translations for the EL2 and EL2&0 TTBRO translation regimes.

TCR2\_EL2.AMECO is provided to enable the safe update of TTBR\_EL2 and MECID\_A\_EL2, by disabling access and speculation to AMEC=1 Block or Page descriptors during the update.

is updated to read:

This field controls the enabling of the Alternate MECID translations for the EL2 translation regime.

TCR2\_EL2.AMECO is provided to enable the safe update of TTBR0\_EL2 and MECID\_A0\_EL2, by disabling access and speculation to AMEC=1 Block or Page descriptors during the update.

#### 2.76 D20675

In section D19.2.53 (HFGRTR\_EL2, Hypervisor Fine-Grained Read Trap Register), the text in the description of 'ERXPFGF EL1, bit [46]' that reads:

When FEAT\_RAS is implemented:

is corrected to read:

When FEAT RASv1p1 is implemented:

# 2.77 D20678

In section I6.9.24 (ERR<n>FR, Error Record <n> Feature Register, n = 0 - 65534), the text that reads:

CFI, bits [11:10]

When ERR<n>FR.FI!= 0b00

is corrected to read:

CFI, bits [11:10]

When ERR<n>FR.FI!= 0b0x

### 2.78 D20682

In section H2.4.2 (Executing instructions in Debug state), in the subsection 'Instructions that explicitly write to the PC (branches)', the following bullet point is added:

 When FEAT\_PAuth is implemented, RETAA, RETAB, BRAA, BRAB, BLRAA, BLRAB, BLRAAZ, BLRABZ.

Also, in the subsection 'Exception return and related instructions', the text that reads:

This instruction is:

• ERET.

is updated to read:

These instructions are:

- ERET.
- When FEAT\_PAuth is implemented, ERETAA, ERETAB.

## 2.79 D20684

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register) field 'EnSCXT, bit [53]', the text that reads:

0b0 When HCR\_EL2.E2H is 0 or HCR\_EL2.TGE is 0, and EL2 is enabled in the current Security state, EL1 and EL0 access to SCXTNUM\_EL0 and EL1 access to SCXTNUM\_EL1 is disabled by this mechanism, causing an exception to EL2, and the values of these registers to be treated as 0.

When HCR\_EL2.{E2H, TGE} is {1, 1} and EL2 is enabled in the current Security state, EL0 access to SCXTNUM\_EL0 is disabled by this mechanism, causing an exception to EL2, and the value of this register to be treated as 0.

0b1 This control does not cause accesses to SCXTNUM ELO or SCXTNUM EL1 to be trapped.

When FEAT\_VHE is implemented, and the value of HCR\_EL2.{E2H, TGE} is {1,1}, this bit has no effect on execution at ELO.

is replaced by the following text:

0b0 When EL2 is enabled in the current Security state, EL1 accesses to SCXTNUM\_EL0 and SCXTNUM\_EL1 are disabled, causing an exception to EL2, and the value of the registers to be treated as 0.

When HCR\_EL2.E2H is 0 or HCR\_EL2.TGE is 0, and EL2 is enabled in the current Security state, EL0 access to SCXTNUM\_EL0 is disabled, causing an exception to EL2, and the value of the register to be treated as 0.

0b1 This control does not cause accesses to SCXTNUM EL0 or SCXTNUM EL1 to be trapped.

Note: When FEAT\_VHE is implemented, the value of HCR\_EL2.{E2H, TGE} is {1,1}, and the value of this field is 0b0, accesses at ELO are not trapped by this control.

### 2.80 D20689

In section H9.2.42 (EDPRSR, External Debug Processor Status Register), in the field 'EPMAD, bit [9]', the text that reads:

Otherwise:

Reserved, RESO.

is changed to read:

When FEAT\_PMUv3 is implemented and FEAT\_PMUv3\_EXT is not implemented:

Reserved, **UNKNOWN**.

Otherwise:

Reserved, RESO.

## 2.81 D20692

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), in the description of 'TID3, bit [18]', the text that reads:

Trap ID group 3. Traps EL1 reads of group 3 ID registers to EL2, when EL2 is enabled in the current Security state, as follows:

#### In AArch64 state:

- Reads of the following registers are trapped to EL2, reported using EC syndrome value 0x18:
- ID\_PFRO\_EL1, ID\_PFR1\_EL1, ID\_PFR2\_EL1, ID\_DFRO\_EL1, ID\_AFRO\_EL1, ID\_MMFR0\_EL1, ID\_MMFR1\_EL1, ID\_MMFR2\_EL1, ID\_MMFR3\_EL1, ID\_ISAR0\_EL1, ID\_ISAR1\_EL1, ID\_ISAR2\_EL1, ID\_ISAR3\_EL1, ID\_ISAR4\_EL1, ID\_ISAR5\_EL1, MVFR0\_EL1, MVFR1\_EL1, MVFR2\_EL1.
- ID\_AA64PFRO\_EL1, ID\_AA64PFR1\_EL1, ID\_AA64DFRO\_EL1, ID\_AA64DFR1\_EL1, ID\_AA64ISARO\_EL1, ID\_AA64ISAR1\_EL1, ID\_AA64MMFRO\_EL1, ID\_AA64MMFR1\_EL1, ID\_AA64AFRO\_EL1, ID\_AA64AFR1\_EL1.

- If FEAT\_FGT is implemented:
  - ID\_MMFR4\_EL1 and ID\_MMFR5\_EL1 are trapped to EL2.
  - ID\_AA64MMFR2\_EL1 and ID\_ISAR6\_EL1 are trapped to EL2.
  - ID\_DFR1\_EL1 is trapped to EL2.
  - ID\_AA64ZFRO\_EL1 is trapped to EL2.
  - ID\_AA64SMFR0\_EL1 is trapped to EL2.
  - ID\_AA64ISAR2\_EL1 is trapped to EL2.
  - This field traps all MRS accesses to registers in the following range that are not already mentioned in this field description: Op0 == 3, op1 == 0, CRn == c0, CRm ==  $\{c1-c7\}$ , op2 ==  $\{0-7\}$ .
- If FEAT FGT is not implemented:
  - ID\_MMFR4\_EL1 and ID\_MMFR5\_EL1 are trapped to EL2, unless implemented as RAZ, when it is IMPLEMENTATION DEFINED whether accesses to ID\_MMFR4\_EL1 or ID MMFR5 EL1 are trapped to EL2.
  - ID\_AA64MMFR2\_EL1 and ID\_ISAR6\_EL1 are trapped to EL2, unless implemented as **RAZ**, when it is **IMPLEMENTATION DEFINED** whether accesses to ID\_AA64MMFR2\_EL1 or ID ISAR6 EL1 are trapped to EL2.
  - ID\_DFR1\_EL1 is trapped to EL2, unless implemented as **RAZ**, when it is **IMPLEMENTATION DEFINED** whether accesses to ID DFR1 EL1 are trapped to EL2.
  - ID\_AA64ZFRO\_EL1 is trapped to EL2, unless implemented as **RAZ** then it is **IMPLEMENTATION DEFINED** whether accesses to ID\_AA64ZFRO\_EL1 are trapped to EL2.
  - ID\_AA64SMFRO\_EL1 is trapped to EL2, unless implemented as **RAZ** then it is **IMPLEMENTATION DEFINED** whether accesses to ID\_AA64SMFRO\_EL1 are trapped to EL2.
  - ID\_AA64ISAR2\_EL1 is trapped to EL2, unless implemented as **RAZ** then it is **IMPLEMENTATION DEFINED** whether accesses to ID AA64ISAR2 EL1 are trapped to EL2.
  - Otherwise, it is **IMPLEMENTATION DEFINED** whether this bit traps MRS accesses to registers in the following range that are not already mentioned in this field description: Op0 == 3, op1 == 0. CRn ==  $\{c1-c7\}$ , op2 ==  $\{0-7\}$ .

#### is corrected to read:

Trap ID group 3. Traps EL1 reads of group 3 ID registers to EL2, when EL2 is enabled in the current Security state, as follows:

#### In AArch64 state:

Reads of the following registers are trapped to EL2:

• ID\_PFRO\_EL1, ID\_PFR1\_EL1, ID\_DFRO\_EL1, ID\_AFRO\_EL1, ID\_MMFRO\_EL1, ID\_MMFR1\_EL1, ID\_MMFR2\_EL1, ID\_MMFR3\_EL1, ID\_ISARO\_EL1, ID\_ISAR1\_EL1, ID\_ISAR2\_EL1, ID\_ISAR3\_EL1, ID\_ISAR4\_EL1, ID\_ISAR5\_EL1, MVFRO\_EL1, MVFR1\_EL1, MVFR2\_EL1.

• ID\_AA64PFRO\_EL1, ID\_AA64PFR1\_EL1, ID\_AA64DFRO\_EL1, ID\_AA64DFR1\_EL1, ID\_AA64ISARO\_EL1, ID\_AA64ISAR1\_EL1, ID\_AA64MMFRO\_EL1, ID\_AA64MMFR1\_EL1, ID\_AA64AFRO\_EL1, ID\_AA64AFR1\_EL1.

If FEAT\_FGT is implemented, reads of the following registers are trapped to EL2. If FEAT\_FGT is not implemented, reads of the following registers are trapped to EL2, unless the registers are implemented as **RAZ**, when it it **IMPLEMENTATION DEFINED** whether reads are trapped to EL2.

- ID\_PFR2\_EL1, ID\_MMFR4\_EL1 and ID\_MMFR5\_EL1.
- ID AA64MMFR3 EL1.
- ID AA64MMFR4 EL1.
- ID\_AA64PFR2\_EL1.
- ID AA64MMFR2 EL1 and ID ISAR6 EL1.
- ID DFR1 EL1.
- ID\_AA64ZFR0\_EL1.
- ID AA64SMFRO EL1.
- ID AA64ISAR2 EL1.

If FEAT\_FGT is implemented, reads of registers in the following range that are not already mentioned in this field description: op0 == 3, op1 == 0, CRn == 0, CRm ==  $\{2-7\}$ , op2 ==  $\{0-7\}$  are trapped to EL2. If FEAT\_FGT is not implemented, it is **IMPLEMENTATION DEFINED** whether reads of these registers in the range are trapped to EL2. Trapped registers are reported using EC syndrome value 0x18.

In section D19.2.92 (ID\_PFR2\_EL1, AArch32 Processor Feature Register 2), the accessibility pseudocode that reads:

```
elsif PSTATE.EL == EL1 then
  if EL2Enabled() && HCR_EL2.TID3 == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
else
         X[t, 64] = ID_PFR2_EL1;
```

is replaced with:

## 2.82 R20697

In section D19.2.40 (FAR\_EL1, Fault Address Register (EL1)), in the description of 'Bits [63:0]', the following text is added:

If a memory fault that sets FAR\_EL1 is generated from a STZGM instruction, the address held in FAR\_EL1 is **IMPLEMENTATION DEFINED** as one of the following:

- The lowest address that gave rise to the fault.
- The address specified in the register argument.

The same change is made in the following sections:

- D19.2.41 (FAR EL2, Fault Address Register (EL2)).
- D19.2.42 (FAR EL3, Fault Address Register (EL3)).

In section D2.10.5 (Determining the memory location that caused a Watchpoint exception), subsection 'Address recorded for Watchpoint exceptions generated by other instructions', the following text:

For Watchpoint exceptions generated by a DC ZVA, DC GVA, or DC GZVA instruction, the address recorded is an address accessed by the instruction that triggered the watchpoint.

is changed to read:

For Watchpoint exceptions generated by a DC ZVA, DC GVA, DC GZVA, or STZGM instruction, the address recorded is an address accessed by the instruction that triggered the watchpoint.

## 2.83 C20702

In section H9.2.24 (EDDFR, External Debug Feature Register), subsection 'Accessing the EDDFR', the text and tables that read:

EDDFR[31:0] can be accessed through the external debug interface:

Component	Offset	Instance	Range
Debug	0xD28	EDDFR	31:0

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus() accesses to EDDFR[31:0] are RO.
- Otherwise accesses to EDDFR[31:0] are IMPDEF.

EDDFR[63:32] can be accessed through the external debug interface:

Component	Offset	Instance	Range
Debug	0xD2C	EDDFR	63:32

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus() accesses to EDDFR[63:32] are RO.
- Otherwise accesses to EDDFR[63:32] are IMPDEF.

are corrected to read:

EDDFR can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0xD28	EDDFR

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus() accesses to EDDFR are RO.
- Otherwise accesses to EDDFR are IMPDEF.

Equivalent changes are made in the following sections:

- H9.2.35 (EDPFR, External Debug Processor Feature Register).
- H9.2.46 (EDWAR, External Debug Watchpoint Address Register).

D21046 further updates the accessors of EDDFR and EDPFR.

## 2.84 D20711

In section D10.5 (PE access to Allocation Tags), the text which reads:

Instructions that store Allocation Tags to memory locations marked as Device memory result in a **CONSTRAINED UNPREDICTABLE** choice between:

- Storing the data, if any, to the specified locations.
- Generating an Alignment Fault, which is prioritized in the same way as other alignment faults that are determined by the memory type.

is changed to read:

An STZGM instruction to any type of Device memory is **CONSTRAINED UNPREDICTABLE** between:

- Zeroing the data at the specified locations and leaving any Allocation Tags unchanged.
- Generating an Alignment Fault determined by the memory type.

### 2.85 D20728

In section D19.2.37 (ESR\_EL1, Exception Syndrome Register (EL1)), in the subsections 'ISS encoding for an exception from a Data Abort' and 'ISS encoding for an exception from a Watchpoint exception', the VNCR field is deleted.

In section D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)), subsection 'ISS encoding for an exception from a Data Abort', the VNCR values that read:

VNCR	Meaning
0b0	The watchpoint was not generated by the use of VNCR_EL2 by EL1 code.
0b1	The watchpoint was generated by the use of VNCR_EL2 by EL1 code.

are updated to read:

VNCR	Meaning
0b0	The fault was not generated by the use of VNCR_EL2 by EL1 code.
0b1	The fault was generated by the use of VNCR_EL2 by EL1 code.

The same correction is made in section D19.2.39 (ESR\_EL3, Exception Syndrome Register (EL3)), in the subsections 'ISS encoding for a Granule Protection Check exception' and 'ISS encoding for an exception from a Data Abort'.

## 2.86 D20731

In section D15.2.7 (Operation Type packet), subsection 'Operation Type packet payload (Other)', the 'SUBCLASS, byte<0>' field description that reads:

Second-level instruction class. Defines the type of instruction. The defined values of this field are:

Ob0000000x Other operation.

ObOxxx1xxO SVE operation. If FEAT\_SVE is implemented, and if FEAT\_SPE is implemented, bits [6:4:2:1] are further defined as the EVL, PRED, and FP fields. Otherwise this value is reserved.

is corrected to read:

Second-level instruction class. Defines the type of instruction. The defined values of this field are:

Ob0000000x Other operation.

ObOxxx1xxO SVE operation. If FEAT\_SVE is implemented, and if FEAT\_SPE is implemented, bits [6:4,2,1] are further defined as the EVL, PRED, and FP fields. Otherwise this value is reserved.

Within the same section, the field description 'FP, byte 0 bits [6:4], when SVE operation' that reads:

Floating-point operation. The defined values of this bit are:

0 Integer

1 Floating-point

is renamed to 'FP, byte 0 bit [1], when SVE operation', and updated to read:

Floating-point operation. The defined values of this bit are:

O Not floating-point

1 Floating-point

Where a floating-point instruction is any instruction which is counted by the FP\_SVE\_SPEC event.

Additionally, in section D14.6.5 (Additional information for each profiled Scalable Vector Extension operation), the text that reads:

For a Sampled SVE operation, the Operation Type packet. EVL field records an upper bound on the Effective vector length. The value recorded in the Operation Type packet. EVL field is the Effective vector length rounded up to a power-of-two value.

is updated to read:

For a Sampled SVE operation:

- Operation Type packet.EVL field records an upper bound on the Effective vector length. The value recorded in the Operation Type packet.EVL field is the Effective vector length rounded up to a power of-two value.
- Operation Type packet.FP is set to 1 if the instruction would be counted by the SVE FP SPEC event.

## 2.87 D20738

In section J1.1.4 (aarch64/instrs), in the function AArch64.AT(), access to HCR\_EL2 is qualified with checks for EL2Enabled().

The code in AArch64.AT() that reads:

```
AArch64.AT(bits(64) address, TranslationStage stage_in, bits(2) el_in, ATAccess ataccess)
...
// For stage 1 translation, when HCR_EL2.{E2H, TGE} is {1,1} and requested EL is EL1,
// the EL2&O translation regime is used.
if HCR_EL2.<E2H, TGE> == '11' && el == EL1 && stage == TranslationStage_1 then el = EL2;
if HaveEL(EL3) && stage == TranslationStage_12 && !EL2Enabled() then
...
```

#### is updated to read:

```
AArch64.AT(bits(64) address, TranslationStage stage_in, bits(2) el_in, ATAccess ataccess)

...

// For stage 1 translation, when HCR_EL2.{E2H, TGE} is {1,1} and requested EL is EL1,

// the EL2&O translation regime is used.

if EL2Enabled() && HCR_EL2.<E2H, TGE> == '11' && el == EL1 && stage == TranslationStage_1 then

el = EL2;

if HaveEL(EL3) && stage == TranslationStage_12 && !EL2Enabled() then

...
```

Equivalent changes are made in the following locations:

- Section J1.1.3 (aarch64/functions), in the function MaybeZeroSVEUppers().
- Section J1.2.4 (aarch32/translation), in the following functions:
  - AArch32.S1Enabled().
  - AArch32.S1DisabledOutput().
- Section J1.3.3 (shared/functions), in the function IllegalExceptionReturn().

### 2.88 C20749

In section D10.2 (Allocation Tags), the following text is added:

All memory accesses to any Allocation tag are single-copy atomic.

In section D10.3 (Tag checking), the text that reads:

A memory access that is a read or write can be either Tag Checked or Tag Unchecked.

is changed to read:

A single-copy atomic memory access that is a read or write can be either Tag Checked or Tag Unchecked.

Also within this section, the text that reads:

The read of an Allocation Tag due to a Tag Check operation, and the dependent data access, are not required to form an atomic operation.

is changed to read:

Tag Check operation performs a single-copy atomic read of an Allocation tag.

Note: Any MMU Faults due to the read of an Allocation tag for a Tag checked memory access are not ordered with respect to any MMU faults due to that memory access.

In section D10.5 (PE access to Allocation tags), the following text is added:

An instruction which directly reads or writes Allocation tags performs a separate single-copy atomic access for each Allocation tag.

Note: For an instruction which directly accesses both Allocation tags and data, any MMU Faults due to the separate accesses are not ordered.

### 2.89 C20759

In section D18.3.1 (Instructions for accessing non-debug System registers), the following clarification is added in the bullet list of the Note:

• All unused encodings in the range Op0 == 3, op1 == 0, CRn == 0, CRm == {2-7}, op2 == {0-7} are defined to be accessible as Reserved, RAZ to ensure correct behavior if the encodings are used for ID registers in future.

## 2.90 D20760

In the following sections:

- D19.2.68 (ID\_AA64MMFR4\_EL1, AArch64 Memory Model Feature Register 4).
- D19.2.88 (ID\_MMFR4\_EL1, AArch32 Memory Model Feature Register 4).
- D19.2.89 (ID\_MMFR5\_EL1, AArch32 Memory Model Feature Register 5).
- D19.2.92 (ID PFR2 EL1, AArch32 Processor Feature Register 2).

The following Note is added under 'Configurations':

Prior to the introduction of the features described by this register, this register was unnamed and reserved, **RESO** from EL1, EL2, and EL3.

The same change is made in section D19.2.71 (ID\_PFR2\_EL1, AArch64 Processor Feature Register 2), where in addition, the following text in the 'Purpose' subsection is removed:

Reserved for future expansion of information about implemented PE features in AArch64 state.

## 2.91 D20791

In section C5.2.4 (DIT, Data Independent Timing), the list of instructions that reads:

The data processing instructions affected by this bit are:

- All cryptographic instructions. These instructions are:
  - AESD, AESE, ...

- A subset of those instructions which use the general-purpose register file. These instructions are:
  - ADC, ADCS, ...
- A subset of those instructions which use the SIMD&FP register file. These instructions are:
  - ABS, ADD, ...

is updated to read:

The Operational Information section of a data processing instruction description indicates whether or not that instruction is affected by this bit.

Similar changes are made in section G8.2.33 (CPSR, Current Program Status Register), in the description of DIT, bit [21], where the lists of individual instructions mnemonics are removed.

The text in section B1.3.6 (About PSTATE.DIT) that reads:

The instructions listed in DIT are required to have;

is updated to read:

The instructions affected by DIT are required to have:

The bullet point in the Note that follows, that reads:

• The Operational information section of an SVE or an SVE2 instruction description indicates whether or not that instruction honors the PSTATE.DIT control. If the Operational information section of an SVE instruction description does not mention PSTATE.DIT or if the section does not exist, then the instruction timing is not affected by PSTATE.DIT.

is moved to the top of the bullet list, and updated to read:

• The Operational information section of an instruction description indicates whether or not that instruction honors the PSTATE.DIT control. If the Operational information section of an instruction description does not mention PSTATE.DIT or if the section does not exist, then the instruction timing is not affected by PSTATE.DIT.

Similar changes are also made in section E1.2.5 (About the DIT bit).

## 2.92 D20794

In section J1.1.5 (aarch64/translation) in the function AArch64.S1DisabledOutput(), the code that reads:

```
(FaultRecord, AddressDescriptor) AArch64.S1DisabledOutput(...)
    if regime == Regime_EL10 && EL2Enabled() && walkparams.dc == '1' then
        if walkparams.dct == '1' then
            memattrs.tags = MemTag_AllocationTagged;
    elsif walkparams.mtx == '1' then;
```

```
memattrs.tags = MemTag_CanonicallyTagged;
           if walkparams.tbi == \overline{0} then
               // For the purpose of the checks in this function, the MTE tag bits
are ignored.
               va<59:56>
                              = Replicate(va<55>, 4);
       else
                            = MemTag Untagged;
           memattrs.tags
    elsif accdesc.acctype == AccessType IFETCH then
       if walkparams.mtx == '1' then
           memattrs.tags = MemTag_CanonicallyTagged;
          memattrs.tags
                             = MemTag Untagged;
   else
       if walkparams.mtx == '1' then
           memattrs.tags = MemTag_CanonicallyTagged;
if walkparams.tbi == '0' then
               // For the purpose of the checks in this function, the MTE tag bits
are ignored.
               if HasUnprivileged (regime) then
                   va<59:56> = Replicate(va<55>, 4);
                   va<59:56> = '0000';
```

Is updated to read as:

```
(FaultRecord, AddressDescriptor) AArch64.S1DisabledOutput(...)
   if regime == Regime EL10 && EL2Enabled() && walkparams.dc == '1' then
       if walkparams.dct == '1' then
          memattrs.tags = MemTag AllocationTagged;
        elsif walkparams.mtx == '1' then
          memattrs.tags
                             = MemTag CanonicallyTagged;
          memattrs.tags = MemTag Untagged;
   elsif accdesc.acctype == AccessType IFETCH then
   else
       if walkparams.mtx == '1' then
          memattrs.tags = MemTag CanonicallyTagged;
   if walkparams.mtx == '1' && walkparams.tbi == '0' && accdesc.acctype !=
AccessType IFETCH then
       ^{1/} For the purpose of the checks in this function, the MTE tag bits are
ignored.
       va<59:56> = if HasUnprivileged(regime) then Replicate(va<55>, 4) else
'0000';
```

# 2.93 R20805

In sections D19.8.5 (BRBINF<n>\_EL1, Branch Record Buffer Information Register <n>, n = 0 - 31) and D19.8.6 (BRBINFINJ\_EL1, Branch Record Buffer Information Injection Register), the following value is added to 'TYPE, bits [13:8]':

0b110000 IMPLEMENTATION DEFINED exception to EL3.

### 2.94 R20809

In section D19.2.104 (MPIDR\_EL1, Multiprocessor Affinity Register) in the subsection 'Purpose', the text that reads:

In a multiprocessor system, provides an additional PE identification mechanism for scheduling purposes.

is changed to read:

In a multiprocessor system, provides an additional PE identification mechanism.

Also in the description of the 'AffO, bits [7:0]' field, the text that reads:

Affinity level 0. This is the affinity level that is most significant for determining PE behavior. Higher affinity levels are increasingly less significant in determining PE behavior. The assigned value of the MPIDR.{Aff2, Aff1, Aff0} or MPIDR\_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.

is changed to read:

Affinity level O. The value of the MPIDR.{Aff2, Aff1, Aff0} or the MPIDR\_EL1.{Aff3, Aff2, Aff1, Aff0} set of fields of each PE must be unique within the system as a whole.

## 2.95 D20816

In section C5.3.10 (DC CIGDPAE, Clean and invalidate of data and allocation tags by PA to PoE), the text that reads:

Bits[63:0]

Reserved, RESO.

is updated to read:

NS, bit [63]

Together with the NSE field, this field specifies the target physical address space.

NSE	NS	Meaning
0b0	0b0	Reserved.
0b0	0b1	Reserved.
0b1	0b0	Reserved.
0b1	0b1	Realm.

If {NSE, NS} != {0b1, 0b1}, then no cache entries are required to be cleaned or invalidated

NSE, bit [62]

Together with the NS field, this field specifies the target physical address space.

For a description of the values derived by evaluating NS and NSE together, see DC CIGDPAE.NS.

Bits [61:52]

Reserved, **RESO**.

PA, bits [51:0]

Physical address to use. No alignment restrictions apply to this PA.

Similar changes are made in section C5.3.16 (DC CIPAE, Data or unified Cache line Clean and Invalidate by PA to PoE).

### 2.96 D20829

In J1.1.1 (aarch64/debug) the functions BRBCycleCountingEnabled() and BRBEMispredictAllowed() are updated to check if EL2 is present.

The code that reads:

```
boolean BRBCycleCountingEnabled()
  if EL2Enabled() && BRBCR_EL2.CC == '0' then return FALSE;
  ...
```

Is updated to read:

```
boolean BRBCycleCountingEnabled()
  if HaveEL(EL2) && BRBCR_EL2.CC == '0' then return FALSE;
   ...
```

The code that reads as:

```
boolean BRBEMispredictAllowed()
  if EL2Enabled() && BRBCR_EL2.MPRED == '0' then return FALSE;
  ...
```

Is updated to read:

```
boolean BRBEMispredictAllowed()
  if HaveEL(EL2) && BRBCR_EL2.MPRED == '0' then return FALSE;
  ...
```

### 2.97 R20840

In section D15.2.1 (Address packet), in the subsection 'Address packet header', the value description in the field 'INDEX, byte 0 bits [1:0], byte 1 bits [2:0], when Extended format, INDEX, byte 0 bits [2:0], when Short format' that reads:

#### 0b00011 Data access physical address:

- Not included if disabled by CollectPhysicalAddress, or if the access generates an abort other than a Permission or Access Flag fault.
- It is **IMPLEMENTATION DEFINED** and might be **UNPREDICTABLE** whether this is included for accesses that generate Permission or Access Flag faults.
- Included for all other load, store and atomic operations.

#### is changed to read:

#### 0b00011 Data access physical address:

- Not included if disabled by CollectPhysicalAddress or the data virtual address for the same operation is not output.
- Included for all other load, store and atomic operations.

In section D14.6.3 (Additional information for each profiled memory access operation), the text that reads:

The sampled data physical address packet is not output if any of the following are true:

- The sampled operation operates on a virtual address and any of the following are true:
  - The PE does not translate the address, for example because it does not perform the access or the address translation generates a Translation fault.
  - The sampled data virtual address packet is not output.
- Sampling of physical addresses is prohibited by System register controls.

#### is changed to read:

The sampled data physical address packet is not output if any of the following are true:

- The sampled operation operates on a virtual address and any of the following are true:
  - The PE does not translate the address, for example because it does not perform the access.
  - The sampled data virtual address packet is not output.
- Sampling of physical addresses is prohibited by System register controls.

### 2.98 D20853

In section J1.3.1 (shared/debug), the code in the function UpdateEDSCRFields() that reads:

```
UpdateEDSCRFields()
  if !Halted() then
  ...
  else
    EDSCR.EL = PSTATE.EL;
    ss = CurrentSecurityState();
    ...
```

is updated to read

```
UpdateEDSCRFields()
  if !Halted() then
  ...
  else
    EDSCR.EL = PSTATE.EL;
    // SError Pending.
    if EL2Enabled() && HCR_EL2.<AMO,TGE> == '10' && PSTATE.EL IN {EL0,EL1} then
        EDSCR.A = if IsVirtualSErrorPending() then '1' else '0';
    else
        EDSCR.A = if IsPhysicalSErrorPending() then '1' else '0';
    ss = CurrentSecurityState();
    ...
```

## 2.99 R20865

In section D16.1.1 (Branch records), statement I<sub>ZCHRF</sub> that reads:

When an exception, exception return instruction, or Instruction Synchronization Barrier instruction causes a Context synchronization event which synchronizes an update to one or more System registers which are indirectly read when generating a Branch record, the synchronization of those register updates occurs before the registers are indirectly read. Such order is generally consistent with indirect reads of System registers performed by events which cause a Context synchronization event.

is updated to read:

When an Instruction Synchronization Barrier instruction causes a Context synchronization event which synchronizes an update to one or more System registers which are indirectly read when generating a Branch record, the synchronization of those register updates occurs before the registers are indirectly read. Such order is generally consistent with indirect reads of System registers performed by events which cause a Context synchronization event.

Within the same section, the following rule is added:

When an exception or exception return instruction causes a Context synchronization event which synchronizes an update to one or more System registers which are used to determine whether the source of the branch record is from a BRBE Prohibited region, indirect reads of those

System registers are permitted to occur before the Context synchronization event. Specifically, the registers indirectly read by BranchRecordAllowed().

All other indirect reads of System registers used for creation of a Branch record occur after the Context synchronization event, including those for determining whether the Branch records is filtered or not, and those used for determining whether Branch recording is prohibited at the target.

### 2.100 C20871

In section D12.11.1 (Definitions), subsection 'Shared caches and buses', the subsection is renamed to "Counting events from shared components" and the following text is added:

If the cache is shared and the Effective value of PMEVTYPER<n>\_ELO.MT for the counter is 0b0, then the counter counts only events Attributable to the PE counting the event. For a multithreaded processor implementation, if the cache is shared by PEs other than the PEs in the multithreaded processor and the Effective value of PMEVTYPER<n>\_ELO.MT for the counter is 0b1, the counter counts only events Attributable to PEs in the multithreaded processor. In all other cases, it is **IMPLEMENTATION DEFINED** whether only events Attributable to the PE counting the event or all events are counted and might depend on the Effective value of PMEVTYPER<n>\_EL1.MT.

In section D12.11.3 (Common event numbers), subsection 'Common microarchitectural events', the text in the '0x0001, L1I\_CACHE\_REFILL, Level 1 instruction cache refill' event description that reads:

If the cache is shared, the counter counts only events Attributable to the PE counting the event, and, if the Effective value of PMEVTYPER<n>\_ELO.MT for the counter is 0b1, other PEs in the multithreaded implementation. If the cache is not shared, all events are counted.

is removed.

Equivalent statements concerning shared resources, in other PMU event descriptions throughout the section, are similarly removed. Links to the renamed subsection are updated and new links are added to section D12.4 (Attributability) and section D12.6 (Multithreaded implementations).

## 2.101 D20907

In section J1.1.3 (aarch64/functions) in AArch64.TagCheckFault(), the code that reads as:

```
fault = NoFault(accdesc);
fault.statuscode = Fault_TagCheck;
case tcf of
...
```

Is updated to read as:

```
FaultRecord fault = NoFault();
fault.access = accdesc;
fault.write = accdesc.write;
fault.statuscode = Fault_TagCheck;
case tcf of
...
```

In the same section in MemAtomic(), the code that reads as:

Is updated to read as:

An equivalent change is made in MemAtomicRCW() in the same section.

## 2.102 C20913

In section B2.3.11 (Restrictions on the effects of speculation), in the subsection 'Restrictions on the effects of speculation from Armv8.5', the text that reads:

If FEAT\_CSV2\_1p1 is implemented, branch or data values trained from one instruction address can exploitatively control, or predictively leak to, the speculative execution of code from a different address only in a hard-to-determine way.

is clarified to read:

If FEAT\_CSV2\_1p1 is implemented, branch or data values trained from one instruction address cannot exploitatively control, or predictively leak to, the speculative execution of code from a different address.

In section E2.3.4 (Restrictions on the effects of speculation), subsection 'Further restrictions on the effects of speculation from Armv8.5', the text that reads:

#### If FEAT CSV2 1p1 is implemented:

- Code running in one hardware-defined context (context1) cannot either exploitatively control, or predictively leak to, the speculative execution of code in a different hardware-defined context (context2) as a result of the behavior of branch target prediction based on the branch history used in context1.
- Branch or data values trained from one instruction address can exploitatively control, or predictively leak to, the speculative execution of code from a different address only in a hard-to-determine way.

is clarified to read:

#### If FEAT\_CSV2\_1p1 is implemented:

- Code running in one hardware-defined context (context1) cannot either exploitatively control, or predictively leak to, the speculative execution of code in a different hardware-defined context (context2) as a result of the behavior of branch target prediction based on the branch history used in context1.
- Branch or data values trained from one instruction address cannot exploitatively control, or predictively leak to, the speculative execution of code from a different address.

## 2.103 D20918

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), field 'ATA, bit [56]', the text that reads:

0b0 Access to Allocation Tags is prevented at EL1 and EL0. Accesses at EL1 to GCR\_EL1, RGSR\_EL1, TFSR\_EL1, or TFSREO\_EL1 that are not **UNDEFINED** are trapped to EL2. Accesses at EL1 using MRS or MSR with the register name TFSR\_EL2 that are not **UNDEFINED** are trapped to EL3. Memory accesses at EL1 and EL0 are not subject to a Tag Check operation.

is corrected to read:

0b0 Access to Allocation Tags is prevented at EL1 and EL0. Accesses at EL1 to GCR\_EL1, RGSR\_EL1, TFSR\_EL1, or TFSREO\_EL1 that are not **UNDEFINED** are trapped to EL2. Accesses at EL1 using MRS or MSR with the register name TFSR\_EL2 that are not **UNDEFINED** are trapped to EL2. Memory accesses at EL1 and EL0 are not subject to a Tag Check operation.

## 2.104 D20921

In section D19.2.125 SCTLR\_EL2, System Control Register (EL2), field EPAN, bit [57], the heading that reads:

When FEAT PAN3 is implemented, HCR EL2.E2H == 1 and HCR EL2.TGE==1:

is changed to read

When  $FEAT_PAN3$  is implemented and  $HCR_EL2.E2H ==1$ :

the following text is added after the value table:

Note: The value of HCR\_EL2.TGE does not change the behavior of this field.

and the following heading and text is removed:

When FEAT PAN3 is implemented, HCR EL2.E2H == 1 and HCR EL2.TGE == 0: IGNORED.

### 2.105 C20933

In section D1.5.2 (Reset types), the following rule is added:

Writing 1 to RMR\_ELx.RR is only a request for a Warm reset. The reset is not guaranteed to occur unless the following code sequence is executed:

```
; In addition, interrupts and debug requests for this PE should be disabled
; in the system before running this sequence to ensure the WFI suspends execution
   MOV Wy, #3 ; for AArch64, #2 for AArch32; y is any register
   DSB ; ensure all stores etc are complete
   MSR RMR_ELx, Wy ; request the reset
   ISB ; synchronise change to the RMR

Loop
   WFI ; enter a quiescent state
   B Loop
```

## 2.106 D20934

In section D10.7 (PE handling of Tag Check Fault), within the bullet list that reads:

It is **CONSTRAINED UNPREDICTABLE** whether the FFR element associated with the read of an Active element in an SVE Non-fault load, or an Active element which is not the First active element in an SVE First-fault load, R2, to location X, is set to FALSE if all of the following are true:

- Tag Check Faults are configured as asynchronous for both reads and writes.
- A read or write RW1 to location Y causes a Tag Check Fault.

The following bullet is added:

A read to location X causes a Tag Check Fault.

## 2.107 D20940

In section D8.12.3 (MMU faults generated by cache maintenance operations), the rules that read:

#### R<sub>FTXTG</sub>

If the Effective value of SCTLR\_EL1.CMOW is 1, then when executing an IC IVAU, DC CVAC, DC CIGVAC, or DC CIGDVAC instruction at EL0 that has stage 1 read permission, but does not have stage 1 write permission, a stage 1 Permission fault is generated.

#### **R**BBLTJ

If the Effective value of HCRX\_EL2.CMOW is 1, then when executing an IC IVAU, DC CVAC, DC CIGVAC, or DC CIGDVAC instruction at EL1 or EL0 that has stage 2 read permission, but does have stage 2 write permission, a stage 2 Permission fault is generated.

### R<sub>HGLYG</sub>

If an IC IVAU, DC CVAC, DC CIGVAC, or DC CIGDVAC instruction is implemented as a **NOP**, then it is **IMPLEMENTATION DEFINED** whether the instruction generates a stage 1 or stage 2 Permission fault when it does not have read and write permission.

are updated to read:

#### **R**FTXTG

If the Effective value of SCTLR\_EL1.CMOW is 1, then when executing an IC IVAU, DC CIVAC, DC CIGVAC, or DC CIGDVAC instruction at EL0 that has stage 1 read permission, but does not have stage 1 write permission, a stage 1 Permission fault is generated.

#### R<sub>BBLT</sub>J

If the Effective value of HCRX\_EL2.CMOW is 1, then when executing an IC IVAU, DC CIVAC, DC CIGVAC, or DC CIGDVAC instruction at EL1 or EL0 that has stage 2 read permission, but does have stage 2 write permission, a stage 2 Permission fault is generated.

### R<sub>HGLYG</sub>

If an IC IVAU, DC CIVAC, DC CIGVAC, or DC CIGDVAC instruction is implemented as a **NOP**, then it is **IMPLEMENTATION DEFINED** whether the instruction generates a stage 1 or stage 2 Permission fault when it does not have read and write permission.

### 2.108 C20943

In section D19.2.114, (RNDR, Random Number), subsection 'Purpose', the text that reads:

Random Number. Returns a 64-bit random number which is reseeded from the True Random Number source at an **IMPLEMENTATION DEFINED** rate.

is corrected to read:

Random Number. Returns a 64-bit random number from an approved Random Bit Generator, where the Deterministic Random Bit Generator (DRBG) within the Random Bit Generator is reseeded from an approved entropy source at an **IMPLEMENTATION DEFINED** rate.

The equivalent changes are made in the following section:

• Section D19.2.114, (RNDR, Random Number), subsection 'RNDR, bits [63:0]'.

In section D19.2.115, (RNDRRS, Reseded Random Number), the Title text that reads:

D19.2.115 RNDRRS, Reseeded Random Number

is corrected to read:

D19.2.115 RNDRRS, Random Number Full Entropy

In the same section, subsection 'Purpose', the text that reads:

Reseeded Random Number. Returns a 64-bit random number which is reseeded from the True Random Number source immediately before the read of the random number.

is corrected to read:

Random Number with fresh full entropy. Returns a 64-bit random number from an approved Random Bit Generator, using either a Non-deterministic Random Bit Generator (NRBG) or one where the DBRG is reseeded (where possible) from an approved entropy source before the return of the random number.

The equivalent changes are made in the following section:

Section D19.2.115, (RNDRRS, Reseeded Random Number), subsection 'RNDRRS, bits [63:0]'.

In section K14.1, (Properties of the generated random number), the text that reads:

When FEAT\_RNG is implemented, reads of the RNDR and RNDRRS registers return a 64-bit random number. The random numbers must meet the properties and conform to the standards that are detailed in this section.

The output random number is from a Deterministic Random Bit Generator (DRBG), which is seeded from a True Random Number Generator (TRNG).

The TRNG provides entropy in the form of random numbers, from the sampled output of an unpredictable physical process.

The TRNG should conform to:

- The NIST SP800-90B standard.
- The NIST SP800-22 standard.
- The FIPS 140-2 standard.
- The BSI AIS-31 standard.

The DRBG produces random numbers from a cryptographically secure algorithm.

The DRBG is seeded from the TRNG.

The DRBG algorithm should conform to the NIST SP800-90A Rev 1 standard.

The DRBG is reseeded after an **IMPLEMENTATION DEFINED** number of random numbers has been generated and read using the RNDR register.

The DRBG is reseeded immediately before the random number is generated and read using the RNDRRS register.

The entire random number generation should conform to the NIST SP800-90C standard.

#### Note:

- Since a TRNG can only generate random bits at a limited rate, the random number bits are commonly collected in an "entropy pool" until needed. An implementation should ensure that lower privileged software cannot impact the performance of higher privileged software by entirely draining this "entropy pool". The refill time cost of the "entropy pool" should be paid for by the persistent caller.
- When FEAT\_RNG\_TRAP is implemented, reads of the RNDR and RNDRRS registers may be trapped to EL3. For more information about this trapping behavior, see control fields ID AA64PFR1 EL1.RNDR trap and SCR EL3.TRNDR

is changed to read:

When FEAT\_RNG is implemented, reads of the RNDR and RNDRRS registers return 64-bit random numbers. The RNDR and RNDRRS implementation should conform to approved standards that are appropriate for the market requirements.

For example, the NIST SP 800-90 series of documents:

- SP 800-90A Recommendation for Random Number Generation Using Deterministic Random Bit Generators
- SP 800-90B Recommendation for the Entropy Sources Used for Random Bit Generation
- SP 800-90C Recommendation for Random Bit Generator (RBG) Constructions

Note:

- Since an entropy source can only generate random bits at a limited rate, the random number bits are commonly collected in an "entropy pool" until needed. An implementation should ensure that lower privileged software cannot impact the performance of higher privileged software by entirely draining this "entropy pool". The refill time cost of the "entropy pool" should be paid for by the persistent caller.
- When FEAT\_RNG\_TRAP is implemented, reads of the RNDR and RNDRRS registers may be trapped to EL3. For more information about this trapping behavior, see control fields ID\_AA64PFR1\_EL1.RNDR\_trap and SCR\_EL3.TRNDR

### 2.109 C20950

In section D19.2.37 (ESR\_EL1, Exception Syndrome Register (EL1)), in the subsection 'ISS encoding for an exception from a Watchpoint exception', the text in the 'WPTV, bit [17]' field that reads:

When a Watchpoint exception is triggered by a watchpoint match:

- If the PE sets any of FnV, FnP, or WPF to 1, then the PE sets WPTV to 1.
- If the PE sets all of FnV, FnP, and WPF to 0, then the PE sets WPTV to an implementation defined value, 0 or 1.

is changed to read:

When a Watchpoint exception is triggered by a watchpoint match:

- If the PE sets any of FnV, FnP, or WPF to 1, then the PE sets WPTV to 1.
- Otherwise, the PE sets WPTV to an implementation defined value, 0 or 1.

The equivalent change is made in section D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)).

## 2.110 D20957

In section D19.2.125 (SCTLR\_EL2, System Control Register (EL2)), in the field 'nTWE, bit [18]', the text that reads:

Traps execution of WFI instructions at ELO to EL2, from both Execution states.

is changed to read:

Traps execution of WFE instructions at ELO to EL2, from both Execution states.

When FEAT WFxT is implemented, this trap also applies to the WFET instruction.

A similar change is made to field 'nTwi, bit [16]', in the same register.

In section D19.2.39 (ESR\_EL3, Exception Syndrome Register (EL3)), subsection 'ISS encoding for an exception from a WF\* instruction', the text that reads:

The following fields describe configuration settings for generating this exception:

- SCTLR\_EL1.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR\_EL3.{TWE, TWI}.

is changed to read:

The following fields describe configuration settings for generating this exception:

- SCTLR EL1.{nTWE, nTWI}.
- SCTLR\_EL2.{nTWE, nTWI}.
- HCR\_EL2.{TWE, TWI}.
- SCR EL3.{TWE, TWI}.

The equivalent change is made in the equivalent subsection of sections D19.2.38 (ESR\_EL2, Exception Syndrome Register (EL2)) and D19.2.37 (ESR\_EL1, Exception Syndrome Register (EL1)).

### 2.111 C20977

In section D19.2.26 (CCSIDR\_EL1, Current Cache Size ID Register), the text that reads:

If CSSELR\_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR\_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR EL1 read is treated as NOP.
- The CCSIDR\_EL1 read is **UNDEFINED**.
- The CCSIDR EL1 read returns an **UNKNOWN** value.

is clarified to read:

If CSSELR\_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR\_EL1 the behavior is **CONSTRAINED UNPREDICTABLE**, and can be one of the following:

- The CCSIDR EL1 read is treated as NOP.
- The CCSIDR\_EL1 read is **UNDEFINED**. If FEAT\_IDST is implemented, this is permitted to be reported with EC code 0x18.
- The CCSIDR EL1 read returns an **UNKNOWN** value.

The equivalent change is also made in section D19.2.25 (CCSIDR2\_EL1, Current Cache Size ID Register 2).

## 2.112 R20990

In section A2.8.1 (Architectural features added by Armv8.6), the text in the description of 'FEAT MTPMU, Multi-threaded PMU Extensions' that reads:

Multithreaded Armv8.6 implementations with FEAT\_PMUv3 implemented must implement FEAT MTPMU to enable any multithreaded event counting.

is updated to read:

From Armv8.6, when FEAT\_PMUv3 is implemented, multithreaded event counting is only supported in multithreaded implementations that also include FEAT\_MTPMU.

## 2.113 D21000

In section J1.3.1 (shared/debug), in the function Halt(), the code that reads as:

```
StopInstructionPrefetchAndEnableITR();
EDSCR.STATUS = reason;
UpdateEDSCRFields();
```

Is updated to read:

```
...
StopInstructionPrefetchAndEnableITR();
(EDSCR.STATUS,EDPRSR.HALTED) = (reason,'1');
UpdateEDSCRFields();
...
```

In section J1.3.1 (shared/debug), in the function ExitDebugState(), the code that reads as:

```
...
  (EDSCR.STATUS,EDPRSR.SDR) = ('000010','1');  // Atomically signal
restarted
   UpdateEDSCRFields();
..
```

Is updated to read:

```
(EDSCR.STATUS,EDPRSR.SDR) = ('000010','1');  // Atomically signal
restarted
  EDPRSR.HALTED = '0';
  UpdateEDSCRFields();
```

# 2.114 C21010

In section C5.2.18 (SPSR\_EL1, Saved Program Status Register (EL1)), subsection 'When exception taken from AArch64 state:', field 'M[3:0], bits [3:0]', the value table that reads:

M[3:0]	Meaning
0b0000	ELOt.
0b0100	EL1t.
0b0101	EL1h.

#### is clarified to read:

M[3:0]	Meaning
0b0000	ELO.
0b0100	EL1 with SP_EL0 (ELt).
0b0101	EL1 with SP_EL1 (EL1h).

In section C5.2.19 (SPSR\_EL2, Saved Program Status Register (EL2)), the value table that reads:

M[3:0]	Meaning
0b0000	ELOt.
0b0100	EL1t.
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.

#### is clarified to read:

M[3:0]	Meaning
0b0000	ELO.
0b0100	EL1 with SP_EL0 (EL1t).
0b0101	EL1 with SP_EL1 (EL1h).
0b1000	EL2 with SP_EL0 (EL2t).
0b1001	EL2 with SP_EL2 (EL2h).

In section C5.2.20 (SPSR\_EL3, Saved Program Status Register (EL3)), the value table that reads:

M[3:0]	Meaning
0b0000	ELOt.
0b0100	EL1t.
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.
0b1100	EL3t.

M[3:0]	Meaning
0b1101	EL3h.

### is clarified to read:

M[3:0]	Meaning
0b0000	ELO.
0b0100	EL1 with SP_EL0 (EL1t).
0b0101	EL1 with SP_EL1 (EL1h).
0b1000	EL2 with SP_EL0 (EL2t).
0b1001	EL2 with SP_EL2 (EL2h).
0b1100	EL3 with SP_EL0 (EL3t).
0b1101	EL3 with SP_EL3 (EL3h).

A similar change is made to section D19.3.14 (DSPSR\_ELO, Debug Saved Program Status Register), in the subsection 'When AArch64 is supported and entering or exiting Debug state from or to AArch64 state:', where the value table that reads:

M[3:0]	Meaning
000000	ELOt.
0b0100	EL1t.
0b0101	EL1h.
0b1000	EL2t.
0b1001	EL2h.
0b1100	EL3t.
0b1101	EL3h.

#### is clarified to read:

M[3:0]	Meaning
0b0000	ELO.
0b0100	EL1 with SP_EL0 (EL1t).
0b0101	EL1 with SP_EL1 (EL1h).
0b1000	EL2 with SP_EL0 (EL2t).
0b1001	EL2 with SP_EL2 (EL2h).
0b1100	EL3 with SP_EL0 (EL3t).
0b1101	EL3 with SP_EL3 (EL3h).

In section D1.2.2 (The stack pointer registers), subsection 'Stack pointer register selection', the information statement  $I_{QZDYD}$ , that reads:

The following are the AArch64 stack pointer options:

Exception level (EL)	Stack pointer (SP) options
ELO	SP_ELOt

Exception level (EL)	Stack pointer (SP) options
EL1	SP_EL1t, SP_EL1h
EL2	SP_EL2t, SP_EL2h
EL3	SP_EL3t, SP_EL3h

is corrected to read:

The following are the AArch64 stack pointer options:

Exception level (EL)	Stack pointer (SP) options
ELO	SP_ELO
EL1	SP_EL1, SP_EL0
EL2	SP_EL2, SP_EL0
EL3	SP_EL3, SP_EL0

Within the same section, the information statement I<sub>VYNZY</sub> that reads:

The selected stack pointer can be indicated by a suffix to the Exception level:

The t suffix, referring to thread, indicates use of the SP\_ELO stack pointer. The h suffix, referring to host, indicates use of the SP\_ELx stack pointer.

is corrected to read:

The selected stack pointer can be indicated by a suffix to the Exception level:

The t suffix, referring to thread, indicates use of the SP\_ELO stack pointer. The h suffix, referring to handler, indicates use of the SP\_ELx stack pointer.

## 2.115 D21016

In section D1.3 (Exceptions), the pseudocode in rule I<sub>CNTM</sub> that reads:

```
if OptionA && WrongOption || OptionB && !WrongOption then
    ...
else // format is from option A;
    ...
if FromEpilogue then
        ReturnAddress = ELR_ELx - 8;
else
        ReturnAddress = ELR_ELx - 4;
```

is changed to read:

```
if OptionA && WrongOption || OptionB && !WrongOption then
   ...
else // format is from option A;
...
if FromEpilogue then
   ReturnAddress = ELR_ELx - 8;
```

else
 ReturnAddress = ELR ELx - 4;

## 2.116 D21044

In section D15.2.9 (Timestamp packet), subsection 'Timestamp packet payload', the text that reads:

TS, bytes <7:0>

Timestamp value when the operation was sampled. The value depends on the result of CollectTimeStamp():

- If TimeStamp Virtual, this is the virtual timestamp, CNTVCT ELO.
- If TimeStamp Physical, this is the physical timestamp, CNTPCT ELO.
- If TimeStamp\_OffsetPhysical, this is the offset physical timestamp, CNTPCT\_EL0 CNTPOFF\_EL2.
- If TimeStamp\_None, the Timestamp packet is not included and an End packet must come at the end of the record.

is changed to read:

TS, bytes <7:0>

Timestamp value when the operation was sampled. The timestamp value is described in [section D14.6.8].

# 2.117 D21046

In section H9.2.25 (EDDFR1, External Debug Feature Register 1), subsection "Accessing the EDDFR1", the text:

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus() accesses to EDDFR1[31:0] are RO.
- Otherwise accesses to EDDFR1[31:0] are IMPDEF.

is corrected to:

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus() and (!IsZero(EDDFR1) or !OSLockStatus()), accesses to this register are RO.
- When FEAT\_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise accesses to this register are IMPDEF.

Equivalent changes are made in the following:

- H9.2.24 (EDDFR, External Debug Feature Register)
- H9.2.35 (EDPFR, External Debug Processor Feature Register)
- H9.2.10 (EDAA32PFR, External Debug Auxiliary Processor Feature Register)

### 2.118 C21061

In section A1.5.6 (Rounding), in the subsection 'Round to Nearest with Ties to Away', the sub-bullet that reads:

- If the value before rounding has an absolute value that is not too large to represent in the output format, the result is calculated as follows:
  - If the two nearest floating-point numbers bracketing the value before rounding are equally near, the result is the larger number.

is clarified to read:

- If the value before rounding has an absolute value that is not too large to represent in the output format, the result is calculated as follows:
  - If the two nearest floating-point numbers bracketing the value before rounding are equally near, the result is the number with the largest absolute value.

The equivalent change is made in section E1.3.7 (Rounding), in the subsection 'Round to Nearest with Ties to Away'.

## 2.119 D21066

In section D8.10.1 (Behavior of HCR\_EL2.E2H), rule R<sub>HGWKR</sub> that reads:

If the value of HCR\_EL2.{E2H, TGE} is {1, 1}, then when executing at EL2 or EL0, any physical interrupt that is configured to be taken at EL2 is subject to the PSTATE.{D, A, I, F} interrupt masks.

For more information, see The PSTATE debug mask bit, D on page D1-5400 and Asynchronous exception masking on page D1-5378.

is updated to read:

If the value of HCR\_EL2.{E2H, TGE} is {1, 1}, then when executing at EL2 or EL0, any physical interrupt that is configured to be taken at EL2 is subject to the PSTATE.{D, A, I, F} interrupt masks, and if FEAT\_NMI is implemented, then the effect of PSTATE.ALLINT.

For more information, see The PSTATE debug mask bit, D on page D1-5400 and Asynchronous exception masking on page D1-5378.

### 2.120 D21077

In section B2.3.11 (Restrictions on the effects of speculation), the following text:

• When data is loaded under speculation from a location without a translation for the translation regime being speculated in, the data cannot be used to form an address, generate condition codes, or generate SVE predicate values to be used by other instructions in the speculative sequence.

and the following text in section E2.3.4 (Restrictions on the effects of speculation):

• When data is loaded under speculation from a location without a Translation fault for the translation regime being speculated in, the data cannot be used to form an address or generate condition codes to be used by other instructions in the speculative sequence.

are both updated to read:

When data is loaded under speculation from a location that does not have a valid translation
for the translation regime being speculated in, the data cannot be used to form an address,
generate condition codes, or generate SVE predicate values to be used by other instructions
in the speculative sequence.

## 2.121 R21088

In Section B2.3.10, (Restrictions on the effects of speculation), subsection "Restrictions on the effects of speculation from Armv8.5", the text that reads:

Code running in one hardware-defined context (context1) cannot either exploitatively control, or predictively leak to, the speculative execution of code in a different hardware-defined context (context2), as a result of the behavior of any of the following resources:

- Branch target prediction based on the branch targets used in context1.
- This applies to both direct and indirect branches, but excludes the prediction of the direction of a conditional branch.
- Data Value predictions based on data value from execution in context1.
- Virtual address-based cache prefetch predictions generated as a result of execution in context1.
- Any other prediction mechanisms, other than Branch, Data Value, or Cache Prefetch predictions.

is changed to read:

Code running in one hardware-defined context (context1) cannot either exploitatively control, or predictively leak to, the speculative execution of code in a different hardware-defined context (context2), as a result of the behavior of any of the following resources:

- Branch target prediction based on the branch targets used in context1.
- This applies to both direct and indirect branches, but excludes the prediction of the direction of a conditional branch.
- Data Value predictions based on data value from execution in context1.
- Data memory value-dependent cache prefetch predictions generated as a result of execution in context1.
- Any other prediction mechanisms, other than Branch, Data Value, or Cache Prefetch predictions.

In section A2.2.1, (Additional functionality added to Armv8.0 in later releases), subsection "FEAT\_CSV2, FEAT\_CSV2\_2, and FEAT\_CSV2\_3, Cache Speculation Variant 2", the text that reads:

FEAT\_CSV2 adds a mechanism to identify if hardware cannot disclose information about whether branch targets, including those used by return instructions, trained in one hardware described context can control speculative execution in a different hardware described context.

is changed to read:

FEAT\_CSV2 adds a mechanism to identify if hardware cannot disclose information about whether branch or other predictions trained in one hardware described context can control speculative execution in a different hardware described context.

## 2.122 R21100

In section D19.5.15 (PMSELR\_ELO, Performance Monitors Event Counter Selection Register), in the field 'SEL, bits [4:0]', the following text is added:

If FEAT\_FGT is not implemented and this field is set to a value greater than or equal to the number of implemented counters, but not equal to 31, then direct reads of this field return an **UNKNOWN** value.

# 2.123 C21111

In section C6.2.116 (DSB), the following statements are removed:

A DSB instruction with the nXS qualifier is complete when the subset of these memory accesses with the XS attribute set to 0 are complete. It does not require that memory accesses with the XS attribute set to 1 are complete.

### 2.124 D21118

In section A3.1 (Armv9-A architecture extensions), under heading "FEAT\_SVE\_AES, Scalable Vector AES instructions", the text that reads:

FEAT\_SVE\_AES requires FEAT\_SVE2.

is changed to read:

If FEAT\_SVE\_AES is implemented, FEAT\_AES is implemented. If FEAT\_SVE\_AES is implemented, FEAT\_SVE2 is implemented.

In the same section, under heading "FEAT\_SVE\_PMULL128, Scalable Vector PMULL instructions", the text that reads:

FEAT SVE PMULL128 requires FEAT SVE2.

is changed to read:

If FEAT\_SVE\_PMULL128 is implemented, FEAT\_SVE\_AES is implemented. If FEAT\_SVE\_PMULL128 is implemented, FEAT\_PMULL is implemented.

In the same section, under heading "FEAT\_SVE\_SHA3, Scalable Vector SHA3 instructions", the text that reads:

FEAT\_SVE\_SHA3 requires FEAT\_SVE2.

is changed to read:

If FEAT\_SVE\_SHA3 is implemented, FEAT\_SHA3 is implemented. If FEAT\_SVE\_SHA3 is implemented, FEAT\_SVE2 is implemented.

# 2.125 D21122

In section A3.1 (Armv9-A architecture extensions), the following statement in the definition of 'FEAT RME, Realm Management Extension':

If the PC Sample-based Profiling Extension is implemented, then a PE that implements FEAT\_RME must implement all of the following:

- FEAT\_PCSRv8.
- FEAT\_PCSRv8p2.

is corrected to read:

If the PC Sample-based Profiling Extension is implemented, then a PE that implements FEAT\_RME must implement FEAT\_PCSRv8p2.

## 2.126 D21140

The Glossary definition of the term "Speculative" that reads:

• Reads or writes generated by load or store instructions for which the data being written or the address being accessed comes from a register that has not been architecturally resolved

is updated to read:

• Operations generated by instructions for which one or more of the arguments come from a register that has not been architecturally resolved.

In section B2.3.11 (Memory barriers), subsection "Speculation Barrier", the paragraph that reads:

An SB instruction can complete when:

- It is known that it is not speculative.
- All the predicted data values generated by instructions appearing in program order before the SB instruction have their predicted values confirmed.

is clarified to read:

An SB instruction can complete when:

- It is known that is not speculative, or it is speculative only as a result of either:
  - Speculating that an instruction that could generate an exception does not generate an exception.
  - Speculating past the point in the Execution stream where a precise asynchronous exception is taken.
- All the data values generated by instructions appearing in program order before the SB instruction are architecturally resolved, and so are not speculative.

In section C6.2.264 (SB), the description of the behavior of the SB instruction is replaced with a cross-reference to the subsection "Speculation Barrier" described above.

Equivalent changes are made for AArch32, in both:

- Section E2.3.5 (Memory barriers), subsection "Speculation Barrier (SB)"
- Section F5.1.175 (SB)

# 2.127 D21194

In section D8.6.1 (The Contiguous bit), subsection 'Misprogramming the Contiguous bit', the rules which read:

 $R_{QTRPM}$ 

For all descriptors within the range indicated by one or more descriptors that have the Contiguous bit set to 1, if one or more of the following translation table programming errors is made, then a TLB might contain overlapping entries:

- One or more of the contiguous translation table entries does not have the Contiguous bit set to 1.
- One or more of the contiguous translation table entries holds an OA that is not consistent with all of the entries pointing to the same aligned contiguous address range.
- The attributes and permissions of the contiguous entries are not the same.

### $R_{NGLXZ}$

For a TLB lookup in a contiguous region mapped by translation table entries that are misprogrammed, that TLB lookup is permitted to produce one of the following:

- An OA, access permissions, and memory attributes that are consistent with any of the programmed translation table values.
- If BBM support levels 1 and 2 are not implemented, then an OA, access permissions, or memory attributes that are inconsistent with any of the programmed translation table values. For more information, see Support levels for changing block size on page D8-5935.
- A TLB conflict abort.

are updated to read:

### R<sub>QTRPM</sub>

For all descriptors within the range indicated by one or more descriptors that have the Contiguous bit set to 1, then a TLB might contain overlapping entries if one or more of the contiguous translation table entries does not have the Contiguous bit set to 1, then this is misprogramming of the Contiguous bit, and a TLB might contain overlapping entries.

### $R_{NGLXZ}$

For a TLB lookup in a contiguous region mapped by translation table entries that have the Contiguous bit misprogrammed, that TLB lookup is permitted to produce one of the following:

- An OA, access permissions, and memory attributes that are consistent with any of the programmed translation table values.
- If BBM support levels 1 and 2 are not implemented, then an OA, access permissions, or memory attributes that are inconsistent with any of the programmed translation table values. For more information, see Support levels for changing block size on page D8-5935.
- A TLB conflict abort.

#### **R**JOOTC

For a TLB lookup in a contiguous region mapped by translation table entries that have consistent values for the Contiguous bit, but have the OA, attributes, or permissions misprogrammed, that TLB lookup is permitted to produce an OA, access permissions, and memory attributes that are consistent with any one of the programmed translation table values.

#### $I_{PGVGZ}$

The Contiguous bit is present only in valid Block and Page translation table descriptors, and therefore neither of the following configurations are considered as misprogramming of the Contiguous bit:

- A contiguous range of descriptors that are each either invalid, or valid with Contiguous set to 1.
- A contiguous range of descriptors that are each either invalid, or valid with Contiguous set to 0.

### 2.128 R21198

In section D19.12.2 (CNTHCTL\_EL2, Counter-timer Hypervisor Control register), the following pseudocode function is introduced:

In section D19.12.15 (CNTKCTL\_EL1, Counter-timer Kernel Control register), the accessor pseudocode for MRS <Xt>, CNTKCTL EL1 becomes:

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    X[t, 64] = CNTKCTL_EL1;
elsif PSTATE.EL == EL2 then
    if HCR EL2.E2H == '1' then
        X[t, 64] = CNTHCTL_EL2_VHE(CNTHCTL_EL2);
    else
        X[t, 64] = CNTKCTL_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CNTKCTL_EL1;
```

The accessor pseudocode for MSR CNTKCTL\_EL1, <Xt> becomes:

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   CNTKCTL_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
   if HCR_EL2.E2H == '1' then
        CNTHCTL_EL2 = CNTHCTL_EL2_VHE(X[t, 64]);
else
```

```
CNTKCTL_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
  CNTKCTL_EL1 = X[t, 64];
```

### 2.129 D21204

In section D19.2.94 (ISR EL1, Interrupt Status Register), the 'Purpose' text that reads:

Shows the pending status of the IRQ, FIQ, or SError interrupt.

When executing at EL2, EL3 or Secure EL1 when SCR\_EL3.EEL2 == 0b0, this shows the pending status of the physical IRQ, FIQ, or SError interrupts.

When executing at either Non-secure EL1 or at Secure EL1 when SCR EL3.EEL2 == 0b1:

- If the HCR\_EL2.{IMO,FMO,AMO} bit has a value of 1, the corresponding ISR\_EL1.{I,F,A} bit shows the pending status of the virtual IRQ, FIQ, or SError.
- If the HCR\_EL2.{IMO,FMO,AMO} bit has a value of 0, the corresponding ISR\_EL1.{I,F,A} bit shows the pending status of the physical IRQ, FIQ, or SError.

is changed to read:

Shows the pending status of the IRQ, FIQ, and SError interrupts. When FEAT\_NMI is implemented, also shows whether a pending IRQ or FIQ interrupt has Superpriority.

A similar change is made in section G8.2.103 (ISR, Interrupt Status Register), where the 'Purpose' is updated to read:

Shows the pending status of the IRQ, FIQ, and SError interrupts.

Also in section D19.2.94, the following text is added to ISR\_EL1.F, along with equivalent changes in the ISR\_EL1.fA, I} descriptions:

If all of the following apply then this field shows the pending status of virtual FIQ interrupts:

- EL2 is implemented and enabled in the current Security state.
- HCR EL2.FMO is 1.
- The PE is executing at EL1.

Otherwise, this field shows the pending status of physical FIQ interrupts.

And the following text is added to ISR\_EL1.FS, along with an equivalent change in ISR\_EL1.IS:

If all of the following apply then this field shows the pending status of virtual FIQ interrupts with Superpriority:

- EL2 is implemented and enabled in the current Security state.
- HCR EL2.FMO is 1.

• The PE is executing at EL1.

Similarly, in section G8.2.103, the following text is added to ISR.F, along with equivalent changes in the ISR.{A, I} descriptions:

If all of the following apply then this field shows the pending status of virtual FIQ interrupts:

- EL2 is implemented and enabled in the current Security state.
- Any of the following apply:
  - EL2 is using AArch64 and HCR\_EL2.FMO is 1.
  - EL2 is using AArch32 and HCR.FMO is 1.
- The PE is executing at EL1.

Otherwise, this field shows the pending status of physical FIQ interrupts.

### 2.130 R21211

In section H9.2.35 (EDPFR, External Debug Processor Feature Register), the field 'Bits [55:52]', which reads:

Reserved, **RESO**.

is updated to read

Reserved, **unknown**.

Similar changes made to other fields.

# 2.131 D21229

In section B2.3.11 (Restrictions on the effects of speculation), subsection "Restrictions on exploitative control of speculative execution", the bullet point that reads:

• The actions of code1 can influence, in a manner that is not hard-to-determine, the speculative execution of code2 to cause an irreversible change to the microarchitectural state of the PE that is indicative of some architectural state accessible to the execution context of code2.

is changed to read:

• The actions of code1 can influence, in a manner that is not hard-to-determine, the prediction of multi-bit values that determine speculative execution of code2 to cause an irreversible change to the microarchitectural state of the PE that is indicative of some architectural state accessible to the execution context of code2.

In the same section, subsection "Restrictions on predictive leakage", the bullet point that reads:

• The execution of code1 influences, in a manner that is not hard-to-determine, the predictive microarchitectural structures of the implementation to behave in a way that is indicative of some architectural state accessible to the execution context of code1.

is changed to read:

• The execution of code1 influences, in a manner that is not hard-to-determine, the predictive microarchitectural structures of the implementation that predict multi-bit values, not binary choices, to behave in a way that is indicative of some architectural state accessible to the execution context of code1.

In the same subsection, the following third bullet point is added to the definition:

• code1 and code2 are not collaborating to communicate using the mechanisms in the previous two bullets.

The above subsections are renamed:

- "Restrictions on exploitative control of speculative execution" is renamed to "Definition of exploitative control of speculative execution".
- "Restrictions on predictive leakage" is renamed to "Definition of exploitative predictive leakage".

The equivalent changes are made to the following:

• Section E2.3.4 (Restrictions on the effects of speculation).

### 2.132 D21251

In section J1.1.3 (aarch64/functions), the function CheckSMEEnabled() that reads as:

```
CheckSMEEnabled()
  boolean disabled;
  // Check if access disabled in CPACR_EL1
  if PSTATE.EL IN {EL0, EL1} && !IsInHost() then
   ...
  // Check if access disabled in CPTR_EL3
  if HaveEL(EL3) then
    if CPTR_EL3.ESM == '0' then SMEAccessTrap(SMEExceptionType_AccessTrap, EL3);
    if CPTR_EL3.TFP == '1' then AArch64.AdvSIMDFPAccessTrap(EL3);
```

is changed to:

if EL3SDDUndef() then UNDEFINED;
AArch64.AdvSIMDFPAccessTrap(EL3);

Equivalent changes are made to the functions CheckSVEEnabled() and CheckSMEAccess()

# 2.133 C21257

In section D9.4.4 (GPT Contiguous descriptor), the following information statement:

I<sub>MVQFG</sub>

There is no encoding for a 64KB contiguous region for the case where PGS is set to 4KB. If PGS is 4KB, then an implementation is permitted to treat a GPT Granules descriptor containing 16 identical GPI values as a 64KB block region.

is removed.

### 2.134 D21271

In section D19.2.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), section 'When HCR EL2.E2H == 0', field 'AMECO, bit[12]', the reset information that reads:

On a Warm reset:

- When EL3 is not implemented, this field resets to 0.
- Otherwise, this field resets to an architecturally **UNKNOWN** value.

is corrected to read:

On a Warm reset, this field resets to an architecturally **unknown** value.

Equivalent changes are made in section 'When HCR\_EL2.E2H == 1', in the fields 'AMEC1, bit [13]' and 'AMEC0, bit [12]'.

# 2.135 D21272

In section D19.2.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), subsection 'When HCR\_EL2.E2H == 0', subsection 'AMECO, bit[12]' the following text is added:

When SCTLR2\_EL2.EMEC is 0, this field is ignored by the PE, and the bit position of AMEC is **RESO** in Block and Page descriptors.

and the text that reads:

Accessing this field has the following behavior:

- When IsCurrentSecurityState(SS Secure), access to this field is RESO.
- When IsCurrentSecurityState(SS NonSecure), access to this field is **RESO**.
- When SCTLR2 EL2.EMEC != 0, access to this field is **RES1**.

is changed to read:

Accessing this field has the following behavior:

- When IsCurrentSecurityState(SS Secure), access to this field is **RESO**.
- When IsCurrentSecurityState(SS\_NonSecure), access to this field is **RESO**.

The equivalent changes are made in the subsection 'When HCR\_EL2.E2H==1', subsections 'AMEC1, bit[13]' and 'AMEC0, bit[12]'.

### 2.136 C21277

In section B1.3.6, (PSTATE.DIT), the bullet point that reads:

The Operational information section of an instruction description indicates whether or not that instruction honors the PSTATE.DIT control. If the Operational information section of an instruction description does not mention PSTATE.DIT or if the section does not exist, then the instruction timing is not affected by PSTATE.DIT.

is changed to read:

The Operational information section of an instruction description indicates whether or not that instruction honors the PSTATE.DIT control. If the Operational information section of an instruction description does not mention PSTATE.DIT or if the section does not exist, then the instruction is not required to honor the PSTATE.DIT control.

# 2.137 D21292

In section C1.2.5 (SVE Condition Code Aliases), in table C1-2 'SVE Condition codes', the row that reads:

cond	Mnemonic	SVE alias	Meaning	Condition flags
1001	LS	PLAST	The Last active element was TRUE, or all Active elements were FALSE, or there were no Active elements.	C==1    Z==0

is corrected to read:

cond	Mnemonic	SVE alias	Meaning	Condition flags
1001	LS	PLAST	The Last active element was TRUE, or all Active elements were FALSE, or there were no Active elements.	C==0    Z==1

### 2.138 D21297

In section D6.3 (Trace buffer management), subsection D6.3.4 'Faults', the following fault:

External abort on translation table walk, translation table update, or Granule Protection Table (GPT) walk

The translation of a virtual address to a physical address might generate an External abort on the translation table walk or translation table update, and be treated as a synchronous MMU fault. See also External aborts on page D6-5747.

is updated to read:

External abort on translation table walk, translation table update, or Granule Protection Table (GPT) walk

The translation of a virtual address to a physical address might generate an External abort on the translation table walk, translation table update, or GPT walk, and be treated as a synchronous MMU fault. See also External aborts on page D6-5747.

also in subsection D6.3.5 'External aborts', the following fault:

External abort on translation table walk, translation table update, or GPT walk

The translation of a virtual address or intermediate physical address to a physical address might generate an External abort.

However, an External abort on a translation table walk or translation table update might be treated as a synchronous MMU fault. See Faults on page D6-5745.

is updated to read:

External abort on translation table walk, translation table update, or GPT walk

The translation of a virtual address or intermediate physical address to a physical address might generate an External abort.

However, an External abort on a translation table walk, translation table update, or GPT walk might be treated as a synchronous MMU fault. See Faults.

### 2.139 D21307

In section D1.3.6 (Asynchronous exception types) the rule:

#### R<sub>GGWMZ</sub>

If FEAT\_NMI is implemented and SCTLR\_ELx.NMI is 1, IRQ, FIQ, vIRQ, and vFIQ interrupts can have Superpriority as an additional attribute. When SCTLR\_ELx.NMI is 0, the denotion of Superpriority has no effect on these interrupts. See also  $R_{MHWBP}$ ,  $R_{GFXKY}$ ,  $R_{SNLJH}$ , and  $R_{XSPSG}$ .

is changed to read:

#### R<sub>GGWM7</sub>

If FEAT\_NMI is implemented, then IRQ, FIQ, vIRQ, and vFIQ interrupts can have Superpriority as an additional attribute.

I<sub>PYQBL</sub>

When SCTLR\_ELx.NMI is 0, the attribute of Superpriority has no effect on interrupts taken to ELx.

See also Physical interrupt masking and Virtual interrupt masking.

### 2.140 D21308

In section D8.14.5 (TLB Maintenance instructions), subsection 'TLB maintenance instruction scope', the bullet under rule  $R_{VMSWQ}$  which reads:

- For entries from a translation regime in which an ASID is valid, the instruction applies only to all of the following cached copies of translation table entries:
  - A non-global entry from the final lookup level that matches the specified ASID.
  - A global entry from the final lookup level.

is corrected to read:

- For entries from a translation regime in which an ASID is valid, the instruction applies only to all of the following cached copies of translation table entries:
  - A non-global entry from the final lookup level that matches the specified ASID.
  - A global entry from any lookup level.

### 2.141 D21363

In section D19.2.36, (DCZID\_ELO, Data Cache Zero ID register), subsection 'DZP, bit [4]', the text that reads:

The value read from this field is governed by the access state and the values of the HCR EL2.TDZ and SCTLR EL1.DZE bits.

is changed to read:

The value read from this field is governed by the current Exception level and the values of the following fields:

- The Effective value of HCR EL2.TDZ.
- When the Effective value of HCR\_EL2.{E2H, TGE} != '11', SCTLR\_EL1.DZE.
- When the Effective value of HCR\_EL2.{E2H, TGE} == '11', SCTLR\_EL2.DZE.

# 2.142 D21373

In section H9.2.42 (EDPRSR, External Debug Processor Status Register), the SPD, bit [1] field description, the text that reads:

When FEAT\_DoPD is not implemented and the Core power domain is in either retention or powerdown state, the value of EDPRSR.SPD is implementation defined. For more information, see 'EDPRSR.SPD when the Core domain is in either retention or powerdown state'.

EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see 'EDPRSR.{DLK, SPD, PU} and the Core power domain'.

This field is in the Core power domain.

is corrected to read:

When FEAT\_DoPD is not implemented and the Core power domain is in either retention or powerdown state, the value of EDPRSR.SPD is implementation defined. For more information, see 'EDPRSR.SPD when the Core domain is in either retention or powerdown state'.

EDPRSR.{DLK, SPD, PU} describe whether registers in the Core power domain can be accessed, and whether their state has been lost since the last time the register was read. For more information, see 'EDPRSR.{DLK, SPD, PU} and the Core power domain'.

### 2.143 D21376

In section B2.9.5 (Load-Exclusive and Store-Exclusive instruction usage restrictions), the Note that reads:

- The TLB invalidation will clear either the local or global monitor.
- The PA will be checked between the LoadExcl and StoreExcl.

is changed to read:

Arm expects that, in many implementations, either:

- The TLB invalidation will clear either the local or global monitor.
- The PA will be checked between the LoadExcl and StoreExcl.

### 2.144 D21392

In section D19.2.140, (TCR\_EL2, Translation Control Register (EL2)), subsection 'When HCR EL2.E2H == 0', the text that reads:

Any of the bits in TCR\_EL2, other than the A1 bit and the EPDx bits when they have the value 1, are permitted to be cached in a TLB.

is changed to read:

Any of the bits in TCR EL2 are permitted to be cached in a TLB.

The equivalent changes are made in D19.2.139 (TCR\_EL1, Translation Control Register (EL1)), subsection 'When HCR EL2.E2H == 0'.

In section D19.2.140, (TCR\_EL2, Translation Control Register (EL2)), subsection 'When HCR EL2.E2H == 1', the text that reads:

Any of the bits in TCR EL2 are permitted to be cached in a TLB.

is changed to read:

Any of the bits in TCR\_EL2, other than the A1 bit and the EPDx bits when they have the value 1, are permitted to be cached in a TLB.

The equivalent changes are made in D19.2.139 (TCR\_EL1, Translation Control Register (EL1)), subsection 'When HCR\_EL2.E2H == 1'.

In section D19.2.137 (TCR2 EL1, Extended Translation Control Register (EL1)), the text that reads:

Unless stated otherwise, all the bits in TCR2 EL2 are permitted to be cached in a TLB.

is changed to read:

Unless stated otherwise, all the bits in TCR2\_EL1 are permitted to be cached in a TLB.

In section D.19.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), subsection 'When HCR\_EL2.E2H == 0', field 'AMECO, bit[12]', the following text is added:

This bit is permitted to be cached in a TLB only if it is 1.

The equivalent changes are made in the following sections:

- D19.2.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), subsection 'When HCR\_EL2.E2H==1', field 'AMEC1, bit[13]'
- D19.2.138 (TCR2\_EL2, Extended Translation Control Register (EL2)), subsection 'When HCR\_EL2.E2H==1', field 'AMECO, bit[12]'

### 2.145 D21408

In section D8.9.1 (Effect of MEC on PA spaces), subsection 'Effect on the EL3 translation regime', in rule  $R_{\text{EMIT}}$  the text that reads:

For EL3 stage 1 translated addresses, if SCTLR2\_EL3.MECRL is 0, then accesses to the Realm PA space use the default MECID of zero.

is corrected to:

For EL3 stage 1 translated addresses, if SCTLR2\_EL3.EMEC is 0, then accesses to the Realm PA space use the default MECID of zero.

The equivalent corrections are made throughout D8.9 (Memory Encryption Contexts extension)

In section D19.11.1 (MECIDR\_EL2, MEC Identification Register), in field 'MECIDWidthm1, bits [3:0]', the following text is removed:

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally **UNKNOWN** value.

# 2.146 D21433

In section D8.3.2 (Block descriptor and Page descriptor formats), rule R<sub>BBHXV</sub> which reads:

Block descriptor bit[16] is one of the following:

If FEAT\_BBM is not implemented, then Block descriptor bit[16] is **RESO**. If FEAT\_BBM is not implemented, then Block descriptor bit[16] is the nT field.

For more information, see Block translation entry on page D8-5892.

contains a typo and is corrected in rules R<sub>JINHR</sub> and R<sub>DMBGN</sub> to read:

Block descriptor bit[16] is one of the following:

If FEAT\_BBM is not implemented, then Block descriptor bit[16] is **RESO**. If FEAT\_BBM is implemented, then Block descriptor bit[16] is the nT field.

For more information, see Block translation entry on page D8-5892.

### 2.147 D21435

In section A2.10.1 (Architectural features added by Armv8.8), under "FEAT\_SPEv1p3, Armv8.8 Statistical Profiling Extensions", the statement that reads:

This feature is supported in both AArch64 and AArch32 states.

is corrected to read:

This feature is supported only in AArch64 state.

### 2.148 C21437

In section D8.9.1 (Effect of MEC on PA spaces), subsection 'Effect on the Realm EL2 and Realm EL2&O translation regimes', the following clarification is added after R<sub>XBDTH</sub>:

ITSRTP

TCR\_EL2.A1 is not permitted to be cached in a TLB, and MECID values are not permitted to be cached in a TLB. However, the choice of which MECID register is used for translation table walks is permitted to be cached in a TLB, as long as it is only cached in TLB entries that are associated with the ASID that is also selected by the A1 field.

# 2.149 D21440

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), subsection "Configurations", the sentence that reads:

The bits in this register behave as if they are 0 for all purposes other than direct reads of the register if EL2 is not enabled in the current Security state.

is corrected to read:

Unless otherwise stated, the bits in this register behave as if they are 0 for all purposes other than direct reads of the register if EL2 is not enabled in the current Security state.

In the same section, the following text is added to the description of field "ATA, bit [56]":

If EL2 is not enabled in the current security state, this field behaves as if it is 1 for all purposes other than direct reads of the field.

### 2.150 D21444

The following rules apply to the following register descriptions:

#### R<sub>CBZWL</sub>

In a system that supports the Realm Management Extension, CNTControlBase is accessible only by Root accesses.

### R<sub>CBZWI</sub> applies to all of:

- Section I6.7.2 (CNTCR, Counter Control Register)
- Section I6.7.3 (CNTCV, Counter Count Value register), in the CNTControlBase frame
- Section I6.7.5 (CNTFIDO, Counter Frequency ID)
- Section I6.7.6 (CNTFID<n>, Counter Frequency IDs, n > 0, n = 1 1003)
- Section I6.7.8 (CNTID, Counter Identification Register)
- Section I6.7.14 (CNTSCR, Counter Scale Register)
- Section I6.7.15 (CNTSR, Counter Status Register)
- Section I6.7.23 (CounterID<n>, Counter ID registers, n = 0 11), in the CNTControlBase frame

#### R<sub>I JZFN</sub>

For any register in CNTBaseN, CNTELOBaseN, or CNTCTLBase described as only permitting Secure accesses:

- For Root accesses, it is **IMPLEMENTATION DEFINED** whether accesses are permitted or behave as **RESO**.
- For Realm accesses, the register behaves as **RESO**.

### R<sub>LJZFN</sub> applies to all of:

- Section I6.7.7 (CNTFRQ, Counter-timer Frequency), in the CNTCTLBase frame
- Section I6.7.9 (CNTNSAR, Counter-timer Non-secure Access Register)

### **R**LTXDR

For any register in CNTBaseN, CNTELOBaseN, or CNTCTLBase described as permitting Non-secure access, it is **IMPLEMENTATION DEFINED** whether Root and Realm accesses are permitted. If not permitted, the register behaves as **RESO** for Root and Realm accesses.

#### R<sub>ITXDR</sub> applies to all of:

• Section I6.7.16 (CNTTIDR, Counter-timer Timer ID Register)

• Section I6.7.23 (CounterID<n>, Counter ID registers, n = 0 - 11), in the CNTBaseN frame

For the following registers,  $R_{LJZFN}$  applies when CNTNSAR.NS<n>==0b0 and  $R_{LTXDR}$  applies when CNTNSAR.NS<n>==0b1:

- Section I6.7.1 (CNTACR<n>, Counter-timer Access Control Registers, n = 0 7)
- Section 16.7.4 (CNTELOACR, Counter-timer ELO Access Control Register)
- Section I6.7.7 (CNTFRQ, Counter-timer Frequency), in the CNTBaseN frame
- Section I6.7.10 (CNTP CTL, Counter-timer Physical Timer Control)
- Section I6.7.11 (CNTP CVAL, Counter-timer Physical Timer CompareValue)
- Section I6.7.12 (CNTP\_TVAL, Counter-timer Physical Timer TimerValue)
- Section I6.7.13 (CNTPCT, Counter-timer Physical Count)
- Section I6.7.17 (CNTV\_CTL, Counter-timer Virtual Timer Control)
- Section I6.7.18 (CNTV\_CVAL, Counter-timer Virtual Timer CompareValue)
- Section I6.7.19 (CNTV TVAL, Counter-timer Virtual Timer TimerValue)
- Section I6.7.20 (CNTVCT, Counter-timer Virtual Count)
- Section I6.7.21 (CNTVOFF, Counter-timer Virtual Offset), in the CNTBaseN frame
- Section I6.7.22 (CNTVOFF<n>, Counter-timer Virtual Offsets, n = 0 7), in the CNTCTLBase frame
- Section I6.7.23 (CounterID<n>, Counter ID registers, n = 0 11), in the CNTBaseN frame

For each register in the CNTELOBaseN frame, the same rule or rules apply as for the equivalent register in the CNTBaseN frame.

# 2.151 C21453

In section H2.4.2 (Executing instructions in Debug state), the text in the list of unchanged SVE instructions that reads:

CPY.

is changed to read:

CPY (immediate, zeroing) with byte element size and a shift amount of 0.

### 2.152 D21455

In section C5.1.3, (op0==0b00, architectural hints, barriers and CLREX, and PSTATE access), the text that reads:

Writes to PSTATE occur in program order without the need for additional synchronization. Changing PSTATE.SPSel to use SP\_ELO synchronizes any updates to SP\_ELO that have been written by an MSR to SP\_ELO, without the need for additional synchronization.

is changed to read:

Writes to PSTATE occur in program order without the need for additional synchronization. Changing PSTATE.SP to use SP\_ELO synchronizes any updates to SP\_ELO that have been written by an MSR to SP\_ELO, without the need for additional synchronization.

### 2.153 C21461

In section D1.3.5 (Synchronous exception types), All references to a pointer authentication instruction authentication failure are changed to use the term "PAC Fail exception".

In the same section, Priority 25 in "Prioritization of Synchronous exceptions taken to AArch64 state" that reads:

When FEAT\_FPAC is implemented, an exception generated by the failure to authorize a Pointer Authentication instruction.

is changed to read:

When FEAT\_FPAC is implemented, a PAC Fail exception.

In section D8.8.4 (Faulting on pointer authentication), the references to "Pointer Authentication instruction authentication failure exception" are changed to "PAC Fail exception".

The sub-section named "ISS encoding for an exception from a Pointer Authentication instruction authentication failure" is changed to "ISS encoding for a PAC Fail exception" in the following sections:

- D19.2.37 (ESR EL1, Exception Syndrome Register (EL1))
- D19.2.38 (ESR EL2, Exception Syndrome Register (EL2))
- D19.2.39 (ESR\_EL3, Exception Syndrome Register (EL3))

### 2.154 D21467

In section B2.5.2 (Alignment of data accesses), the text that reads:

An unaligned access to any type of Device memory causes an Alignment fault.

is updated to read:

For an unaligned access to any type of Device memory:

- If the memory location cannot support unaligned accesses then an Alignment fault is generated.
- If the memory location supports unaligned accesses, then it is **IMPLEMENTATION DEFINED** whether the access generates an Alignment fault if the location would not generate an Alignment fault if the same access were made to Normal memory.

to reflect R17932.

### 2.155 C21481

In section D1.3.1 (Exception entry terminology), the rules that read:

 $R_{JRMVK}$ 

Instructions that intentionally cause an exception to be taken are called exception producing instructions.

 $I_{MGYJT}$ 

The following are exception producing instructions:

- HVC.
- SMC.
- SVC.

are clarified to read:

R<sub>JRMVK</sub>

The exception producing instructions are the following:

- HVC.
- SMC.
- SVC.

In section D1.3.9 (Exception Producing Instructions), the information statement that reads:

I<sub>YRYNO</sub>

The exception producing instructions are commonly called system calls and refer to any of the following synchronous exception types:

- Supervisor Call exception.
- Hypervisor Call exception.
- Secure Monitor Call exception.

is clarified to read:

#### **I**YRYNO

The exception producing instructions are commonly called system calls and refer to the instructions that generate any of the following synchronous exception types:

- Supervisor Call exception.
- Hypervisor Call exception.
- Secure Monitor Call exception.

### 2.156 C21487

In section D9.2 (GPC faults) the following rule:

### R<sub>RLQVP</sub>

If a RAS error is detected on a fetch of GPT information to check an access, then the access generates a synchronous External abort on GPT fetch at level x where x is the level of the fetch that consumed the RAS error.

is removed.

# 2.157 D21503

In section J1.1 (Pseudocode for AArch64 Operation), the pseudocode function AArch64.S2DirectBasePermissions(), the code that reads:

```
S2AccessControls AArch64.S2DirectBasePermissions(Permissions permissions, AccessDescriptor accdesc)
....
s2perms.r_mmu = r;
s2perms.w_mmu = w;
return s2perms;
```

is updated to read:

```
S2AccessControls AArch64.S2DirectBasePermissions(Permissions permissions, AccessDescriptor accdesc)
```

```
s2perms.r_mmu = r;
s2perms.w_mmu = w;
s2perms.toplevel0 = '0';
s2perms.toplevel1 = '0';
s2perms.overlay = FALSE;
return s2perms;
```

# 2.158 C21507

In section D11.2.1 (The physical counter), the text that reads:

The PE includes a physical counter that contains the count value of the system counter. The CNTPCT ELO register holds the current physical counter value.

is updated to read:

The PE includes a physical counter that contains the count value of the system counter. This is defined as the pseudocode function PhysicalCountInt().

Reads of CNTPCT\_ELO register at EL2 or EL3 return the current value of PhysicalCountInt().

In the same section, in subsection "The physical offset register", the text that reads:

When CNTHCTL\_EL2.ECV is 1, an MRS to CNTPCT\_EL0 or CNTPCTSS\_EL0 from either EL0 or EL1 that is not trapped returns the value (PCount<63:0> - CNTPOFF\_EL2<63:0>).

is changed to read:

When CNTHCTL\_EL2.ECV is 1, an MRS to CNTPCT\_EL0 or CNTPCTSS\_EL0 from either EL0 or EL1 that is not trapped returns the value (PhysicalCountInt() - CNTPOFF\_EL2).

and the text that reads:

An MRS to CNTPCT\_ELO from either ELO or EL1 that is not trapped will return the value PCount<63:0>.

is changed to read:

An MRS to CNTPCT\_ELO from either ELO or EL1 that is not trapped will return the value PhysicalCountInt().

The text that reads:

When SCR\_EL3.ECVEn is 0, all values of CNTPOFF\_EL2 are treated as 0 for all purposes other than direct reads or writes to the register from EL3.

is changed to read:

When SCR\_EL3.ECVEn is 0, the value of CNTPOFF\_EL2 is treated as 0 for all purposes other than direct reads or writes to CNTPOFF\_EL2 from EL3.

In section D11.2.4 (Timers), in the subsection "Operation of the CompareValue views of the timers", the text that reads:

TimerConditionMet = (((Counter[63:0] - Offset[63:0])[63:0] - CompareValue[63:0]) >= 0)

is changed to read:

TimerConditionMet = (((PhysicalCountInt() - Offset)[63:0] - CompareValue[63:0]) >= 0)

and the text that reads:

Counter: The physical counter value, which can be read from the CNTPCT\_ELO register when read from EL2 or EL3.

is changed to read:

PhysicalCountInt(): The physical counter value, which can be read from the CNTPCT\_ELO register when read from EL2 or EL3.

In the same section, in the subsection 'Offset', the text that reads:

For the EL1 physical timer, if ID\_AA64MMFRO\_EL1.ECV is 0b10 and CNTHCTL\_EL2.ECV is 0b1, then the offset value is held in the CNTPOFF\_EL2 register. Otherwise the offset value of the EL1 physical timer is zero. For the EL1 virtual timer, the offset value is held in the CNTVOFF\_EL2 register. For the EL2 physical and virtual timers, the offset value is zero.

is changed to read:

For the EL1 physical timer, the offset value is the value held in the CNTPOFF\_EL2 when all of the following are true:

- SCR EL3.{NS, EEL2} is not {0, 0}.
- SCR EL3.ECVEn is 1.
- CNTHCTL EL2.ECV is 1.
- HCR EL2.{E2H, TGE} is not {1, 1}.

Otherwise, the offset value of the EL1 physical timer is zero. For the EL1 virtual timer, the offset value is the value held in the CNTVOFF\_EL2 register. For the EL2 physical and virtual timers, the offset value is zero.

The text that reads:

In this view of a timer, Counter, Offset, and CompareValue are all 64-bit unsigned values.

is changed to read:

In this view of a timer, PhysicalCountInt(), Offset, and CompareValue are all 64-bit unsigned values.

In the same section, in the subsection, "Operation of the TimerValue views of the timers", the text that reads:

Reads TimerValue = (CompareValue - (Counter - ModOffset))[31:0] Writes CompareValue = ((Counter - ModOffset)[63:0] + SignExtend(TimerValue))[63:0]

is changed to read:

Reads TimerValue = (CompareValue[63:0] - (PhysicalCountInt()[63:0] - Offset[63:0]))[31:0] Writes CompareValue = ((PhysicalCountInt()[63:0] - Offset[63:0])[63:0] + SignExtend(TimerValue[31:0])) [63:0]

The following text in the subsection "ModOffset", is removed:

Offset for all timer registers other the EL1 physical timer accessed through CNTP\_CTL\_EL0. Offset for the EL1 physical timer accessed through CNTP\_CTL\_EL0, if ID\_AA64MMFRO\_EL1.ECV is less than 0b10 or CNTHCTL\_EL2.ECV is 0, Offset for the EL1 physical timer accessed through CNTP\_CTL\_EL0, if ID\_AA64MMFRO\_EL1.ECV is 0b10 and CNTHCTL\_EL2.ECV is 1, and if the access is from EL0 or EL1. O for the EL1 physical timer accessed through CNTP\_CTL\_EL0 if ID\_AA64MMFRO\_EL1.ECV is 0b10 and CNTHCTL\_EL2.ECV is 1, and if the access is from EL2 or EL3.

In section D19.12.22 (CNTPOFF EL2, Counter-timer Physical Offset register), the text that reads:

#### Purpose

Holds the 64-bit physical offset. This is the offset for the AArch64 physical timers and counters when Enhanced Counter Virtualization is enabled.

#### Configurations

This register is present only when FEAT\_ECV is implemented. Otherwise, direct accesses to CNTPOFF EL2 are **UNDEFINED**.

The CNTPOFF\_EL2 offset applies to:

- Direct reads of the physical counter from ELO or EL1.
- Indirect reads of the physical counter by the EL1 physical timer.

When EL2 is implemented and enabled in the current Security state, the physical counter uses a fixed physical offset of zero if any of the following are true:

- CNTHCTL EL2.ECV is 0.
- SCR EL3.ECVEn is 0.
- HCR EL2.{E2H, TGE} is {1, 1}.

is changed to read:

Purpose

Holds the 64-bit physical offset. This is the offset for the AArch64 physical timers and counters when Enhanced Counter Virtualization is enabled.

### Configurations

This register is present only when FEAT\_ECV is implemented. Otherwise, direct accesses to CNTPOFF\_EL2 are **UNDEFINED**.

The physical offset applies to:

- Direct reads of CNTPCT\_ELO from ELO or EL1. See CNTPCT\_ELO.
- Indirect reads of the physical counter by the EL1 physical timer. See The Generic Timer in AArch64 state.
- Indirect reads of the physical counter for timestamps generating by profiling logic. See The Statistical Profiling Extension and AArch64 Self-hosted trace.

The physical offset only applies under conditions described by the relevant sections.

In section D19.12.30 (CNTVOFF EL2, Counter-timer Virtual Offset register), the text that reads:

### Purpose

Holds the 64-bit virtual offset. This is the offset between the physical count value visible in CNTPCT ELO and the virtual count value visible in CNTVCT ELO.

#### Configurations

AArch64 System register CNTVOFF\_EL2 bits [63:0] are architecturally mapped to AArch32 System register CNTVOFF[63:0].

If EL2 is not implemented, this register is **RESO** from EL3 and the virtual counter uses a fixed virtual offset of zero.

Note: When EL2 is implemented and enabled in the current Security state, and is using AArch64, the virtual counter uses a fixed virtual offset of zero in the following situations:

- HCR EL2.E2H is 1, and CNTVCT EL0 is read from EL2.
- HCR EL2.{E2H, TGE} is {1, 1}, and either:
  - CNTVCT ELO is read from ELO or EL2.
  - CNTVCT is read from ELO.

is changed to read:

#### Purpose

Holds the 64-bit virtual offset. This is the offset for the AArch64 virtual timers and counters.

### Configurations

AArch64 System register CNTVOFF\_EL2 bits [63:0] are architecturally mapped to AArch32 System register CNTVOFF[63:0].

The virtual offset applies to:

- Direct reads of CNTVCT ELO. See CNTVCT ELO.
- Indirect reads of the virtual counter by the EL1 virtual timer. See The Generic Timer in AArch64 state.
- Indirect reads of the virtual counter for timestamps generating by profiling logic. See The Statistical Profiling Extension and AArch64 Self-hosted trace.

The virtual offset only applies under conditions described by the relevant sections.

In section D19.12.20 (CNTPCT\_ELO, Counter-timer Physical Count register), the text that reads:

#### Purpose

Holds the 64-bit physical count value.

Field descriptions

Bits [63:0] Physical count value.

Reads of CNTPCT\_ELO from ELO or EL1 return (PhysicalCountInt<63:0> - CNTPOFF\_EL2<63:0>) if the access is not trapped, and all of the following are true:

- CNTHCTL EL2.ECV is 1.
- HCR\_EL2.{E2H, TGE} is not {1, 1}.

Where PhysicalCountInt<63:0> is the physical count returned when CNTPCT\_EL0 is read from EL2 or EL3.

is changed to read:

#### Purpose

Reads of CNTPCT\_ELO return the 64-bit physical count value minus a physical offset.

Field descriptions

Bits [63:0] Physical count value.

If the access is not trapped, and all of the following are true, then reads of CNTPCT\_ELO from ELO or EL1 return (PhysicalCountInt<63:0> - CNTPOFF\_EL2<63:0>):

- EL2 is implemented and enabled in the current Security state.
- CNTHCTL\_EL2.ECV is 1.
- SCR EL3.ECVEn is 1.
- HCR\_EL2.{E2H, TGE} is not {1, 1}.

Otherwise, reads of CNTPCT ELO return PhysicalCountInt<63:0>.

PhysicalCountInt is defined by The physical counter on page D11-XXXX.

In section D19.12.29 (CNTVCT\_ELO, Counter-timer Virtual Count register), the text that reads:

#### Purpose

Holds the 64-bit virtual count value. The virtual count value is equal to the physical count value minus the virtual offset visible in CNTVOFF\_EL2.

### Configurations

AArch64 System register CNTVCT\_EL0 bits [63:0] are architecturally mapped to AArch32 System register CNTVCT[63:0].

The value of this register is the same as the value of CNTPCT ELO in the following conditions:

- When EL2 is not implemented.
- When EL2 is implemented, HCR\_EL2.E2H is 1, and this register is read from EL2.
- When EL2 is implemented and enabled in the current Security state, HCR\_EL2.{E2H, TGE} is {1, 1}, and this register is read from EL0 or EL2.

All reads to the CNTVCT\_ELO occur in program order relative to reads to CNTVCTSS\_ELO or CNTVCT\_ELO.

Field descriptions

Bits [63:0] Virtual count value.

is changed to read:

#### Purpose

Reads of CNTVCT ELO return the 64-bit physical count value minus a virtual offset.

#### Configurations

AArch64 System register CNTVCT\_EL0 bits [63:0] are architecturally mapped to AArch32 System register CNTVCT[63:0].

All reads to the CNTVCT\_ELO occur in program order relative to reads to CNTVCTSS\_ELO or CNTVCT ELO.

Field descriptions

Bits [63:0] Virtual count value.

When EL2 is implemented, if the access is not trapped, and any of the following are true, then reads of CNTVCT\_EL0 from EL0 and EL1 return (PhysicalCountInt<63:0> - CNTVOFF EL2<63:0>):

- All of the following are true:
  - The Effective value of HCR\_EL2.{E2H, TGE} is not {1, 1}.
  - CNTVCT ELO is read from ELO.
- All of the following are true:
  - The Effective value of HCR EL2.E2H is 0.
  - CNTVCT ELO is read from EL2.
- CNTVCT\_ELO is read from EL1 or EL3.

Otherwise, reads of CNTVCT ELO return PhysicalCountInt<63:0>.

PhysicalCountInt is defined by The physical counter on page D11-XXXX.

Similar changes are also made to section D19.12.28 (CNTVCTSS\_ELO, Counter-timer Self-Synchronized Virtual Count register).

In section D19.12.17 (CNTP\_CVAL\_ELO, Counter-timer Physical Timer CompareValue register), the text that reads:

CompareValue, bits [63:0]

When CNTP\_CTL\_ELO.ENABLE is 1, the timer condition is met when (CNTPCT\_ELO - CompareValue) is greater than or equal to zero. This means that CompareValue acts like a 64-bit upcounter timer. When the timer condition is met:

- CNTP CTL ELO.ISTATUS is set to 1.
- If CNTP\_CTL\_ELO.IMASK is 0, an interrupt is generated.

When CNTP\_CTL\_ELO.ENABLE is 0, the timer condition is not met, but CNTPCT\_ELO continues to count.

is changed to read:

CompareValue, bits [63:0]

When CNTP\_CTL\_ELO.ENABLE is 1, and TimerConditionMet is TRUE for the EL1 physical timer, the timer condition is met and all of the following are true:

- CNTP CTL ELO.ISTATUS is set to 1.
- If CNTP CTL ELO.IMASK is 0, an interrupt is generated.

TimerConditionMet is defined by Operation of the CompareValue views of the timers on page D11-XXXX. The CompareValue view of the timer acts like a 64-bit upcounter timer. When CNTP\_CTL\_ELO.ENABLE is 0, the timer condition is not met, but CNTPCT\_ELO continues to count.

Similar changes are also made to the other CNTx\_CVAL\_ELx registers.

In section J1.3 (Shared pseudocode), the pseudocode function AArch64.CheckTimerConditions() which reads:

```
AArch64.CheckTimerConditions()
...
SecurityState ss = CurrentSecurityState();
boolean ecv = FALSE;
if HaveECVExt() then
    ecv = CNTHCTL_EL2.ECV == '1' && SCR_EL3.ECVEn == '1' && EL2Enabled();
if ecv then
    offset = CNTPOFF_EL2;
else
    offset = Zeros(64);
...
```

is changed to read:

Similar changes are made to the TestEventCNTP() function.

# 2.159 D21508

The following sections are removed:

- Section A2.4.1 (The Armv8.2 architecture extension), subsection 'FEAT\_VPIPT, VMID-aware PIPT instruction cache'.
- Section D8.15.2 (Instruction caches), subsection 'VMID-aware PIPT instruction caches'.
- Section G5.10.2 (Instruction caches), subsection 'VPIPT (VMID-aware PIPT) instruction caches'.

In section D8.15.2 (Instruction caches), the rule that reads:

### **R**XBHSB

The Arm architecture permits all of the following instruction cache implementations:

- Physically-indexed, physically-tagged (PIPT) instruction cache.
- VMID-aware PIPT (VPIPT) instruction cache.
- Virtually-indexed, physically-tagged (VIPT) instruction cache.

#### is corrected to read:

#### **R**XBHSB

The Arm architecture permits all of the following instruction cache implementations:

- Physically-indexed, physically-tagged (PIPT) instruction cache.
- Virtually-indexed, physically-tagged (VIPT) instruction cache.

Similarly, references and links to FEAT\_VPIPT or VMID-aware PIPT instruction cache are removed from the following sections:

- Section G5.10.2 (Instruction caches).
- Section K15.3 (The Armv8 architecture extension), subsection 'Table K15-3 Mapping of legacy names of Armv8.2 features to current names'.

In section D19.2.34 (CTR\_ELO, Cache Type Register), subsection 'L1lp, bits [15:14]', the text that reads:

Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:

L1lp	Meaning Control of the Control of th	
0b00	When FEAT_VPIPT is implemented: VMID aware Physical Index, Physical tag (VPIPT).	
0b01	ASID-tagged Virtual Index, Virtual Tag (AIVIVT).	
0b10	Virtual Index, Physical Tag (VIPT).	
0b11 Physical Index, Physical Tag (PIPT).		

From Armv8, the value 0b01 is reserved.

The value 0b00 is permitted only in an implementation that includes FEAT VPIPT.

is corrected to read:

Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache. Possible values of this field are:

L1lp	Meaning	
0b00 Reserved		
0b01 ASID-tagged Virtual Index, Virtual Tag (AIVIVT).		
0b10 Virtual Index, Physical Tag (VIPT).		
0b11	Physical Index, Physical Tag (PIPT).	

From Armv8, the value 0b01 is reserved.

The equivalent change is made in section G8.2.36 (CTR, Cache Type Register), subsection 'L1lp, bits [15:14]'.

### 2.160 D21512

In section D1.3.2, (Exception entry), rule R<sub>WTXBY</sub>, the text that reads:

When an exception is taken to an Exception level, ELx, that is using AArch64 state, after recording the previous values in SPSR\_ELx, the following PSTATE bits are set:

...

- For any of the following situations, PSTATE.PAN is set to 1:
- The target Exception level is EL1 and SCTLR EL1.SPAN is 0.
- The exception is taken from ELO, the target Exception level is EL2 using AArch64, Secure EL2 is enabled, HCR\_EL2.{TGE, E2H} is {1, 1}, and SCTLR\_EL2.SPAN is 0.

is corrected to read:

When an exception is taken to an Exception level, ELx, that is using AArch64 state, after recording the previous values in SPSR ELx, the following PSTATE bits are set:

...

- PSTATE.SS is set according to the rules in Chapter D2 AArch64 Self-hosted Debug.
- For any of the following situations, PSTATE.PAN is set to 1:
- The target Exception level is EL1 and SCTLR\_EL1.SPAN is 0.
- The exception is taken from ELO, the target Exception level is EL2 using AArch64, HCR\_EL2. {TGE, E2H} is {1, 1}, and SCTLR\_EL2.SPAN is 0.

# 2.161 C21524

In section B2.3.11 (Restrictions on the effects of speculation), subsection "Restrictions on the effects of speculation from Armv8.5", the following restriction is added:

The value of Allocation tags loaded under speculation as the result of a Tag checked access with a NoTagAccess fault or to Untagged memory cannot influence the execution of the instruction causing the Tag checked access or other instructions in the speculative sequence.

# 2.162 D21549

In section section D19.2.55 (HPFAR\_EL2, Hypervisor IPA Fault Address Register), in field 'FIPA, bits [47: 4]', the text that reads:

When FEAT\_MOPS is implemented, the value presented in FIPA on a synchronous exception that set the HPFAR EL2 from any of the Memory Copy and Memory Set instructions is within the

address range of the current stage 2 translation granule, aligned to the size of the current stage 2 translation granule, of the address that generated the Data abort.

Bits[(n-1):0] of the value are unknown, where 2n is the current stage 2 translation granule size in bytes.

is changed to read:

When FEAT\_MOPS is implemented, the value presented in FIPA on a synchronous exception that set the HPFAR\_EL2 from any of the Memory Copy and Memory Set instructions is within the address range of the current stage 2 translation granule, aligned to the size of the current stage 2 translation granule, of the address that generated the Data abort. In this case, bits[(n-1):0] of the value are **UNKNOWN**, where 2n is the current stage 2 translation granule size in bytes.

A similar change is made to all instances of the above text.

### 2.163 D21598

In section D4.5.9, (Element Generation), subsection 'Timestamp element', the text that reads:

### R<sub>ZMQLT</sub>

While TRCCONFIGR.CCI is 1, each Timestamp element contains a cycle count that indicates the number of cycles between the previous Cycle Count element and the element with which the Timestamp is associated.

is changed to read:

#### R<sub>ZMQLT</sub>

While TRCCONFIGR.CCI is 1, each Timestamp element contains a cycle count that indicates the number of cycles between the element with which the Timestamp is associated and the most recent Cycle Count element before that element.

# 2.164 D21624

In section D15.2.6 (Events packet), the text that reads:

E[18], byte 2 bit [18], when SZ == 0b10, or SZ == 0b11

Empty predicate. When The Scalable Vector Extension (SVE) and FEAT\_SPEv1p1 are implemented the defined values of this bit are:

0b0	Operation was not an SVE operation, was unpredicated or executed with all elements Active.	
0b1	SVE operation executed with all elements Inactive.	

Otherwise this bit reads-as-zero.

If FEAT\_PMUv3 and FEAT\_SVE are implemented, this Event is required to be implemented consistently with SVE\_PRED\_EMPTY\_SPEC.

is corrected to read:

E[18], byte 2 bit [18], when SZ == 0b10, or SZ == 0b11

Empty predicate. When FEAT\_SPEv1p1 is implemented and FEAT\_SVE is implemented The defined values of this bit are:

0b0	Operation was not an SVE operation, was unpredicated, or executed with at least one Active element.	
0b1	Predicated SVE operation executed with all elements Inactive.	

When FEAT\_PMUv3 is implemented, this event is required to be implemented consistently with SVE PRED EMPTY SPEC.

Otherwise this bit reads-as-zero.

### 2.165 D21635

In section H2.4.8 (Accessing registers in Debug state), subsection "PC and PSTATE access", the text that reads:

• Instructions that are used for direct reads and writes of PC and PSTATE in Non-debug state are **UNDEFINED** in Debug state.

is corrected to read:

• Instructions that are used for direct reads and writes of PC and PSTATE in Non-debug state are **CONSTRAINED UNPREDICTABLE** in Debug state.

# 2.166 D21642

In section D8.2.4 (Selection between TTBRO\_ELx and TTBR1\_ELx when two VA ranges are supported), subsection "Preventing ELO access to halves of the address map", the rule that reads:

### R<sub>DDFWH</sub>

When the TCR\_ELx.{EOPD0, EOPD1} fields generate a level 0 Translation fault, then the time needed to take the fault should be the same whether or not the address accessed is present in a TLB, to mitigate attacks that use fault timing.

is changed to read:

R<sub>ddfwh</sub>

When the TCR\_ELx.{EOPD0, EOPD1} fields generate a level 0 Translation fault, then all of the following apply:

- The time needed to take the fault should be the same whether or not the address accessed is present in a TLB, to mitigate attacks that use fault timing.
- The fault generated does not affect any micro-architectural state of the PE in a manner that is different if the address accessed is present in a TLB or not, to prevent this information being used to determine the presence of the address in a TLB.

# 2.167 D21643

In section D19.2.55 (HPFAR\_EL2, Hypervisor IPA Fault Address Register), field "FIPA, bits [47:4]", the second instance of the condition that reads:

FIPA encoding for when FEAT\_LPA is implemented

is corrected to read:

FIPA encoding for when FEAT LPA is not implemented

### 2.168 R21644

In section D10.5 (PE access to Allocation Tags), the following text is added:

A DC GVA instruction to any type of Device memory is **CONSTRAINED UNPREDICTABLE** between:

- Not modifying Allocation tags at the specified location.
- Generating an Alignment Fault determined by the memory type.

# 2.169 D21653

In section D8.5.5 (Stage 2 memory type and Cacheability attributes when FEAT\_S2FWB is enabled), the following bullet point is added to rule  $R_{RMTWN}$ :

If the translation applies to any Active element of an SVE Non-fault vector load instruction,
or to an Active element that is not the First active element of an SVE First-fault vector load
instruction, then it is CONSTRAINED UNPREDICTABLE whether the element access is performed,
or is suppressed and reported in the FFR.

### 2.170 D21658

In section D1.4.1 (PSTATE fields that are meaningful in AArch64 state), the rule that reads:

### $R_{LDXKJ}$

The following PSTATE fields can be accessed at ELO:

- PSTATE.{N, Z, C, V, SSBS, DIT, TCO}.
- If SCTLR EL1.UMA is 0, PSTATE.{D, A, I, F}.
- All other PSTATE access instructions can be executed at EL1 or higher and are **UNDEFINED** at ELO.

is changed to read:

#### $R_{LDXKJ}$

The following PSTATE fields can be accessed at ELO:

- PSTATE.{N, Z, C, V, SSBS, DIT, TCO}.
- If SCTLR\_EL1.UMA is 1, and the Effective value of HCR\_EL2.{E2H, TGE} is not {1, 1}, PSTATE.{D, A, I, F}.
- All other PSTATE access instructions can be executed at EL1 or higher and are UNDEFINED at ELO.

In section D8.10.1 (Behavior of HCR\_EL2.E2H), the following bullet point is added to RXCLCK:

• SCTLR\_EL1.UMA and SCTLR\_EL1.A bit are both treated as 0 for all purposes other than reading the value of the register.

In section D19.2.124 (SCTLR\_EL1, System Control Register (EL1)), in the description of field 'UMA, bit [9]', the statement that reads:

When FEAT\_VHE is implemented, and the value of HCR\_EL2.{E2H, TGE} is {1, 1}, this bit has no effect on execution at ELO.

is corrected to read:

When FEAT\_VHE is implemented, and the value of HCR\_EL2.{E2H, TGE} is {1, 1}, the value of this bit is treated as 0 for all purposes other than reading the value of the register.

The equivalent change is made in the same section, field 'A, bit [1]'.

### 2.171 R21669

In section D8.5.5 (Stage 2 memory type and Cacheability attributes when FEAT\_S2FWB is enabled), rule R<sub>DPDXS</sub> that reads:

If the stage 1 translation specifies a Normal memory type with Cacheability other than Write-Back Cacheable, and the stage 2 descriptor MemAttr[2:0] field is 0b110, then it is **IMPLEMENTATION DEFINED** whether atomic memory accesses or exclusives are supported, in the same way as accesses to a Normal memory type with Cacheability other than Write-Back Cacheable.

is updated to read:

If the stage 1 translation specifies a Normal memory type with Cacheability other than Write-Back Cacheable, and the stage 2 descriptor MemAttr[2:0] field is 0b110, then it is **CONSTRAINED UNPREDICTABLE** whether accesses generated by the following instruction types follow the alignment requirements in the same way as accesses to a Normal memory type with Cacheability other than Write-Back Cacheable:

- Load-Exclusive, Store-Exclusive and Atomic instructions
- Non-atomic Load-Acquire/Store-Release instructions

Further to this, a cross-reference to section B2.5.2 (Alignment of data accesses) is introduced in the information statement I<sub>LJRWR</sub>.

### 2.172 D21715

In section D8.10.3 (System and Special-purpose register aliasing), rule R<sub>PHHPI</sub> that reads:

If all of the conditions in the following list are true, then the System register mapping in the following table applies. The aliases are **UNDEFINED** at EL1 and EL0.

- HCR\_EL2.E2H is 1.
- The PE is executing at EL2 or EL3.

is updated to read:

If all of the conditions in the following list are true, then the System register mapping in the following table applies. The aliases are **UNDEFINED** at EL1 and EL0.

- EL2 is enabled in the current Security state.
- HCR\_EL2.E2H is 1.
- The PE is executing at EL2 or EL3.

Within the same section, rule R<sub>KTWST</sub> that reads:

If all of the conditions in the following list are true, then the Special-purpose register mapping in the following table applies. The aliases are **UNDEFINED** at EL1 and EL0.

- HCR\_EL2.E2H is 1.
- The PE is executing at EL2 or EL3.

is updated to read:

If all of the conditions in the following list are true, then the Special-purpose register mapping in the following table applies. The aliases are **UNDEFINED** at EL1 and EL0.

- EL2 is enabled in the current Security state.
- HCR EL2.E2H is 1.
- The PE is executing at EL2 or EL3.

### 2.173 D21721

In section D8.4.5 (The Access flag), subsection 'Hardware management of the Access flag', rule R<sub>OSPMS</sub> that reads:

If AF hardware management is enabled, then it is **CONSTRAINED UNPREDICTABLE** whether hardware updates the AF when a memory access is made using a Block descriptor or Page descriptor and all of the following apply:

- The access generates an Alignment fault based on the memory type or a Permission fault.
- If AF hardware management were disabled or not implemented, the access would have generated an Access flag fault.

is updated to read:

If AF hardware management is enabled, then it is **CONSTRAINED UNPREDICTABLE** whether hardware updates the AF when a memory access is made using a Block descriptor or Page descriptor and all of the following apply:

- The access generates an Alignment fault based on the memory type, a Permission fault, or any fault that has a lower priority than a Permission fault from that stage of translation.
- If AF hardware management were disabled or not implemented, the access would have generated an Access flag fault.

# 2.174 D21762

In section D15.2 (Alphabetical list of Statistical Profiling Extension packets), subsection D15.2.7 "Operation Type packet", the definition of the LDST bit under heading "Operation Type packet payload (load/store)" that reads :

LDST, byte 0 bit [0], otherwise

Store not load. The defined values of this bit are:

0	Load or swap
1	Store

is changed to read:

LDST, byte 0 bit [0], otherwise

Store not load. The defined values of this bit are:

0	Load, swap, or atomic which returns a value to the PE.	
1	Store or atomic which does not return a value to the PE.	

### 2.175 D21770

In section J1.1 (Pseudocode for AArch64 operation), the following code is added to the BRBEException() case statement which determines the encoding of an exception.

```
BRBEException()

...

case except of

...

when Exception_LDST64BTrap
when Exception_GPC
if iss<20> == '1' then

fault
else

fault

case except of

branch_type = '100011'; // Trap
branch_type = '101011'; // Inst
branch_type = '101100'; // Data

branch_type = '101100'; // Data
```

# 2.176 C21830

In section D12.11 (PMU events and event numbers), subsection D12.11.1 'Definitions', under the heading 'Memory-write operations', the text that reads:

Memory-write operations might be due to:

- The result of an architecturally executed memory-writing instructions.
- The result of a Speculatively executed memory-writing instructions.

is updated to read:

Memory-write operations might be due to:

- The result of an architecturally executed memory-writing instructions.
- The result of a Speculatively executed memory-writing instructions.
- A hardware update of a translation table entry.

### 2.177 C21837

In section J1.1.2 (aarch64/exceptions), the pseudocode function AArch64. TakeReset() that reads:

is changed to read:

```
AArch64.TakeReset (boolean cold reset)
    // Reset all other PSTATE fields
PSTATE.SP = '1';
                                        // Select stack pointer
    PSTATE.<D,A,I,F>
                      = '11111';
                                        // All asynchronous exceptions masked
    PSTATE.SS = '0';
                                        // Clear software step bit
    PSTATE.DIT = '0';
                                        // PSTATE.DIT is reset to 0 when resetting
 into AArch64
    if IsFeatureImplemented(FEAT_PAuth_LR) then
       PSTATE.PACM = '0';
                                        // PAC modifier
    if IsFeatureImplemented(FEAT SME) then
       PSTATE.<SM, ZA> = '00'; // Disable Streaming SVE mode & ZA storage
       ResetSMEState('0');
    AArch64.ResetGeneralRegisters();
    if IsFeatureImplemented(FEAT SME) || IsFeatureImplemented(FEAT SVE) then
       ResetSVERegisters();
    else
       AArch64.ResetSIMDFPRegisters();
```

In section J1.1.3 (aarch64/functions), the pseudocode function ResetSMEState() that reads as:

```
ResetSMEState()
  integer vectors = MAX_VL DIV 8;
  for n = 0 to vectors = 1
    _ZA[n] = Zeros(MAX_VL);
    _ZT0 = Zeros(ZT0_LEN);
```

is changed to read:

```
ResetSMEState(bit newenable)
  integer vectors = MAX_VL DIV 8;
  if newenable == '1' then
    for n = 0 to vectors - 1
        _ZA[n] = Zeros(MAX_VL);
  if IsFeatureImplemented(FEAT_SME2) then
        _ZT0 = Zeros(ZT0_LEN);
  else
```

```
for n = 0 to vectors - 1
    _ZA[n] = bits(MAX_VL) UNKNOWN;
if IsFeatureImplemented(FEAT_SME2) then
    _ZT0 = bits(ZT0_LEN) UNKNOWN;
```

A new function ResetSVERegisters() is added:

```
ResetSVERegisters()
for n = 0 to 31
    _Z[n] = bits(MAX_VL) UNKNOWN;
for n = 0 to 15
    _P[n] = bits(MAX_PL) UNKNOWN;
_FFR = bits(MAX_PL) UNKNOWN;
```

### 2.178 D21854

In section D12.11.3 (Common event numbers), the event that reads:

0x005E, L2D\_TLB\_RD, Level 2 data TLB access, read The counter counts each access that is a Memory-read operation.

is corrected to read:

0x005E, L2D\_TLB\_RD, Level 2 data TLB access, read The counter counts each access counted by L2D TLB that is a Memory-read operation.

a similar change is also made to the following event:

0x005F, L2D\_TLB\_WR, Level 2 data TLB access, write The counter counts each access that is a Memory-write operation.

which is corrected to read:

 $0 \times 005$ F, L2D\_TLB\_WR, Level 2 data TLB access, write The counter counts each access counted by L2D\_TLB that is a Memory-write operation.

# 2.179 D21856

In section D19.2.66 (ID\_AA64MMFR2\_EL1, AArch64 Memory Model Feature Register 2), the NV, bits [27:24] field description, the text that reads:

NV	Meaning Control of the Control of th	
000000	Nested virtualization is not supported.	
0b0001	The HCR_EL2.{AT, NV1, NV} bits are implemented.	
0b0010	The VNCR_EL2 register and the HCR_EL2.{NV2, AT, NV1, NV} bits are implemented.	

is updated to read:

NV	Meaning
	If ID_AA64MMFR4_EL1.NV_frac != 0b0000, support for nested virtualization is described in ID_AA64MMFR4_EL1.NV_frac. Otherwise, nested virtualization is not supported.
0b0001	The HCR_EL2.{AT, NV1, NV} bits are implemented.
0b0010	The VNCR_EL2 register and the HCR_EL2.{NV2, AT, NV1, NV} bits are implemented.

#### 2.180 D21864

In section D19.2.48 (HCR\_EL2, Hypervisor Configuration Register), subsection 'API, bit [41]', under the heading 'When FEAT PAuth is implemented:', the text that reads:

Controls the use of instructions related to Pointer Authentication:

- In ELO, when HCR\_EL2.TGE==0 or HCR\_EL2.E2H==0, and the associated SCTLR EL1.En<N><M>==1.
- In EL1, the associated SCTLR EL1.En<N><M>==1.

Traps are reported using EC syndrome value 0x09. The Pointer Authentication instructions trapped are:

- AUTDA, AUTDB, AUTDZA, AUTDZB, AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZA, AUTIZB.
- PACGA, PACDA, PACDB, PACDZA, PACDZB, PACIA, PACIA1716, PACIASP, PACIAZ, PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZA, PACIZB.
- RETAA, RETAB, BRAA, BRAB, BLRAA, BLRAB, BRAAZ, BLRABZ, BLRABZ.
- ERETAA, ERETAB, LDRAA, and LDRAB.

is updated to read:

Controls the use of instructions related to Pointer Authentication:

- PACGA
- AUTDA, AUTDB, AUTDZA, AUTDZB, AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZA, AUTIZB.
- PACGA, PACDA, PACDB, PACDZA, PACDZB, PACIA, PACIA1716, PACIASP, PACIAZ, PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZA, PACIZB.
- RETAA, RETAB, BRAA, BRAB, BLRAA, BLRAB, BRAAZ, BRABZ, BLRAAZ, BLRABZ.
- ERETAA, ERETAB, LDRAA, and LDRAB.

This field is ignored if the instruction is disabled as a result of the SCTLR\_ELx.{EnIB, EnIA, EnDA, EnDB} fields.

The text in the value "0b0" that reads:

The instructions related to Pointer Authentication are trapped to EL2, when EL2 is enabled in the current Security state and the instructions are enabled for the EL1&O translation regime, from:

is updated to read:

The instructions related to Pointer Authentication are trapped to EL2 and reported using EC syndrome value 0x09, when EL2 is enabled in the current Security state and the instructions are enabled for the EL1&O translation regime, from:

#### 2.181 21870

In section D19.4.28 (TRCIDRO, ID Register 0), the subsection 'TSMARK, bit [23]', the text that reads:

When FEAT\_ETEv1p1 is implemented: ... Otherwise: Reserved, RESO.

is removed. The rest of the contents of the field are unchanged.

A similar change is made in the equivalent section in section H9.3.29 (TRCIDRO, ID Register 0), the subsection 'TSMARK, bit [23]'

## 2.182 C21874

In section H2.4.4 (Security in Debug State), under heading "In Debug state", the bullet that reads:

If EDSCR.SDD is 1 in Debug state, there is no means to enter a Security state where halting is prohibited. This means that it is not possible for the PE to be in a Security state where halting is prohibited when EDSCR.SDD is 1. This is a general principle of behavior in Debug state.

is changed to read:

If EDSCR.SDD is 1 in Debug state, then there is no means to enter a Security state where halting was prohibited on entry to Debug state. This means that it is not possible for the PE to be in such a Security state when EDSCR.SDD is 1. This is a general principle of behavior in Debug state.a

In section J1.3.3 (shared/functions), the EL3SDDUndef() pseudocode function that reads:

```
// EL3SDDUndef()
// ==========
// Returns TRUE if in Debug state and EDSCR.SDD is set.
boolean EL3SDDUndef()
    return Halted() && EDSCR.SDD == '1';
```

is changed to read:

```
// EL3SDDUndef()
// ==========

// Returns TRUE if in Debug state and EDSCR.SDD is set.
boolean EL3SDDUndef()
  if Halted() && EDSCR.SDD == '1' then
    assert (PSTATE.EL != EL3 &&
```

```
(IsFeatureImplemented(FEAT_RME) || CurrentSecurityState() !=
SS_Secure));
    return TRUE;
else
    return FALSE;
```

The function EL3SDDUndefPriority() is similarly updated.

#### 2.183 D21881

In section D4 (The Embedded Trace Extension), section D4.6.10 'Sequencer', the table entry in rule  $R_{\text{JDPYL}}$  that reads:

RST | (B0 & B1 & B2 & !F2 & !F1 & F0)

is changed to read:

RST | (B0 & B1 & B2 & !F2 & !F1 & !F0)

#### 2.184 C21884

In section D12.11 (PMU events and event numbers), the definition of "Operations speculatively executed" that reads:

The results of such an operation can also be discarded, if it transpires that the operation was not required, following a mispredicted branch. Therefore, the architecture defines these events as operations speculatively executed, where appropriate.

is changed to read:

The results of such an operation can also be discarded, if it transpires that the operation was not required, such as following a mispredicted branch. Therefore, the architecture defines these events as operations speculatively executed, where appropriate.

# 2.185 D21910

In section D1.3.5 (Synchronous exception types), in the subsection 'Prioritization of Synchronous exceptions taken to AArch64 state', in the information statement  $I_{ZFGJP}$ , the following new priority is defined for 22:

An exception as a result of attempting to execute an SVE instruction that is **UNDEFINED** because the Effective SVE vector length is less than the minimum required vector length for that instruction.

The existing priority 13 is updated with the following bullet:

Exception that occur as a result of attempting to execute an instruction that is **UNDEFINED** for one or more of the following reasons:

• Attempting to execute an SVE instruction when the Maximum implemented SVE vector length is less than the minimum required for that instruction.

## 2.186 D21911

In section A2.4.1 (Architectural features added by Armv8.2), the title of FEAT F64MM that reads:

FEAT\_F64MM, Single-precision Matrix Multiplication

is changed to read:

FEAT F64MM, Double-precision Matrix Multiplication

#### 2.187 C1408: SME

In section J1.3.3 (shared/functions), the FPDot() pseudocode function that reads:

is updated to read:

This update does not cause any change to the behavior of instructions which call the FPDot() function.

#### 2.188 R1555: SME

In sections C8.2 (Alphabetical list of SVE instructions) and C9.2 (Alphabetical list of SME instructions), the 'Operational Information' subsection in the WHILE<cc> instruction pages that reads:

#### When PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags

is removed.

The same change is made to the MOVT instructions in section C9.2 (Alphabetical list of SME instructions).

# 2.189 R1611: SME

In section C8.2 (Alphabetical list of SVE instructions), the "Operational Information" subsection in all PEXT instruction pages that reads:

#### When PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags

is removed.

## 2.190 D494: SVE2

In section C8.2 (Alphabetical list of SVE instructions), the following text is added to the 'Operation Information' subsection of all predicated SVE load/store (vector) instructions, except for the first-fault (FF) and non-fault (NF) loads:

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then when PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

The following text is added to the 'Operational Information' subsection of all unpredicated SVE load/store (vector and predicate) instructions:

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then when PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

In section C8.2.82 (CNT), the following text is added to the 'Operational Information' subsection:

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then when PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

# 2.191 D558: SVE2

In section C8 (SVE Instruction Descriptions), in the predicated SVE instructions that can be prefixed by MOVPRFX, the 'Operational information' subsections that read:

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is UNPREDICTABLE:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

are changed to read:

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is CONSTRAINED UNPREDICTABLE:

- The MOVPRFX must specify the same destination register as this instruction.
- The MOVPRFX can be predicated or unpredicated.
- A predicated MOVPRFX must use the same governing predicate register as this instruction.
- A predicated MOVPRFX must use the larger of the destination element size and first source element size generated by the preferred disassembly of this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

#### 2.192 C573: SVE2

In section C8.2.204 (FMMLA), the text in the instruction description that reads:

The double-precision variant requires that the current vector length is at least 256 bits, and if the current vector length is not an integer multiple of 256 bits then the trailing bits are set to zero.

is changed to read:

The double-precision variant requires that the Effective SVE vector length is at least 256 bits.

Equivalent changes are made in the following sections:

- C8.2.274 "LD1ROB (scalar plus immediate)".
- C8.2.275 "LD1ROB (scalar plus scalar)".
- C8.2.276 "LD1ROD (scalar plus immediate)".
- C8.2.277 "LD1ROD (scalar plus scalar)".
- C8.2.278 "LD1ROH (scalar plus immediate)".
- C8.2.279 "LD1ROH (scalar plus scalar)".
- C8.2.280 "LD1ROW (scalar plus immediate)".
- C8.2.281 "LD1ROW (scalar plus scalar)".
- C8.2.745 "TRN1, TRN2 (vectors)".
- C8.2.853 "UZP1, UZP2 (vectors)".
- C8.2.885 "ZIP1, ZIP2 (vectors)".

## 2.193 D210: SVE

In section D12.11.3 (Common event numbers), in the subsection 'Common microarchitectural events', the event descriptions that read:

0x803D, ASE\_FP\_PREDUCE\_SPEC, Floating-point operation speculatively executed, Advanced SIMD pairwise add step

The counter counts each Speculatively executed floating-point pairwise add operation counted by ASE FP SPEC due to any of the following A64 instructions:

• Advanced SIMD: FADDP.

It is **IMPLEMENTATION DEFINED** which floating-point pairwise add operations are counted in AArch32 state.

0x803E, SVE\_FP\_VREDUCE\_SPEC, Floating-point operation speculatively executed, SVE vector reduction

The counter counts each Speculatively executed floating-point treewise reduction operation counted by SVE\_FP\_SPEC due to any of the following A64 instructions:

• SVE: FADDV, FMAXNMV, FMAXV, FMINNMV, or FMINV.

Implementation of this optional event requires that FEAT\_SVE is implemented.

0x803F, ASE\_SVE\_FP\_VREDUCE\_SPEC, Floating-point operation speculatively executed, Advanced SIMD or SVE vector reduction

The counter counts each Speculatively executed floating-point reduction operation counted by ASE SVE FP SPEC due to any of the following A64 instructions:

- Advanced SIMD: FADDP, FMAXNMV, FMAXV, FMINNMV, or FMINV.
- SVE: FADDV, FMAXNMV, FMAXV, FMINNMV, or FMINV.

It is **IMPLEMENTATION DEFINED** which floating-point reduction operations are counted in AArch32 state.

are updated to read:

0x803D, ASE\_FP\_PREDUCE\_SPEC, Floating-point operation speculatively executed, Advanced SIMD pairwise step

The counter counts each Speculatively executed floating-point pairwise add operation counted by ASE\_FP\_SPEC due to any of the following A64 instructions:

• Advanced SIMD: FADDP, FMAXNMP, FMAXP, FMINNMP or FMINP.

It is **IMPLEMENTATION DEFINED** which floating-point pairwise add operations are counted in AArch32 state.

0x803E, SVE\_FP\_VREDUCE\_SPEC, Floating-point operation speculatively executed, SVE vector reduction

The counter counts each Speculatively executed floating-point treewise or pairwise reduction operation counted by SVE\_FP\_SPEC due to any of the following A64 instructions:

- SVE: FADDV, FMAXNMV, FMAXV, FMINNMV, or FMINV.
- SVE2: FADDP, FMAXNMP, FMAXP, FMINNMP, or FMINP.

Implementation of this optional event requires that FEAT SVE is implemented.

0x803F, ASE\_SVE\_FP\_VREDUCE\_SPEC, Floating-point operation speculatively executed, Advanced SIMD or SVE vector reduction

The counter counts each Speculatively executed floating-point treewise or pairwise reduction operation counted by ASE\_SVE\_FP\_SPEC due to any of the following A64 instructions:

- Advanced SIMD: FADDP, FMAXNMP, FMAXNMV, FMAXP, FMAXV, FMINNMP, FMINNMV, FMINP, or FMINV.
- SVE: FADDV, FMAXNMV, FMAXV, FMINNMV, or FMINV.
- SVE2: FADDP, FMAXNMP, FMAXP, FMINNMP, or FMINP.

It is **IMPLEMENTATION DEFINED** which floating-point reduction operations are counted in AArch32 state.

Within the same section and subsection, the event descriptions that read:

0x805D, ASE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, Advanced SIMD reduction

The counter counts each Speculatively executed across-vector and pairwise integer reduction operation counted by ASE\_INT\_SPEC due to any of the following A64 instructions:

 Advanced SIMD: SADDLP, SADDLV, SMAXP, SMAXV, SMINP, SMINV, UADDVL, UMAXV, or UMINV.

It is **IMPLEMENTATION DEFINED** which across-vector and pairwise integer reduction operations are counted in AArch32 state.

0x805E, SVE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, SVE reduction

The counter counts each Speculatively executed across-vector integer reduction operation counted by SVE\_INT\_SPEC due to any of the following A64 instructions:

• SVE: ANDV, EORV, ORV, SADDV, SMAXV, SMINV, UADDV, UMAXV, or UMINV. Implementation of this optional event requires that FEAT SVE is implemented.

0x805F, ASE\_SVE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, Advanced SIMD or SVE reduction

The counter counts each Speculatively executed across-vector and pairwise integer reduction operation counted by either ASE\_INT\_VREDUCE\_SPEC or SVE\_INT\_VREDUCE\_SPEC. That is, due to any of the following A64 instructions:

- Advanced SIMD: SADDLP, SADDLV, SMAXP, SMAXV, SMINP, SMINV, UADDVL, UMAXV, or UMINV.
- SVE: ANDV, EORV, ORV, SADDV, SMAXV, SMINV, UADDV, UMAXV, or UMINV.

It is **IMPLEMENTATION DEFINED** which across-vector and pairwise integer reduction operations are counted in AArch32 state.

are updated to read:

0x805D, ASE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, Advanced SIMD reduction

The counter counts each Speculatively executed across-vector and pairwise integer reduction operation counted by ASE\_INT\_SPEC due to any of the following A64 instructions:

 Advanced SIMD: ADDP, ADDV, SADALP, SADDLP, SADDLV, SMAXP, SMAXV, SMINP, SMINV, UADALP, UADDLP, UADDLV, UMAXP, UMAXV, UMINP, or UMINV.

It is **IMPLEMENTATION DEFINED** which across-vector and pairwise integer reduction operations are counted in AArch32 state.

0x805E, SVE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, SVE reduction

The counter counts each Speculatively executed across-vector and pairwise integer reduction operation counted by SVE\_INT\_SPEC due to any of the following A64 instructions:

- SVE: ANDV, EORV, ORV, SADDV, SMAXV, SMINV, UADDV, UMAXV, or UMINV.
- SVE2: ADDP, SADALP, SMAXP, SMINP, UADALP, UMAXP, or UMINP.

Implementation of this optional event requires that FEAT SVE is implemented.

0x805F, ASE\_SVE\_INT\_VREDUCE\_SPEC, Integer operation speculatively executed, Advanced SIMD or SVE reduction

The counter counts each Speculatively executed across-vector and pairwise integer reduction operation counted by either ASE\_INT\_VREDUCE\_SPEC or SVE\_INT\_VREDUCE\_SPEC. That is, due to any of the following A64 instructions:

- Advanced SIMD: ADDP, ADDV, SADALP, SADDLP, SADDLV, SMAXP, SMAXV, SMINP, SMINV, UADALP, UADDLP, UADDLV, UMAXP, UMAXV, UMINP, or UMINV.
- SVE: ANDV, EORV, ORV, SADDV, SMAXV, SMINV, UADDV, UMAXV, or UMINV.
- SVE2: ADDP, SADALP, SMAXP, SMINP, UADALP, UMAXP, or UMINP.

It is **IMPLEMENTATION DEFINED** which across-vector and pairwise integer reduction operations are counted in AArch32 state.

## 2.194 C217: SVE

In section D1.3.5 (Synchronous exception types), subsection "SVE First-fault and Non-fault loads", the following information statement is added:

I<sub>BXNTL</sub>

A memory access performed for the First active element of an SVE First-fault vector load instruction is not precisely equivalent to the memory access for an Active element of a regular SVE predicated vector load instruction. When the initial value of the FFR element corresponding to the First active element is FALSE, then even if an access is performed for that element and does not detect a Memory fault, the content of the corresponding destination vector element is still **CONSTRAINED UNPREDICTABLE**, as described in rule R<sub>NGFTJ</sub>.

## 2.195 C313: SVE

In section A1.5.4 (Flushing denormalized numbers to zero), in the subsection 'Flushing denormalized outputs to zero', the text that reads:

If FPCR.FZ16 == 1, for floating-point instructions other than FABS, FNEG, FMAX\*, and FMIN\*, if the instruction processes half-precision numbers, flushing denormalized output numbers to zero can be controlled as follows:

is clarified to read:

If FPCR.FZ16 == 1, for floating-point instructions other than FABS, FNEG, FMAX, FMAXP, FMAXV, FMIN, FMINP, and FMINV, if the instruction processes half-precision numbers, flushing denormalized output numbers to zero can be controlled as follows:

In the same section, the bullet that reads:

For FABS, FNEG, FMAX\*, and FMIN\*, denormalized output operands are not flushed to zero.

is clarified to read:

For FABS, FNEG, FMAX, FMAXP, FMAXV, FMIN, FMINP, and FMINV, denormalized output operands are not flushed to zero.

# 2.196 C314: SVE

In sections C8.2.150 (FMAX (vectors)) and C8.2.158 (FMIN (vectors)), the following text is removed:

If either element value is NaN then the result is NaN.

#### In the following sections:

- C7.2.101 (FMAX (vector)).
- C7.2.102 (FMAX (scalar)).
- C7.2.108 (FMAXP (scalar)).
- C7.2.109 (FMAXP (vector)).
- C7.2.110 (FMAXV).
- C7.2.111 (FMIN (vector)).
- C7.2.112 (FMIN (scalar)).
- C7.2.118 (FMINP (scalar)).
- C7.2.119 (FMINP (vector)).
- C7.2.120 (FMINV).

#### The following text is added:

When FPCR.AH == 0, the behavior is as follows:

- Negative zero compares less than positive zero.
- When FPCR.DN is 0, if either input is a NaN, the result is a Quiet NaN.
- When FPCR.DN is 1, if either input is a NaN, the result is Default NaN.

When FPCR.AH == 1, the behavior is as follows:

- If both inputs are zeros, regardless of the sign of either zero, the result is the second input.
- If either input is a NaN, regardless of the value of FPCR.DN, the result is the second input.

In sections C8.2.149 (FMAX (immediate)) and C8.2.157 (FMIN (immediate)), the text that reads:

If the element value is NaN then the result is NaN.

is updated to read:

When FPCR.AH == 0, the behavior is as follows:

- Negative zero compares less than positive zero.
- When FPCR.DN is 0, if the input is a NaN, the result is a Quiet NaN.
- When FPCR.DN is 1, if the input is a NaN, the result is Default NaN.

When FPCR.AH == 1, the behavior is as follows:

- If both the input and the immediate are zeros, regardless of the sign of input zero, the result is the immediate.
- If the input is a NaN, regardless of the value of FPCR.DN, the result is the immediate.

In the following sections:

C7.2.103 (FMAXNM (vector)).

- C7.2.104 (FMAXNM (scalar)).
- C7.2.106 (FMAXNMP (vector)).
- C7.2.107 (FMAXNMV).
- C7.2.113 (FMINNM (vector)).
- C7.2.114 (FMINNM (scalar)).
- C7.2.116 (FMINNMP (vector)).
- C7.2.117 (FMINNMV).

#### The text that reads:

NaNs are handled according to the IEEE 754-2008 standard. If one vector element is numeric and the other is a quiet NaN, the result that is placed in the vector is the numerical value, otherwise the result is identical to ...

is updated to read:

Regardless of the value of FPCR.AH, the behavior is as follows:

- Negative zero compares less than positive zero.
- If one input is numeric and the other is a NaN, the result is the numeric value.
- When FPCR.DN == 0, if either input is a signaling NaN or if both inputs are NaNs, the result is a Quiet NaN.
- When FPCR.DN == 1, if either input is a signaling NaN or if both inputs are NaNs, the result is Default NaN.

This updated text also replaces the following text in sections C8.2.152 (FMAXNM (vectors)), C8.2.153 (FMAXNMP), C8.2.160 (FMINNM (vectors)), and C8.2.161 (FMINNMP):

If one element value is numeric and the other is a quiet NaN, then the result is the numeric value.

In sections C8.2.151 (FMAXNM (immediate)) and C8.2.159 (FMINNM (immediate)), the text that reads:

If the element value is a quiet NaN, then the result is the immediate.

is updated to read:

Regardless of the value of FPCR.AH, the behavior is as follows:

- Negative zero compares less than positive zero.
- If the input is a Quiet NaN, the result is the immediate value.
- When FPCR.DN == 0, if the input is a signaling NaN, the result is a Quiet NaN.
- When FPCR.DN == 1, if the input is a signaling NaN, the result is Default NaN.

## 2.197 C318: SVE

In section D19.2.139 (TCR\_EL1, Translation Control Register (EL1)), in the 'NFDO, bit [53]' field, the 0b1 value description that reads:

0b1 A TLB miss on a virtual address that is translated using TTBRO\_EL1 due to the specified access types causes the access to fail without taking an exception. The failure should take the same amount of time to be handled as a Permission fault on a TLB entry that is present in the TLB, to mitigate attacks that use fault timing.

is updated to read:

0b1 A TLB miss on a virtual address that is translated using TTBRO\_EL1 due to the specified access types causes the access to fail without taking an exception. The amount of time that the failure takes to be handled should not predictively leak whether it was caused by a TLB miss or a Permission fault, to mitigate attacks that use fault timing.

Equivalent changes are made to the 'NFD1, bit [54]' field description, and to the 'NFD0, bit [53]' and 'NFD1, bit [54]' field descriptions in section D19.2.140 (TCR\_EL2, Translation Control Register (EL2)).

# 2.198 D1383: Armv9 Debug

In section D4.5.9 (Element Generation), in the subsections 'Exception element' and 'Target Address element', statements are added to recommend that when a branch occurs to an invalid address and the resultant exception is taken from that address, the addresses reported by the Target Address element and the Exception element are the same value.

# 2.199 D1127: RME

In section C5.5.1 (TLBI ALLE1, TLBI ALLE1NXS, TLB Invalidate All, EL1), the accessibility pseudocode fragment that reads:

```
elsif PSTATE.EL == EL3 then
    AArch64.TLBI_ALL(SecurityStateAtEL(EL1), Regime_EL10, Shareability_NSH,
    TLBI_AllAttr);
```

is corrected to read:

```
elsif PSTATE.EL == EL3 then
   if IsFeatureImplemented(FEAT_RME) && !ValidSecurityStateAtEL(EL1) then
      return;
   else
      AArch64.TLBI_ALL(SecurityStateAtEL(EL1), Regime_EL10, Shareability_NSH,
TLBI_AllAttr);
```

A similar change is made to every other access to a TLBI System instruction from EL3 and the following lines are added, with ELx matching the target Exception level used in the first argument of that function:

```
if IsFeatureImplemented(FEAT_RME) && !ValidSecurityStateAtEL(ELx) then
    return;
```

## 2.200 D1273: RME

In section D12.5.3 (Prohibiting event and cycle counting), the text that reads:

The cycle counter, PMCCNTR, counts unless any of the following is true:

...

- FEAT\_PMUv3p5 is implemented, EL3 is implemented, the PE is in Secure state, and SDCR.SCCD is 1.
- FEAT\_PMUv3p7 is implemented, the PE is at EL3, EL3 is using AArch64, and MDCR EL3.MCCD is 1.

is corrected to read:

The cycle counter, PMCCNTR, counts unless any of the following is true:

•••

- FEAT\_PMUv3p5 is implemented, EL3 is implemented, the PE is in Secure state, and SDCR.SCCD is 1.
- FEAT\_PMUv3p7 is implemented, the PE is at EL3, EL3 is using AArch64, and MDCR\_EL3. {SCCD, MCCD} is not {0, 0}.

In section J1.2.1 (shared/debug), subsection "shared/debug/pmu/CountPMUEvents", the code that reads:

```
// Event counting in Secure state is prohibited if all of:
...
if HaveEL(EL3) && ss == SS_Secure then
    if !ELUsingAArch32(EL3) then
        prohibited = MDCR_EL3.SPME == '0' && HavePMUv3p7() && MDCR_EL3.MPMX == '0';
    else
        prohibited = SDCR.SPME == '0';
...
// If FEAT_PMUv3p5 is implemented, cycle counting can be prohibited.
// This is not overridden by PMCR_EL0.DP.
if HavePMUv3p5() && idx == CYCLE_COUNTER_ID_then
    if HaveEL(EL3) && ss == SS_Secure then
        sccd = if HaveAArch64() then MDCR_EL3.SCCD_else_SDCR.SCCD;
    if sccd == '1' then
        prohibited = TRUE;
```

#### is corrected to read:

```
// Event counting in Secure state and EL3 is prohibited if all of:
...
if HaveEL(EL3) && (ss == SS_Secure || PSTATE.EL == EL3) then
    if !ELUsingAArch32(EL3) then
        prohibited = MDCR_EL3.SPME == '0' && HavePMUv3p7() && MDCR_EL3.MPMX == '0';
    else
        prohibited = SDCR.SPME == '0';
...
// If FEAT_PMUv3p5 is implemented, cycle counting can be prohibited.
// This is not overridden by PMCR_EL0.DP.
if HavePMUv3p5() && idx == CYCLE_COUNTER_ID then
    if HaveEL(EL3) && (ss == SS_Secure || PSTATE.EL == EL3) then
    sccd = if HaveAArch64() then MDCR_EL3.SCCD else SDCR.SCCD;
    if sccd == '1' then
        prohibited = TRUE;
```

In section D19.3.18 (MDCR EL3, Monitor Debug Configuration Register (EL3)), the text that reads:

SCCD, bit [23]

When FEAT\_PMUv3p5 is implemented:

Secure Cycle Counter Disable. Prohibits PMCCNTR\_ELO from counting in Secure state.

0b0	Cycle counting by PMCCNTR_ELO is not affected by this mechanism.
0b1	Cycle counting by PMCCNTR_ELO is prohibited in Secure state.

is corrected to read:

SCCD, bit [23]

When FEAT\_PMUv3p5 is implemented:

Secure Cycle Counter Disable. Prohibits PMCCNTR ELO from counting in Secure state and EL3.

0b0	Cycle counting by PMCCNTR_ELO is not affected by this mechanism.
0b1	Cycle counting by PMCCNTR_ELO is prohibited in Secure state and EL3.

## 2.201 R1345: RME

In section D4.2.1 (Accessing ETE registers), in the subsection 'External debugger interface', the rule  $R_{KQMKX}$  is updated to consider the effect of FEAT\_RME on external accesses to unimplemented or Reserved registers.

As a result, the text within this rule that reads:

Accesses from the external debugger interface to unimplemented or Reserved registers behave as follows:

• For accesses in the range of offsets 0xF00 to 0xFFC, the access behaves as **RESOH**.

- For accesses in the range of offsets  $0 \times 000$  to  $0 \times EFC$  when the OS Lock is locked, the access behaves as **RESOH** or returns an error.
- For accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is unlocked and MDCR\_EL3.ETAD is 0, the access behaves as **RESOH**.
- For Secure accesses in the range of offsets 0x000 to 0xEFC when the OS Lock is unlocked and MDCR\_EL3.ETAD is 1, the access behaves as **RESOH**.
- For Non-secure accesses in the range of offsets  $0 \times 000$  to  $0 \times EFC$  when the OS Lock is unlocked and MDCR EL3.ETAD is 1, the access behaves as **RESOH** or returns an error.

#### is updated to read:

Accesses from the external debugger interface to unimplemented or Reserved trace unit registers behave as follows:

- When the trace unit Core power domain is off, the access returns an error.
- Otherwise:
  - For accesses in the range of offsets 0xF00 to 0xFFC, the access behaves as **RESOH**.
  - For accesses in the range of offsets 0x000 to 0xEFC:
    - When the OS Lock is locked, the response is a **CONSTRAINED UNPREDICTABLE** choice of an error response or behaving as **RESOH**.
    - When the OS Lock is unlocked and AllowExternalTraceAccess() returns FALSE, the response is a **CONSTRAINED UNPREDICTABLE** choice of an error response or behaving as **RESOH**.
    - Otherwise, the access behaves as **RESOH**.