



# Arm® Neoverse CMN-700 Coherent Mesh Network

## Software Developer Errata Notice

Date of issue: 13-Sep-2023


Non-Confidential

Document version: 13.0

Copyright © 2020-2023 Arm® Limited (or its affiliates). All rights reserved.

Document ID: SDEN-2039384

This document contains all known errata since the r0p0 release of the product.



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2020-2023 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Product status

The information in this document is for a product in development and is not final.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm<sup>®</sup> Neoverse CMN-700 Coherent Mesh Network, create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

# Contents

<b>Introduction</b>	5
Scope	5
Categorization of errata	5
<b>Change Control</b>	6
<b>Errata summary table</b>	8
<b>Errata descriptions</b>	10
Category A	10
3037722 Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS	10
Category A (rare)	10
Category B	11
2473100 Multi-chip SMP DVM operations can cause hang	11
2128441 Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic	12
2900369 CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled	13
3018109 QoS QPC can be corrupted in 2xREQ configurations	14
2822447 Remote chip DVM Sync operations may be incorrectly suppressed	15
2909130 Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock	16
2951654 HN-I Physical Memory ordering can be violated with larger tracker depths	17
3013638 Write Stash can cause multi-copy atomicity issue	18
3033917 StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock	20
Category B (rare)	21
3013641 Incorrect TagMatch response on partial writes with MTE Match	21
Category C	22
2125871 HN-I RAS syndrome registers do not capture correct opcode	22
3015226 Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock	24
2418894 CCG CCLA PMU events cannot be counted correctly	25
2732981 RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information	26

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.

# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## 13-Sep-2023: Changes in document version v13.0

ID	Status	Area	Category	Summary
<a href="#">3037722</a>	New	Programmer	Category A	Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS
<a href="#">3033917</a>	New	Programmer	Category B	StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock

## 23-Aug-2023: Changes in document version v12.0

ID	Status	Area	Category	Summary
<a href="#">3013638</a>	New	Programmer	Category B	Write Stash can cause multi-copy atomicity issue
<a href="#">3013641</a>	New	Programmer	Category B (rare)	Incorrect TagMatch response on partial writes with MTE Match
<a href="#">3015226</a>	New	Programmer	Category C	Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock

## 09-Aug-2023: Changes in document version v11.0

ID	Status	Area	Category	Summary
<a href="#">3018109</a>	New	Programmer	Category B	QoS QPC can be corrupted in 2xREQ configs

## 30-Jun-2023: Changes in document version v10.0

ID	Status	Area	Category	Summary
<a href="#">2900369</a>	Updated	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled
<a href="#">2909130</a>	Updated	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock
<a href="#">2951654</a>	New	Programmer	Category B	HN-I Physical Memory ordering can be violated with larger tracker depths

## 29-Apr-2023: Changes in document version v9.0

ID	Status	Area	Category	Summary
<a href="#">2900369</a>	New	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled
<a href="#">2909130</a>	New	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock

## 20-Jan-2023: Changes in document version v8.0

ID	Status	Area	Category	Summary
<a href="#">2822447</a>	New	Programmer	Category B	Remote chip DVM Sync operations may be incorrectly suppressed

**07-Sep-2022: Changes in document version v7.0**

ID	Status	Area	Category	Summary
<a href="#">2473100</a>	Updated	Programmer	Category B	Multi-chip SMP DVM operations can cause hang
<a href="#">2418894</a>	Updated	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly
<a href="#">2732981</a>	New	Programmer	Category C	RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information

**13-Jul-2022: Changes in document version v6.0**

ID	Status	Area	Category	Summary
<a href="#">2473100</a>	New	Programmer	Category B	Multi-chip SMP DVM operations can cause hang

**18-Feb-2022: Changes in document version v5.0**

ID	Status	Area	Category	Summary
<a href="#">2418894</a>	New	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly

**07-Jan-2022: Changes in document version v4.0**

No new or updated errata in this document version.

**01-Oct-2021: Changes in document version v3.0**

No new or updated errata in this document version.

**03-May-2021: Changes in document version v2.0**

ID	Status	Area	Category	Summary
<a href="#">2128441</a>	New	Programmer	Category B	Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic
<a href="#">2125871</a>	New	Programmer	Category C	HN-I RAS syndrome registers do not capture correct opcode

**15-Dec-2020: Changes in document version v1.0**

No errata in this document version.

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">3037722</a>	Programmer	Category A	Multi-chip SMP deadlock in the presence of CPU traffic when CCG HA_REQ_PASS_BUFF_DEPTH < RA_NUM_REQS	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	Open
<a href="#">2473100</a>	Programmer	Category B	Multi-chip SMP DVM operations can cause hang	r0p0, r1p0, r2p0	r3p0
<a href="#">2128441</a>	Programmer	Category B	Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic	r0p0	r1p0
<a href="#">2900369</a>	Programmer	Category B	CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled	r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">3018109</a>	Programmer	Category B	QoS QPC can be corrupted in 2xREQ configs	r3p0, r3p1, r3p2	r3p3
<a href="#">2822447</a>	Programmer	Category B	Remote chip DVM Sync operations may be incorrectly suppressed	r3p0, r3p1, r3p2, r3p3	Open
<a href="#">2909130</a>	Programmer	Category B	Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock	r0p0, r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">2951654</a>	Programmer	Category B	HN-I Physical Memory ordering can be violated with larger tracker depths	r3p0, r3p1	r3p2
<a href="#">3013638</a>	Programmer	Category B	Write Stash can cause multi-copy atomicity issue	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	Open
<a href="#">3033917</a>	Programmer	Category B	StashOnce*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock	r0p0, r1p0, r2p0, r3p0, r3p1	r3p2
<a href="#">3013641</a>	Programmer	Category B (rare)	Incorrect TagMatch response on partial writes with MTE Match	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	Open
<a href="#">2125871</a>	Programmer	Category C	HN-I RAS syndrome registers do not capture correct opcode	r0p0	r1p0



ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">3015226</a>	Programmer	Category C	Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	Open
<a href="#">2418894</a>	Programmer	Category C	CCG CCLA PMU events cannot be counted correctly	r2p0	r3p0
<a href="#">2732981</a>	Programmer	Category C	RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information	r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3	Open

# Errata descriptions

## Category A

3037722

Multi-chip SMP deadlock in the presence of CPU traffic when CCG  
HA\_REQ\_PASS\_BUFF\_DEPTH < RA\_NUM\_REQS

### Status

Affects: CMN-700

Fault Type: Programmer CAT-A

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Open.

### Description

High-bandwidth CPU traffic targeting a remote chip can result in deadlocks.

### Configurations Affected

All configurations where a CCG node on one side of the CML\_SMP link has a HA\_REQ\_PASS\_BUFF\_DEPTH value less than the RA\_NUM\_REQS value of the CCG node on the other side of the CML\_SMP link.

### Conditions

High bandwidth CPU traffic targeting the remote chip.

### Implications

Deadlocks in the presence of CPU traffic.

### Workaround

No workarounds.

## Category A (rare)

There are no errata in this category.

## Category B

2473100

### Multi-chip SMP DVM operations can cause hang

#### Status

Affects: CMN-700

Fault Type: Programmer CatB

Fault Status: Present in r0p0, r1p0, r2p0. Fixed in r3p0.

#### Description

DVM operations may hang in the presence of other traffic targeting remote chips in CMN SMP configurations.

#### Configurations Affected

Any multi-chip SMP CMN configuration.

#### Conditions

DVM operations and non-DVM op transactions targeting a remote chip in SMP configurations.

#### Implications

If the conditions are met, DVM operations might not complete, which might cause deadlocks.

#### Workaround

Disable CML Early DVM completions by writing 1'b0 to `por_ccg_ra_aux_ctl.dvm_earlycomp_en`

Also, do not change the following register values from the default settings:

- `por_ccg_ra_ccprtcl_link0_ctl.lnk0_send_compack`: Default is 1'b0
- `por_ccg_ha_ccprtcl_link0_ctl.lnk0_send_compack`: Default is 1'b0

#### Note

This might impact cross-chip DVM performance.

## 2128441

### Multi-chip SMP data corruption or hang in the presence of CPU and PCIe traffic

#### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r0p0. Fixed in r1p0

#### Description

High-bandwidth CPU and PCIe traffic targeting a remote chip can result in data corruption or hangs.

#### Configurations Affected

All configurations that have PCIe RNI instantiated in CCG.

#### Conditions

High bandwidth CPU and PCIe traffic targeting the remote chip.

#### Implications

Data corruption and/or an eventual hang in the presence of CPU and PCIe traffic.

#### Workaround

Program `por_ccg_ha_cxprtcl_link0_ctl.lnk0_num_reqcrds` to a value of `4'h3` which allocates only 75% of the available credits to link 0.

## 2900369

### CHI or AXI CMN configuration accesses can deadlock when the APB-only configuration access feature is enabled

#### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

CMN can be configured to only allow APB configuration access. Transactions that target the CMN configuration space via CHI or AXI, return zero data for reads and writes are dropped.

#### Configurations affected

Any CMN-700 configuration that enables the APB-only configuration mode via the `por_abp_only_access` configuration register.

#### Conditions

- APB-only mode enabled via the `por_abp_only_access` configuration register AND
- CHI transactions targeting the CMN configuration register space within the CMN PERIPHBASE offset range OR
- AXI transactions targeting the CMN configuration register space within the CMN PERIPHBASE offset range

#### Implications

Deadlocks may occur if the conditions are met, read or write transactions may not complete.

#### Workaround

Configure the CMN System Address Map to not target HN-D for the CMN configuration address space within the CMN PERIPHBASE offset range.

## 3018109

### QoS QPC can be corrupted in 2xREQ configurations

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r3p0, r3p1, r3p2. Fixed in: r3p3.

#### Description

The QoS QPC value can be corrupted in 2xREQ configurations. The QPC value can be overridden to zero depending on the location of the RN-F, RN-I, RN-D, or CCG device within the mesh.

#### Configurations affected

Configurations with 2xREQ.

#### Conditions

The following conditions must all be met:

- The RN-F (pass-through mode only), RN-I, RN-D, or CCG issues a transaction request with a non-zero QoS QPC value
- The crosspoint incorrectly overrides the QPC value to zero

#### Implications

QoS functionality will be impaired due to the zero QPC value, cannot use RN-F pass-through QPC or any RN-I, RN-D, or CCG QoS regulator functionality.

#### Workarounds

Use the following workarounds to prevent QoS QPC value corruption in 2xREQ configurations:

- Configure to use the RN-F QoS regulators in the MXP instead of the pass-through value from the RN-F. Note that Arm CMN-700 generation CPUs drive at a static 14 QPC value.
- Update the HN-F QoS threshold logic to comprehend the zero values from RN-I, RN-D and CCG.

**2822447**

## Remote chip DVM Sync operations may be incorrectly suppressed

### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r3p0, r3p1, r3p2,r3p3. Open.

### Description

The CMN-700 DVM Op and Sync optimizations enable filtering Outer-Shareable DVM Ops and suppressing DVM Syncs targeting remote chips in SMP configurations. DVM Syncs can be suppressed if no older DVM Ops were sent to remote chips since the last DVM Sync. DVM Syncs might be incorrectly suppressed even when DVM Ops were sent to the remote chip.

### Configurations affected

CMN-700 SMP configurations with the DVM Op and Sync optimization features enabled.

### Conditions

The incorrect suppression of DVM Syncs targeting remote chips can occur if all of the following conditions are met:

- Configuration bits `por_dn_cfg_ctl.broadcast_dvmop_{outer,inner} != 2'b11` (enables DVM Op Outer-Shareable filtering feature) AND
- Local DVM Syncs issued from a CPU on chip0 AND,
- Incoming remote DVM Syncs issued from remote chip1 AND
- DVM Op(s) issued to remote chip1

### Implications

The DVM Sync to remote chip1 may not be issued resulting in DVM coherence issues.

### Workaround

Do not enable the DVM Op and Sync optimization features, disabled by default. Do not modify `por_dn_cfg_ctl.broadcast_dvmop_{outer,inner}`.

## 2909130

### Data Cache Clean operations by VA to the point of Persistence to remote chip memory can cause a deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

Under specific timing conditions, the execution of a Data Cache Clean sequence by VA to the point of Persistence or Point of Deep Persistence instructions that are targeting memory on a remote chip can cause a deadlock.

#### Configurations affected

Any multi-chip SMP CMN configuration where the CPUs and SOC support the CHI BROADCASTPERSIST attribute.

#### Conditions

CPU sends a sequence of DC CVAP instructions targeting memory on the remote chip with the same GROUPID:

- DC CGDVADP
- DC CGDVAP
- DC CGVADP
- DC CGVAP
- DC CVADP
- DC CVAP

#### Implications

A deadlock can occur if the conditions are met, under specific micro-architectural and timing conditions.

#### Workarounds

1. Set the CPU BROADCASTPERSIST input pin to 1'b0 OR
2. The CMN Persist Response Tracker can be disabled by setting `por_ccg_ra_aux_ctl[13]` to 1'b0. Note that this may have performance implications.



**2951654**

## HN-I Physical Memory ordering can be violated with larger tracker depths

### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r3p0, r3p1. Fixed in r3p2.

### Description

HN-I devices support a Physical Memory mode, which implements Arm Normal Memory ordering requirements. Address hazard ordering may not be maintained when HN-I Physical Memory mode is enabled with larger tracker depth settings, which can result in same address transaction re-ordering on the HN-I AXI interface.

### Configurations affected

CMN-700 configurations with HN-I, HN-D, HN-P, HN-T, or HN-V with configurations where  $\text{NUM\_RRT\_REQS} + \text{NUM\_AXI\_REQS} > 128$

### Conditions

The following conditions must all be met:

- HN-I devices (includes HN-D, HN-P, HN-T, or HN-V) configured with  $\text{NUM\_RRT\_REQS} + \text{NUM\_AXI\_REQS} > 128$
- Physical Memory mode is enabled (`por_hni_sam_addrregion<n>_cfg.physical_mem_en=1`) for address region n
- 2 transactions in flight to AXI with overlapping addresses

### Implications

Data corruption: a younger read might return stale data if following behind an older write to the same address

### Workaround

Do not enable Physical Memory mode when using deeper tracker, which results in Device Memory ordering behavior and might have performance implications.

## 3013638

### Write Stash can cause multi-copy atomicity issue

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Open.

#### Description

CHI and AXI Write Stash operations can incorrectly get early completion before snooping is complete causing multi-copy atomicity issues.

For example, an RN-I or RN-D PCI MSI write issued after a Write Stash can result in the CPU having an older or stale copy of the Write Stash data at the time of the MSI interrupt.

Another example is an RN-I or RN-D write flag issued after completion of the Write Stash, the CPU can observe the flag update before the Write Stash data is updated.

Note that Arm CPUs do not issue Write Stash transactions.

#### Configurations affected

Any CMN configuration.

#### Conditions

This erratum occurs when the following conditions are met:

- RN-I or RN-D issues AXI Write Stash transaction with a valid StashNID targeting a CPU cache
- RN-I or RN-D issues another AXI transaction after receiving the completion for the Write Stash, for example PCIE MSI write or write to flag address
- The Stash CPU can observe the results of the second transaction above before the Write Stash data is updated for the first

#### Implications

If the conditions are met, Write Stash might receive early completion while the Stash CPU still has an old copy causing multi-copy atomicity issues.

#### Workaround

The workaround is to send the result in Stash to the SLC instead of the CPU cache, by disabling stash snooping using `cmn_hns_cfg_ctl.hns_stash_snp_dis` for r2p0 and beyond configurations, `por_hnf_cfg_ctl.hnf_stash_snp_dis` for r1p0 configurations, or `por_hnf_aux_ctl.hnf_stash_disable` for r0p0 configurations.

## 3033917

### StashOnce\*Sep operations generated by CPU's PRFM PLD/PST L3 instructions targeting remote chip memory can cause a deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer CAT-B

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1. Fixed in r3p2.

#### Description

Under specific timing conditions, the execution of a PRFM PLD/PST L3 sequence by VA to the remote chip can cause a deadlock.

#### Configurations affected

Any multi-chip SMP CMN configuration where the CPUs and SOC support software prefetching, and the software prefetch instructions generate StashOnce\*Sep CHI requests to CMN.

#### Conditions

CPU executes a sequence of PRFM PLD/PST L3 instructions targeting memory on the remote chip, generating StashOnce\*Sep requests with the same REQ.StashGroupID.

#### Implications

A deadlock can occur if the conditions are met, under specific micro-architectural and timing conditions.

#### Workarounds

Disable the StashOnce\*Sep flow on the CML\_SMP link by setting `por_ccg_ra_aux_ctl.dis_stash_sep_prop = 1'b1`.

## Category B (rare)

3013641

### Incorrect TagMatch response on partial writes with MTE Match

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-B (rare)

Fault Status: Present in r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Open.

#### Description

Partial Write requests with MTE TagOp Match can cause an incorrect TagMatch response

#### Configurations affected

Any configuration with HN-F devices that use MTE

#### Conditions

This erratum occurs when the following conditions are met:

- Non-Arm CPU issues non-allocating WriteUniquePtl with TagOp=Match and Tag=<partial>
- The System Level Cache has dirty data but without MTE Tag
- HN-F incorrectly responds with no TagMatch for the WriteUniquePtl

#### Implications

If the conditions are met, MTE Write Partial transactions that require TagMatch response can be incorrect. Partial write transactions might not respond with TagMatch.

#### Workarounds

Use the following workarounds to receive the correct TagMatch response for partial write transactions:

- CMN-700 r0p0, r1p0, r2p0: No workaround required, Arm CPUs do not issue Write Partial with TagMatch
- CMN-700 r3pX: Set cmn\_hns\_cfg\_ctl.hns\_mte\_no\_sn\_match to enable local match for non-Arm CPUs

## Category C

2125871

### HN-I RAS syndrome registers do not capture correct opcode

#### Status

Affects: CMN-700

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r1p0.

#### Description

The OPCODE field in the HN-I por\_hni\_errmisc RAS Syndrome register does not correctly capture the new REQ opcodes introduced in CHI-E.

#### Configurations Affected

All CMN-700 configurations that use RAS error logging.

#### Conditions

A RAS error triggered by a new CHI-E transaction that causes the syndrome to be captured in the por\_hni\_errmisc register on a transaction processed by HN-I/P/D/V/T.

#### Implications

A read of the por\_hni\_errmisc.OPCODE field may return an incorrect opcode. The opcode does not properly reflect an error on a CHI-E opcode that has bit [6] set.

#### Workaround

RAS handler and software can use the following table indicating which por\_hni\_errmisc.OPCODE values are affected by aliasing due to this issue. If a RAS error involves opcodes listed as **Yes**, software can indicate that either opcode could have been the actual opcode involved in the error. Note that some cases with opcode[6]=0 are Reserved in the *CHI-E Specification*.

CHI-E REQ Opcodes			
Opcode[5:0]	Opcode[6]=0	Opcode[6]=1	Can Opcode[6]=1 RAS error happen at HN-X?
0x01	ReadShared	MakeReadUnique	Yes
0x02	ReadClean	WriteEvictOrEvict	No
0x03	ReadOnce	WriteUniqueZero	Yes
0x04	ReadNoSnp	WriteNoSnpZero	No
0x07	ReadUnique	StashOnceSepShared	No
0x08	CleanShared	StashOnceSepUnique	No
0x0C	MakeUnique	ReadPreferUnique	Yes
0x10	Reserved	WriteNoSnpFullCleanSh	No
0x11	ReadNoSnpSep	WriteNoSnpFullCleanInv	No
0x12	Reserved	WriteNoSnpFullCleanSh-PerSep	No
0x14	DVMOp	WriteUniqueFullCleanSh	Yes
0x16	Reserved (WriteCleanPtl)	WriteUniqueFullCleanSh-PerSep	Yes
0x18	WriteUniquePtl	WriteBackFullCleanSh	Yes
0x19	WriteUniqueFull	WriteBackFullCleanInv	Yes
0x1A	WriteBackPtl	WriteBackFullCleanSh-PerSep	Yes
0x1C	WriteNoSnpPtl	WriteCleanFullCleanSh	Yes
0x1E	Reserved	WriteCleanFullCleanSh-PerSep	Yes
0x20	WriteUniqueFullStash	WriteNoSnpPtlCleanSh	No
0x21	WriteUniquePtlStash	WriteNoSnpPtlCleanInv	No
0x22	StashOnceShared	WriteNoSnpPtlCleanSh-PerSep	No
0x24	ReadOnceCleanInvalid	WriteUniquePtlCleanSh	Yes
0x26	ReadNotSharedDirty	WriteUniquePtlCleanSh-PerSep	Yes

## 3015226

### Debug reads with simultaneous coherent traffic or dynamic power transitions can cause deadlock

#### Status

Affects: CMN-700

Fault Type: Programmer Cat-C

Fault Status: r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Open.

#### Description

HN-F System Level Caches (SLC) and Snoop Filter (SF) Debug Reads with simultaneous coherent traffic or dynamic power retention transitions can cause a deadlock.

#### Configurations affected

Any configuration.

#### Conditions

This erratum occurs when one of the following conditions are met:

- Coherent transactions that require HN-F Snoop Filter allocation while performing SLC or SF debug read
- Dynamic retention mode is enabled while performing a SLC or SF debug read

#### Implications

A deadlock can occur if the conditions are met. Note that expected usage is performing the Debug Reads in the absence of traffic since traffic can change the state of the RAMs.

#### Workaround

Use the following workarounds to prevent a deadlock:

- Stop CPU (RN-F) and IO (RN-I) coherent traffic before issuing Debug Reads
- Disable Dynamic retention power transitions via `cmn_hns_ppu_pwpr.dyn_en = 1'b0` (reset value) for r2p0 and beyond configurations, or `por_hnf_ppu_pwpr.dyn_en = 1'b0` (reset value) for r1p0 and r0p0 configurations.



## 2418894

### CCG CCLA PMU events cannot be counted correctly

#### Status

Affects: CMN-700

Fault Type: Programmer CAT-C

Fault status: Present in r2p0. Fixed in r3p0.

#### Description

The CCG PMU events cannot be counted correctly for CCG configurations with PCIE\_ENABLE parameter set

#### Configurations affected

CMN configurations that include CCG with PCIE\_ENABLE parameter set

#### Conditions

Programming CMN CCG CCLA PMU events to be counted.

#### Implications

CCG CCLA PMU events cannot be counted correctly. This may reduce the ability to analyze CXS link efficiency for multi-chip traffic.

The following events will not be counted correctly:

- 8'h21: LA\_RX\_CXS : number of RX CXS beats
- 8'h22: LA\_TX\_CXS : number of TX CXS beats
- 8'h23: LA\_RX\_CXS\_AVG\_SIZE : average size of RX CXS beats
- 8'h24: LA\_TX\_CXS\_AVG\_SIZE : average size of TX CXS beats
- 8'h25: LA\_TX\_CXS\_LCRD\_BACKPRESSURE : CXS backpressure due to lack of CXS credits
- 8'h26: LA\_LINK\_CRDBUF\_OCC : CCLA RX RAM buffer occupancy
- 8'h27: LA\_LINK\_CRDBUF\_ALLOC: CCLA RX RAM buffer allocation

#### Workaround

No workaround necessary.

## 2732981

### RAS HN-S, HN-I and SBSX ERRGSR registers do not capture correct device instance information

#### Status

Affects: CMN-700

Fault Type: Programmer Category C

Fault Status: r0p0, r1p0, r2p0, r3p0, r3p1, r3p2, r3p3. Open.

#### Description

The CMN Error Group Status Registers (ERRGSR) capture device instance error information for RAS events. The registers indicate the device instance within a device group. The registers are not updated correctly for the HN-S, HN-I and SBSX device groups, so cannot be used to determine the device instances for RAS events.

#### Configurations Affected

All CMN-700 configurations that use RAS error logging.

#### Conditions

A RAS event triggered by an HN-S, HN-I or SBSX device.

#### Implications

Software cannot use the HN-S, HN-I or SBSX ERRGSR registers.

#### Workaround

The RAS handler must read the individual HN-S, HN-I and SBSX instance RAS logging registers when RAS interrupts occur.