

Creating an event-driven embedded image

Version 1.0

Non-Confidential

Copyright $\ensuremath{\mathbb{C}}$ 2021 Arm Limited (or its affiliates). All rights reserved.

Issue 03 102439_0100_03_en



Creating an event-driven embedded image

Copyright © 2021 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

| Issue | Date | Confidentiality | Change |
|---------|----------------|------------------|-----------------|
| 0100-03 | 1 January 2021 | Non-Confidential | Initial release |

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly

or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2021 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm® welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

| 1. Overview | 6 |
|---|----|
| 2. Configure exception routing | |
| 3. Configure the vector table | 9 |
| 4. Configure the interrupt controller | 11 |
| 5. Configure the timer to generate interrupts | 13 |
| 6. Rebuild and test | 14 |
| 7. Related information | 16 |
| 8 Next steps | 17 |

1. Overview

This guide shows how to write event-driven embedded system code.

This guide is the third in a collection of related guides:

- Building your first embedded image
- Retargeting output to UART
- Creating an event-driven embedded image (this guide)
- Changing Exception level and Security state in an embedded image

Embedded systems typically monitor inputs waiting for an event, which then triggers a response by the system. You need to write code that listens for these events and acts on them. For example, an embedded system in a thermostat might monitor room temperature until it drops below a specified threshold. When the threshold is reached, the embedded system turns on the heating system.

To add meaningful functionality to an embedded system, you must enable asynchronous exceptions: IRQs, FIQs, and SErrors. This guide does not explore all the relevant architectural features, but a guide and online course are available for readers who are not familiar with them. Asynchronous exceptions are taken when the CPU needs to handle something that is external to the current flow of execution. For example, if a user flips a power switch, the processor must stop what it is doing, and branch to a handler that ensures that the shutdown is done correctly.

By the end of this guide, you will have written an event-driven program that:

- 1. Configures the physical timer within the CPU to generate an exception in a few seconds.
- 2. Once running, the code waits until the timer interrupt occurs.
- 3. When the exception occurs, it is dealt with by the exception handler, and a suitable message is sent to the UART interface.

Before you begin

To complete this guide, you will need to have Arm Development Studio Gold Edition installed. If you do not have Arm Development Studio, you can download a 30-day free trial.

Arm Development Studio Gold Edition is a professional quality tool chain developed by Arm to accelerate your first steps in Arm software development. It includes both the Arm Compiler 6 toolchain and the FVP_Base_Cortex-A73x2-A53x4 model used in this guide. We will use the command-line tools for most of the guide, which means that you will need to configure your environment in order to run Arm Compiler 6 from the command-line.

The individual sections of this guide contain some code examples. These code examples are available to download as a ZIP file:

• CommonTasks-EventDrivenEmbeddedImage.zip

Reviewing the summary of the instructions and registers in the architecture might be useful to help you understand this guide.

2. Configure exception routing

To keep things simple, this guide will specify that all exceptions are taken at the highest exception level, EL3.

A summary of the instructions and registers in the architecture will help you to understand this section of the guide. In addition, you must keep in mind some rules that exceptions obey:

- An exception routed to a higher exception level cannot be masked, apart from ELO to EL1 which can be masked with PSTATE.
- An exception routed to a lower exception level is always masked.
- An exception routed to the current exception level can be masked by PSTATE.

To configure exception routing, you need to perform the following tasks:

- Configure the Secure Configuration Register, SCR_EL3, to enable exception routing to EL3.
- Set the Vector Based Address Register, VBAR EL3, to point to a vector table.
- Disable masking (or ignoring) of exceptions at EL3 by PSTATE.

To do these things, add this code to startup.s:

3. Configure the vector table

When any exception is taken, the processor must handle the exception correctly. This means that the processor must detect the type of exception, then branch to an appropriate handler.

Let's look at the code in vectors.s. Here we can see how a vector table is configured to branch fiqFirstLevelHandler when an FIQ event occurs:

```
.section VECTORS, "ax"
   .align 12
   .global vectors
vectors:
   .global fiqHandler
 // Current EL with SPO
   .balign 128
sync_current_el_sp0:
                                      // Synchronous
   .balign 128
irq_current_el_sp0:
                                      //
                                                IRQ
   .balign 128
fiq_current_el_sp0:
B fiqFirstLevelHandler //
                                            FIQ
   .balign 128
serror_current_el_sp0:
                                      //
                                                SError
   // NB, CODE OMITTED!
fiqFirstLevelHandler:
 STP x29, x30, [sp, #-16]!
           x18, x19, [sp, #-16]!
x16, x17, [sp, #-16]!
           x14, x15, [sp, #-16]!
           x12, x13, [sp, #-16]!
x10, x11, [sp, #-16]!
x8, x9, [sp, #-16]!
 STP
 STP
 STP
           x6, x7, [sp, #-16]!
 STP
           x4, x5, [sp, #-16]!
x2, x3, [sp, #-16]!
 STP
           x0, x1, [sp, #-16]!
           fiqHandler
 BL
           x0, x1, [sp], #16
 TIDP
           x2, x3, [sp], #16
x4, x5, [sp], #16
 T.DP
 LDP
           x6, x7, [sp], #16
           x8, x9, [sp], #16
x10, x11, [sp], #16
 LDP
 T.DP
 LDP
           x12, x13, [sp], #16
           x14, x15, [sp], #16
x16, x17, [sp], #16
 T.DP
 TIDP
         x18, x19, [sp], #16
 LDP
```

LDP x29, x30, [sp], #16 ERET

In this case, only an FIQ entry and handler have been defined. In fact, fiqFirstLevelHandler merely branches to fiqHandler, a procedure that we will define later in C. Here, we have used the BL instruction, or branch with link, which branches to the given label. The BL instruction saves the current value of the program counter plus four bytes, the next instruction address, to register x30.

Our C procedure ends with a return statement which compiles to a RET instruction. By default (that is, if no other register is specified) RET branches to the address stored in register x30.

The handler also saves and restores all the general-purpose registers. This is because these registers may be modified by the procedure call.

The remaining entries branch to self, because the handlers have not been written. When you create your own image, you will need to define and configure your vector table to handle all required event types.

4. Configure the interrupt controller

Vector tables have a relatively small and fixed number of entries, because the number and type of exceptions are architecturally defined.

But we might require a great number of different interrupts that are triggered by different sources. An additional piece of hardware is needed to manage these interrupts. The Arm Generic Interrupt Controller (GIC), does exactly this. We will not discuss the GIC and its features in this guide, but you can learn more in our programmers guide.

In gic.s, add the following code to enable the GIC, and define a source of interrupts from the physical timer:

```
.global gicInit
  .type gicInit, "function"
gicInit:
  // Configure Distributor
           x0, #GICDbase // Address of GIC
  // Set ARE bits and group enables in the Distributor
  ADD
       x1, x0, #GICD_CTLRoffset
           x2,
           x2, #GICD_CTLR.ARE_NS
x2, x2, #GICD_CTLR.ARE_S
  MOV
  ORR
           w2, [x1]
  STR
           x2, x2, #GICD CTLR.EnableG0
           x2, x2, #GICD_CTLR.EnableG1S
           x2, x2, #GICD CTLR.EnableG1NS
  ORR
  STR
           w2, [x1]
  DSB
           SY
  // Configure Redistributor
  // Clearing ProcessorSleep signals core is awake
          x0, #RDbase
           x1, \#GICR WAKERoffset x1, x1, x\overline{0}
 MOV
  ADD
           wzr, [x1]
  STR
           SY
1: // We now have to wait for ChildrenAsleep to read 0
  LDR
       w0, [x1]
 AND
           w0, w0, #0x6
          w0, 1b
  // Configure CPU interface
  // We need to set the SRE bits for each EL to enable
  // access to the interrupt controller registers
       x0, #ICC_SRE_ELn.Enable
x0, x0, ICC_SRE_ELn.SRE
  ORR
  MSR
          ICC SRE EL3, x0
  ISB
  MSR
           ICC SRE EL1, x0
           x1, SCR EL3
           x1, x1, #1 // Set NS bit, to access Non-secure registers
  ORR
  MSR
           SCR EL3, x1
  ISB
 MSR
           ICC SRE EL2, x0
  ISB
 MSR
           ICC SRE EL1, x0
           wo, #0xFF
  MOV
           ICC PMR EL1, x0 // Set PMR to lowest priority
  MSR
```

```
MOV
          ICC IGRPEN1 EL3, x0
 MSR
 MSR
          ICC IGRPEN0 EL1, x0
//Secure Physical Timer source defined
         x0, #SGIbase // Address of Redistributor registers
         x1, x0, #GICR_IGROUPRoffset
 ADD
                         // Mark INTIDs 0..31 as Secure
 STR
          wzr, [x1]
          x1, x0, #GICR IGRPMODRoffset
 ADD
          wzr, [x1]
                          // Mark INTIDs 0..31 as Secure Group 0
          x1, x0, #GICR ISENABLERoffset
 ADD
          w2, #(1 << 29) // Enable INTID 29
w2, [x1] // Enable interrupt source
 MOV
 STR
 RET
  .global readIAR0
  .type readIARO, "function"
readIAR0:
           x0, ICC IARO EL1 // Read ICC IARO EL1 into x0
 RET
  .global writeEOIR0
  .type writeEOIRO, "function"
writeEOIRO:
            ICC EOIRO EL1, x0 // Write x0 to ICC EOIRO EL1
 MSR
```

We have defined the functions readIARO() and writeEOIRO(), using the .global and .type assembler directives. The .global directive makes the label visible to all files given to the linker, while the .type directive allows us to declare that the label is a function.

As you will see in Rebuild and test, when you modify hello_world.c to call these functions, using these directives lets us call these assembly functions from C code, following the Procedure Call Standard (PCS). The PCS defines a number of things, including how values are passed and returned. In particular:

- Arguments are passed in x_0 to x_7 in the same order as the function prototype.
- Values are returned to the registers x0 and x1.

Using readIARO(), we read the value of the Interrupt Controller Interrupt Acknowledge Register O, ICC_IARO_EL1. The lower 24 bits of this register give the interrupt identifier, INTID. By calling readIARO() in C, we can get the INTID from the GIC and then handle different interrupts case by case. Later in the C code figHandler() is defined, and you will see a call to writeEoIRO(). The INTID is passed to x0. INTID is then written to the Interrupt Controller End of Interrupt Register O, ICC_EOIRO_EL1, which tells the processor that that interrupt is complete.

5. Configure the timer to generate interrupts

So far, we have enabled the GIC, and defined a source of interrupts from a secure physical timer. We have a system timer, which we read using a comparator in the processor. We can also tell the hardware to generate an interrupt request after a set number of system ticks. Now we need a way to disable the comparator, so that it does not continue to interrupt the processor after the ticks have elapsed.

To enable the timer and define its behavior, add this code to timer.s:

```
.section AArch64 GenericTimer, "ax"
  .align 3
  .global setTimerPeriod
  // void setTimerPeriod(uint32 t value)
  // Sets the value of the Secure EL1 Physical Timer Value Register (CNTPS TVAL EL1)
  // w0 - value - The value to be written into CNTPS_TVAL_EL1
  .type setTimerPeriod, "function"
setTimerPeriod:
 MSR CNTPS TVAL EL1, x0
  ISB
 RET
  .global enableTimer
  .type enableTimer, "function"
enableTimer:
 MOV x0, #0x1
MSR CNTPS_CTL_EL1, x0
                            // Set Enable bit, and clear Mask bit
  .global disableTimer
  .type disableTimer, "function"
disableTimer:
       CNTPS CTL EL1, xzr // Clear the enable bit
 TSB
 RET
```

6. Rebuild and test

Next we need to modify hello_world.c to call the assembly functions we created in the earlier steps:

```
#include <stdio.h>
#include <stdint.h>
#include "pl011 uart.h"
extern void gicInit(void);
extern uint32 t readIAR0 (void);
extern void writeEOIR0(uint32 t);
extern void setTimerPeriod(uint32 t);
extern void enableTimer(void);
extern void disableTimer(void);
volatile uint32 t flag;
int main () {
 uartInit((void*)(0x1C090000));
 gicInit();
        printf("hello world\n");
  flaq = 0;
  setTimerPeriod(0x1000); // Generate an interrupt in 1000 ticks
  enableTimer();
  // Wait for the interrupt to arrive
 while(flag==0){}
 printf("Got interrupt!\n");
        return 0;
void figHandler(void) {
 uint32_t intid;
  intid = readIARO(); // Read the interrupt id
  if (intid == 29) {
   flag = 1;
   disableTimer();
    printf("Should never reach here!\n");
  writeEOIR0(intid);
       return;
```

Here we have defined fiqHandler() to produce the desired behavior when the interrupt is triggered.

Build and run the project using these instructions:

```
$ armclang -c -g --target=aarch64-arm-none-eabi startup.s
$ armclang -c -g --target=aarch64-arm-none-eabi vectors.s
$ armclang -c -g --target=aarch64-arm-none-eabi gic.s
$ armclang -c -g --target=aarch64-arm-none-eabi timer.s
$ armclang -c -g --target=aarch64-arm-none-eabi hello_world.c
```

```
$ armclang -c -g --target=aarch64-arm-none-eabi pl011_uart.c
$ armlink --scatter=scatter.txt --entry=start64 startup.o vectors.o gic.o timer.o
hello_world.o pl011_uart.o
```

If you include the flag -c bp.refcounter.non_arch_start_at_default=1, the system counter on the model is enabled. If you run the image now, you will see:

```
$ FVP_Base_Cortex-A73x2-A53x4 -C bp.refcounter.non_arch_start_at_default=1 -a
__image.axf
```

Figure 6-1: Terminal showing output of running test



7. Related information

Here are some resources related to material in this guide:

- Architecture specifications
- Arm Community
- ARM Cortex-A Series Programmer's Guide for ARMv8-A (chapter on exception handling)
- Arm Generic Interrupt Controller Architecture Specification
- The Armv8-A Architecture training course
- GICv3 and GICv4 Software Overview
- Architecture exploration tools
- Procedure Call Standard for the ARM 64-bit Architecture (AArch64)
- Armv8-A Learn the Architecture series of guides

8. Next steps

This guide is the third in a series of four guides on the topic of building an embedded image.

This guide introduced the configuration of exception routing, the vector table, and the interrupt controller, and how to configure the timer to generate interrupts.

You can continue learning about building an embedded image in the next guide in the series:

• Changing Exception Level and Security State in an Embedded Image

In case you missed them, the previous guides in the series are:

- Building your First Embedded Image
- Retargeting Output to UART