

# **Arm CoreLink CI-700 Coherent Interconnect**

# **Software Developer Errata Notice**

Date of issue: 21-Sep-2022

Non-Confidential


Copyright  $^{\mbox{\tiny $\mathbb{C}$}}$  2020-2022  $\mbox{Arm}^{\mbox{\tiny $\mathbb{R}$}}$  Limited (or its affiliates). All rights

reserved.

This document contains all known errata since the rOpO release of the product.

Document version: v8.0

Document ID: SDEN-1780265



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with <sup>®</sup> or <sup>™</sup> are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <a href="https://www.arm.com/company/policies/trademarks">https://www.arm.com/company/policies/trademarks</a>.

Copyright  $^{\tiny{\textcircled{\tiny 0}}}$  2020-2022 Arm  $^{\tiny{\textcircled{\tiny 0}}}$  Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product status**

The information in this document is for a product in development and is not final.

## **Feedback**

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm CoreLink CI-700 Coherent Interconnect, create a ticket on <a href="https://support.developer.arm.com">https://support.developer.arm.com</a>.

To provide feedback on the document, fill the following survey: <a href="https://developer.arm.com/documentation-feedback-survey">https://developer.arm.com/documentation-feedback-survey</a>.

# Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email terms@arm.com.

# **Contents**

Introduction		5
Scope		5
Categorization	of errata	5
Change Control		6
Errata summary ta	able	7
Errata description	s	8
Category A		8
Category A (ra	ire)	8
Category B		9
1926789	SECC error on ABF operation can cause coherency failures for other memory addresses	9
2243907	WriteZero transactions can deadlock when not supported downstream of MTSX	11
2301815	MTE Tag Cache transaction queue may hang	12
Category B (ra	re)	12
Category C		13
2177971	HN-I RAS syndrome registers do not capture correct opcode	13
2741290	RAS HN-I and SBSX ERRGSR registers do not capture correct device instance information	15

# Introduction

# Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

# Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

Category A	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
Category A (Rare)	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category B	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
Category B (Rare)	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.

# **Change Control**

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The **errata summary table** identifies errata that have been fixed in each product revision.

21-Sep-2022: Changes in document version v8.0

ID	Status	Area	Category	Summary
2741290	New	Programmer	Category C	RAS HN-I and SBSX ERRGSR registers do not capture correct device instance information

#### 11-Apr-2022: Changes in document version v7.0

No new or updated errata in this document version.

11-Feb-2022: Changes in document version v6.0

ID	Status	Area	Category	Summary
<b>2301815</b> Updated		Programmer	Category B	MTE Tag Cache writes may be dropped

07-Jan-2022: Changes in document version v5.0

ID	ID Status Area		Category	Summary
<b>2301815</b> New		Programmer	Category B	MTE Tag Cache writes may be dropped

27-Sep-2021: Changes in document version v4.0

ID	Status	Area	Category	Summary
2243907	New	Programmer	Category B	WriteZero transactions can deadlock when not supported downstream of MTSX
2177971	New	Programmer	Category C	HN-I RAS syndrome registers do not capture correct opcode

#### 25-Sep-2020: Changes in document version v3.0

No new or updated errata in this document version.

21-Aug-2020: Changes in document version v2.0

ID	Status	Area	Category	Summary
1926789	New	Programmer	Category B	SECC error on ABF operation can cause coherency failures for other memory addresses

#### 25-Mar-2020: Changes in document version v1.0

No errata in this document version.

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
1926789 Programmer Category B		Category B	SECC error on ABF operation can cause coherency failures for other memory addresses	rOpO	r1p0
2243907 Programmer Category B		Category B	WriteZero transactions can deadlock when not supported downstream of MTSX	r0p0, r1p0, r1p1, r2p0	r1p2, r2p1
2301815 Programmer Category B		Category B	MTE Tag Cache writes may be dropped	r0p0, r1p0, r1p1, r1p2, r2p0	r1p3, r2p1
2177971 Programmer Ca		Category C	HN-I RAS syndrome registers do not capture correct opcode	r0p0, r1p0, r1p1, r1p2, r1p3	r2p0
2741290	Programmer	Category C	RAS HN-I and SBSX ERRGSR registers do not capture correct device instance information	r0p0, r1p0, r1p1, r1p2, r1p3, r2p0, r2p1, r2p2, r3p0	Open

# **Errata descriptions**

# Category A

There are no errata in this category.

# Category A (rare)

There are no errata in this category.

# Category B

#### 1926789

# SECC error on ABF operation can cause coherency failures for other memory addresses

#### Status:

Affects: CI-700

Fault Type: Programmer CAT-B

Fault Status: Present in r0p0. Fixed in r1p0.

## **Description:**

CI-700 supports Address Based Flush (ABF) where upper and lower system addresses can be programmed and then request a hardware-based engine to flush out that address range from all System Level Caches (SLC). This ABF state machine works in the presence of other memory requests.

Single-bit ECC errors on the ABF accesses can corrupt the CMN Snoop Filter state, and result in coherency failures for other unrelated memory addresses.

## **Configurations Affected:**

Any configuration of CI-700 where ABF is used.

#### **Conditions:**

This bug appears when following three conditions occur:

- SLC address from flush set/way is outside ABF programmed range AND
- SLC Tag read has single bit ECC error AND
- There is independent request in pipeline N cycles ahead of ABF request (where N is SLC TAG RAM LATENCY)

In this case, ABF request corrupts SF vector for independent request that's ahead of ABF causing coherency failure.

## **Implications:**

The ABF flush sequence can cause coherency fails for unrelated memory addresses during the sequence.

#### WorkAround:

Use the CI-700 power management features to flush the SLC, flushes the full SLC contents vs. the upper/lower range.

#### 2243907

# WriteZero transactions can deadlock when not supported downstream of MTSX

#### **Status**

Affects: CI-700

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r1p0, r1p1, r2p0. Fixed in r1p2, r2p1.

### **Description**

If AXI WriteZero transactions are not supported downstream of MTSX, CI-700 can be configured to synthesize WriteZero data. Interactions between sequences of WriteZero transactions that synthesize data can cause write transactions to deadlock.

### **Configurations affected**

CI-700 configurations where MTSX AXI WriteZero propagation is not enabled and RN-Fs issue WriteZero CHI transactions.

#### **Conditions**

- MTE is enabled AND
- MTSX is configured to synthesize WriteZero data AND
- Sequences of WriteZero transactions where the writes are issued to AXI and internal MTE logic out of order

# **Implications**

If the preceding conditions are met, WriteZero transactions can deadlock.

#### Workaround

Disable WriteZero in the RN-F. Arm CPUs support WriteZero disable. For example:

- Cortex-A710 core, CPUACTLR5\_EL1.l2spr\_writezero\_dis[29] = 1
- Cortex-X2 core, CPUACTLR5 EL1.l2spr writezero dis[29] = 1
- Cortex-A510, IMP CPUECTLR EL1.wzdis[18] = 1

Note that disabling WriteZero in Arm CPUs may reduce WriteZero performance.

# 2301815 MTE Tag Cache transaction queue may hang

#### **Status**

Affects: CI-700

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r1p0, r1p1, r1p2, r2p0. Fixed in r1p3, r2p1.

## Description

Transactions with MTE enabled that share the same tag DRAM address can lead to a hang in the transaction tracking queue.

### Configurations affected

CI-700 configurations with MTSX configured with a Tag Cache.

#### **Conditions**

- MTE is enabled AND
- 2 MTE Tag requests to the same 32\*64B memory region AND
- MTE Tag Cache enabled AND
- Sufficient traffic leading to a Tag Cache eviction with matching tag DRAM address

## **Implications**

Either of the following:

- Hang: the MTU transaction tracking queue is hung and no forward progress can occur. A reset is required.
- Tag data corruption: the youngest MTE Tag data can be overwritten by the next youngest write, one of the write data is dropped.

#### Workaround

Disable the MTSX MTE Tag Cache.

# Category B (rare)

There are no errata in this category.

# Category C

## 2177971

# HN-I RAS syndrome registers do not capture correct opcode

#### **Status**

Affects: CI-700

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r1p0, r1p1, r1p2,r1p3. Fixed in r2p0.

### Description

The OPCODE field in the HN-I por\_hni\_errmisc RAS Syndrome register does not correctly capture the new REQ opcodes introduced in CHI-E.

### **Configurations Affected**

All CI-700 configurations that use RAS error logging.

#### **Conditions**

A RAS error triggered by a new CHI-E transaction that causes the syndrome to be captured in the por\_hni\_errmisc register on a transaction processed by HN-I/P/D/V/T.

## **Implications**

A read of the por\_hni\_errmisc.OPCODE field may return an incorrect opcode. The opcode does not properly reflect an error on a CHI-E opcode that has bit [6] set.

#### Workaround

RAS handler and software can use the following table indicating which por\_hni\_errmisc.OPCODE values are affected by aliasing due to this issue. If a RAS error involves opcodes listed as **Yes**, software can indicate that either opcode could have been the actual opcode involved in the error. Note that some cases with opcode[6]=0 are Reserved in the *CHI-E Specification*.

CHI-E REQ Opcodes			
Opcode[5:0]	Opcode[6]=0	Opcode[6]=1	Can Opcode[6]=1 RAS error happen at HN-X?
0x01	ReadShared	MakeReadUnique	Yes
0x02	ReadClean	WriteEvictOrEvict	No
0x03	ReadOnce	WriteUniqueZero	Yes
0x04	ReadNoSnp	WriteNoSnpZero	No
0x07	ReadUnique	StashOnceSepShared	No
0x08	CleanShared	StashOnceSepUnique	No
0x0C	MakeUnique	ReadPreferUnique	Yes
0x10	Reserved	WriteNoSnpFullCleanSh	No
0x11	ReadNoSnpSep	WriteNoSnpFullCleanInv	No
0x12	Reserved	WriteNoSnpFullCleanSh-PerSep	No
0x14	DVMOp	WriteUniqueFullCleanSh	Yes
0x16	Reserved (WriteCleanPtl)	WriteUniqueFullCleanSh-PerSep	Yes
0x18	WriteUniquePtl	WriteBackFullCleanSh	Yes
0x19	WriteUniqueFull	WriteBackFullCleanInv	Yes
0x1A	WriteBackPtl	WriteBackFullCleanSh-PerSep	Yes
0x1C	WriteNoSnpPtl	WriteCleanFullCleanSh	Yes
0x1E	Reserved	WriteCleanFullCleanSh-PerSep	Yes
0x20	WriteUniqueFullStash	WriteNoSnpPtlCleanSh	No
0x21	WriteUniquePtlStash	WriteNoSnpPtlCleanInv	No
0x22	StashOnceShared	WriteNoSnpPtlCleanSh-PerSep	No
0x24	ReadOnceCleanInvalid	WriteUniquePtlCleanSh	Yes
0x26	ReadNotSharedDirty	WriteUniquePtlCleanSh-PerSep	Yes

## 2741290

# RAS HN-I and SBSX ERRGSR registers do not capture correct device instance information

#### **Status**

Affects: CI-700

Fault Type: Programmer Category C

Fault Status: r0p0, r1p0, r1p1, r1p2, r1p3, r2p0, r2p1, r2p2, r3p0. Open.

### Description

The CI Error Group Status Registers (ERRGSR) capture device instance error information for RAS events. The registers indicate the device instance within a device group. The registers are not updated correctly for the HN-I and SBSX device groups, so cannot be used to determine the device instances for RAS events.

### **Configurations Affected**

All CI-700 configurations that use RAS error logging.

#### **Conditions**

A RAS event triggered by an HN-I or SBSX device.

#### **Implications**

Software cannot use the HN-I or SBSX ERRGSR registers.

#### Workaround

The RAS handler must read the individual HN-I and SBSX instance RAS logging registers when RAS interrupts occur.