# Arm® Musca-B1 Test Chip and Board

**Technical Reference Manual** 



# Arm® Musca-B1 Test Chip and Board

## **Technical Reference Manual**

Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved.

## **Release Information**

## **Document History**

| Issue   | Date             | Confidentiality  | Change       |
|---------|------------------|------------------|--------------|
| 0000-00 | 03 December 2018 | Non-Confidential | First issue  |
| 0000-01 | 01 August 2019   | Non-Confidential | Second issue |
| 0000-02 | 28 March 2020    | Non-Confidential | Third issue  |

## **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or TM are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/trademarks.

Copyright  $\ensuremath{\mathbb{C}}$  2018–2020 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

## **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

### **Product Status**

The information in this document is Final, that is for a developed product.

#### Web Address

www.arm.com

### **Conformance Notices**

This section contains conformance notices.

## **Federal Communications Commission Notice**

This device is test equipment and consequently is exempt from part 15 of the FCC Rules under section 15.103 (c).

# **CE Conformity**



The Waste Electrical and Electronic Equipment (WEEE) marking, that is, the crossed out wheelie-bin figure, indicates that this product must not be disposed of with general waste within the European Union. To prevent possible harm to the environment from uncontrolled waste disposal, the user is required to recycle the product responsibly to promote reuse of material resources. To comply with EU law, you must dispose of the product in one of the following ways:

- · Return it to the distributer where it was purchased. The distributer is required to arrange free collection when requested.
- · Recycle it using local WEEE recycling facilities. These facilities are now very common and might provide free collection.
- If purchased directly from Arm, Arm provides free collection. Please e-mail weee@arm.com for instructions.

The CE Declaration of Conformity for this product is available on request.

The system should be powered down when not in use.

It is recommended that ESD precautions be taken when handling this product.

The product generates, uses, and can radiate radio frequency energy and may cause harmful interference to radio communications. There is no guarantee that interference will not occur in a particular installation. If this equipment causes harmful interference to radio or television reception, which can be determined by turning the equipment off or on, you are encouraged to try to correct the interference by one or more of the following measures:

- Ensure attached cables do not lie across any sensitive equipment.
- · Reorient the receiving antenna.
- Increase the distance between the equipment and the receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

| Note                               | -   |
|------------------------------------|---|
| It is recommended that wherever po | ossible shielded interface cables be used |

# Contents

# **Arm® Musca-B1 Test Chip and Board Technical Reference Manual**

| Pren  | ace  |  |
|-------|--|--|
|       | About this book  | 7  |
|       | Feedback   | 10   |
| Intro | oduction   |  |
| 1.1   | Precautions  | 1-12   |
| 1.2   | About the Musca-B1 test chip and board   | 1-13   |
| 1.3   | Location of components   | 1-14   |
| Hard  | dware description  |  |
| 2.1   | Board hardware   | 2-17   |
| 2.2   | Musca-B1 test chip   | 2-20   |
| 2.3   | Software, firmware, board, and tools setup   | 2-27   |
| 2.4   | PVT sensors  | 2-29   |
| 2.5   | User components and status LEDs  | 2-31   |
| 2.6   | Clocks   | 2-32   |
| 2.7   | CryptoCell-312 and CryptoIsland-300 subsystems   | 2-36   |
| 2.8   | Resets and powerup   | 2-37   |
| 2.9   | Power  | 2-38   |
| 2.10  | I <sup>2</sup> C interfaces and sensors  | 2-40   |
| 2.11  | microSD and debug interfaces   | 2-41   |
| 2.12  | Arduino Expansion Shield interface   | 2-42   |
|       | 1.1<br>1.2<br>1.3<br>Hare<br>2.1<br>2.2<br>2.3<br>2.4<br>2.5<br>2.6<br>2.7<br>2.8<br>2.9<br>2.10<br>2.11 | Introduction  1.1 Precautions  1.2 About the Musca-B1 test chip and board  1.3 Location of components  Hardware description  2.1 Board hardware  2.2 Musca-B1 test chip  2.3 Software, firmware, board, and tools setup  2.4 PVT sensors  2.5 User components and status LEDs  2.6 Clocks  2.7 CryptoCell-312 and CryptoIsland-300 subsystems  2.8 Resets and powerup  2.9 Power  2.10 I²C interfaces and sensors  2.11 microSD and debug interfaces |

|            | 2.13 | Boot memory  | 2-44       |
|------------|------|--|------------|
|            | 2.14 | DAPLink controller                                     | 2-45       |
|            | 2.15 | Debug  | 2-46       |
| Chapter 3  | Prog | rammers model  |            |
|            | 3.1  | About this programmers model                           | 3-48       |
|            | 3.2  | Memory maps  | 3-49       |
|            | 3.3  | Processor elements                                     | 3-58       |
|            | 3.4  | Base element   | 3-65       |
|            | 3.5  | System control element                                 | 3-98       |
|            | 3.6  | SSE-200 subsystem debug system                         | 3-104      |
|            | 3.7  | Real Time Clock  | 3-108      |
|            | 3.8  | General-purpose timer                                  | 3-109      |
|            | 3.9  | PVT sensor control registers                           | 3-114      |
|            | 3.10 | One-Time Programmable (OTP) security                   | 3-125      |
|            | 3.11 | Cryptolsland-300 remap at Musca-B1 test chip level     | 3-126      |
|            | 3.12 | Serial Configuration Control registers                 | 3-128      |
|            | 3.13 | UART control registers                                 | 3-196      |
|            | 3.14 | GPIO control registers                                 | 3-198      |
|            | 3.15 | Third-party IP   | 3-200      |
| Appendix A | Sign | al descriptions  |            |
|            | A.1  | Arduino Expansion Shield connectors                    | Appx-A-202 |
|            | A.2  | Debug connector  | Appx-A-205 |
|            | A.3  | USB connector  | Appx-A-206 |
| Appendix B | Hard | lware bug software workaround                          |            |
|            | B.1  | Secure and Non-secure privilege registers hardware bug | Аррх-В-208 |
| Appendix C | Spec | cifications  |            |
|            | C.1  | Electrical specifications                              | Appx-C-211 |
| Appendix D | Revi | sions  |            |
|            | D.1  | Revisions  | Appx-D-213 |

# **Preface**

This preface introduces the Arm® Musca-B1 Test Chip and Board Technical Reference Manual.

It contains the following:

- About this book on page 7.
- Feedback on page 10.

## About this book

This book describes the Arm® Musca-B1 test chip and board.

## Intended audience

This book is written for experienced hardware and software developers to enable low-power, secure *Internet of Things* (IoT) endpoint development using the Musca-B1 test chip and board.

## Using this book

This book is organized into the following chapters:

## **Chapter 1 Introduction**

This chapter introduces the Musca-B1 test chip and Musca-B1 board.

## Chapter 2 Hardware description

This chapter describes the Musca-B1 board and Musca-B1 test chip.

# Chapter 3 Programmers model

This chapter describes the programmers model of the Musca-B1 test chip and board.

# Appendix A Signal descriptions

This appendix describes the signals that are present at the board interface connectors.

# Appendix B Hardware bug software workaround

This appendix describes a software workaround for hardware bugs in Secure and Non-secure privilege registers.

# **Appendix C Specifications**

This appendix contains electrical specifications of the Musca-B1 board.

## Appendix D Revisions

This appendix describes the technical changes between released issues of this book.

# **Glossary**

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the *Arm*<sup>®</sup> *Glossary* for more information.

## Typographic conventions

italic

Introduces special terminology, denotes cross-references, and citations.

## bold

Highlights interface elements, such as menu names. Denotes signal names. Also used for terms in descriptive lists, where appropriate.

## monospace

Denotes text that you can enter at the keyboard, such as commands, file and program names, and source code.

## monospace

Denotes a permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.

# monospace italic

Denotes arguments to monospace text where the argument is to be replaced by a specific value.

## monospace bold

Denotes language keywords when used outside example code.

### <and>

Encloses replaceable terms for assembler syntax where they appear in code or code fragments. For example:

### SMALL CAPITALS

Used in body text for a few terms that have specific technical meanings, that are defined in the *Arm*<sup>®</sup> *Glossary*. For example, IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.

# **Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.




Figure 1 Key to timing diagram conventions

## **Signals**

The signal conventions are:

## Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

## Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

# Additional reading

This book contains information that is specific to this product. See the following documents for other relevant information:

## **Arm publications**

- Arm® Musca-B1 Test Chip and Board Technical Overview (101311).
- Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Overview (101123).
- Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual (101104).
- Arm® CoreLink™ SIE-200 System IP for Embedded Technical Reference Manual (DDI 0571).
- Arm<sup>®</sup> Cortex<sup>®</sup>-M System Design Kit Technical Reference Manual (DDI 0479).
- Arm® Cortex®-M33 Processor Technical Reference Manual (100230).
- PrimeCell UART (PL011) Technical Reference Manual (DDI 0183).
- Arm® PrimeCell Real Time Clock (PL031) Technical Reference Manual (DDI 0224).
- CoreSight™ Components Technical Reference Manual (DDI 0314).
- Arm® DS-5 Arm DSTREAM User Guide (DUI 0481).
- Arm® DS-5 Using the Debug Hardware Configuration Utilities (DUI 0498).

The following confidential books are only available to licensees or require registration with Arm:

- Arm® CryptoCell-312 Technical Reference Manual (100774).
- Arm® CryptoIsland-300 Technical Reference Manual (101119).
- Arm® v7-M Architecture Reference Manual (DDI 0403).
- Arm® AMBA® 5 AHB Protocol Specification (IHI 0033).
- Arm<sup>®</sup> AMBA<sup>®</sup> APB Protocol Specification Version 2.0 (IHI 0024).

# **Feedback**

# Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

# Feedback on content

If you have comments on content then send an e-mail to errata@arm.com. Give:

- The title Arm Musca-B1 Test Chip and Board Technical Reference Manual.
- The number 101312\_0000\_02\_en.
- If applicable, the page number(s) to which your comments refer.
- A concise explanation of your comments.

| Arm also welcomes general suggestions for additions and improvements.   |
|---|
| Note  |
| Arm tests the PDF only in Adobe Acrobat and Acrobat Reader, and cannot guarantee the quality of the represented document when used with any other PDF reader. |

# Chapter 1 **Introduction**

This chapter introduces the Musca-B1 test chip and Musca-B1 board.

It contains the following sections:

- 1.1 Precautions on page 1-12.
- 1.2 About the Musca-B1 test chip and board on page 1-13.
- 1.3 Location of components on page 1-14.

# 1.1 Precautions

This section describes precautions that ensure safety and prevent damage to your Musca-B1 board.

This section contains the following subsections:

- 1.1.1 Ensuring safety on page 1-12.
- 1.1.2 Operating temperature on page 1-12.
- 1.1.3 Preventing damage on page 1-12.

# 1.1.1 Ensuring safety

The Musca-B1 board operates at 5V supplied through the DAPLink 5V USB connector.

—— Warning ——

Do not use the Musca-B1 board near equipment that is sensitive to electromagnetic emissions, for example, medical equipment.

# 1.1.2 Operating temperature

The Musca-B1 board has been tested in the temperature range 15°C-30°C.

# 1.1.3 Preventing damage

The Musca-B1 board is intended for use within a laboratory or engineering development environment.



To avoid damage to the Musca-B1 board, observe the following precautions:

- Never subject the board to high electrostatic potentials. Observe *ElectroStatic Discharge* (ESD) precautions when handling any board.
- Always wear a grounding strap when handling the board.
- Only hold the board by the edges.
- Avoid touching the component pins or any other metallic element.
- Do not fit an Arduino Expansion Shield while the Musca-B1 board is powered up.

# 1.2 About the Musca-B1 test chip and board

The Musca-B1 board is a development system that demonstrates the foundation of single-chip secure *Internet of Things* (IoT) endpoints.

# Purposes of the Musca-B1 test chip and board

The Arm Musca-B1 board provides access to the Arm Musca-B1 test chip that implements the Arm CoreLink SSE-200 Subsystem for Embedded product.

# Major components and systems

The system enables development and evaluation of custom software on the Musca-B1 test chip. The board and Musca-B1 test chip provide the following main features:

- Musca-B1 test chip that includes, but is not limited to, the following:
  - CoreLink SSE-200 subsystem that contains two Arm Cortex-M33 processors.
  - Peripheral and Arduino Expansion Shield interfaces.
- On-board DAPLink that provides the following access:
  - Serial Wire Debug (SWD).
  - USB Mass Storage Device (USBMSD) for uploading new firmware.
  - USB serial port. The UART on the Musca-B1 test chip does not support hardware flow control.
  - Remote reset.
- · On-board:
  - 3-axis orientation and motion sensor (gyro sensor).
  - Temperature sensor/ADC/DAC.
  - Quad Serial Peripheral Interface (QSPI) 8MB boot flash.
  - Secure Digital I/O (SDIO) microSD card.
- P-JTAG processor debug and SWD header.
- User RGB LED, status LEDs, user reset, and ON/OFF push buttons.
- The board is powered from USB 5V power or Li-ion rechargeable battery backup, battery not supplied, selectable by a slider switch.
- Headers for Arduino Expansion Shield to support development of custom designs:
  - 16 3V3 GPIO.
  - UART. No hardware flow control.
  - SPI, master only.
  - I<sup>2</sup>C, master only.
  - I<sup>2</sup>S three-channel, master only.
  - 3-channel *Pulse Width Modulation* (PWM).
  - 6-channel analog interface from the on-board combined ADC, DAC, and GPIO.

# 1.3 Location of components

The following figure shows the physical layout of the upper face of the Musca-B1 board.




Figure 1-1 Layout of the upper face of the Musca-B1 board

The following figure shows the physical layout of the lower face of the Musca-B1 board.




Figure 1-2 Layout of the lower face of the Musca-B1 board

# Chapter 2 **Hardware description**

This chapter describes the Musca-B1 board and Musca-B1 test chip.

# It contains the following sections:

- 2.1 Board hardware on page 2-17.
- 2.2 Musca-B1 test chip on page 2-20.
- 2.3 Software, firmware, board, and tools setup on page 2-27.
- *2.4 PVT sensors* on page 2-29.
- 2.5 User components and status LEDs on page 2-31.
- 2.6 Clocks on page 2-32.
- 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.
- 2.8 Resets and powerup on page 2-37.
- 2.9 Power on page 2-38.
- 2.10 I<sup>2</sup>C interfaces and sensors on page 2-40.
- 2.11 microSD and debug interfaces on page 2-41.
- 2.12 Arduino Expansion Shield interface on page 2-42.
- 2.13 Boot memory on page 2-44.
- 2.14 DAPLink controller on page 2-45.
- 2.15 Debug on page 2-46.

# 2.1 Board hardware

The hardware infrastructure of the Musca-B1 board provides access to the Musca-B1 test chip and supports Arduino Shield expansion.

# Overview of the Musca-B1 board hardware

The Musca-B1 test chip interfaces directly to the peripheral devices on the board, and the Shield header.

The following figure shows the hardware infrastructure of the Musca-B1 board.




Figure 2-1 Hardware infrastructure of the Musca-B1 board

# Musca-B1 board components and systems

The Musca-B1 board contains the following components and systems:

- One Musca-B1 test chip that contains a CoreLink SSE-200 Subsystem for Embedded. The SSE-200 subsystem includes, but is not limited to, the following:
  - CPU0: One Cortex-M33 processor. *Floating Point Unit* (FPU), DSP, no coprocessor.
  - CPU1: One Cortex-M33 processor. FPU, DSP, no coprocessor.
  - Two 2KB instruction caches, one for each processor.
  - 4 × 128KB SRAM. One bank of SRAM functions as *Tightly-Coupled Memory* (TCM), Tightly-Coupled to CPU1.
  - Arm CryptoCell-312.
  - Timer, Watchdog peripherals, and system control.
- Arduino Shield Expansion to enable custom designs by providing the following interfaces:

- UART. The UART on the Musca-B1 test chip does not support hardware flow control.
- I<sup>2</sup>S, three-channel, master only.
- SPI, master only.
- I<sup>2</sup>C, master only.
- PWM.
- 6-channel analog interface from the on-board combined ADC, DAC, and GPIO.
- 16 3V3 GPIO.
- On-board DAPLink that enables the following functionality over USB:
  - Serial Wire Debug (SWD).
  - USB Mass Storage Device (USBMSD) for uploading new firmware.
  - USB serial port. The UART on the Musca-B1 test chip does not support hardware flow control.
  - Remote reset.
- On-board gyro sensor:
  - MMA7660FC 3-axis orientation and motion detection sensor.
  - I<sup>2</sup>C interface to Musca-B1 test chip.
- On-board combined ADC/DAC/temperature sensor:
  - AD5593.
  - 6-channel 3V3 ADC/DAC/GPIO interface to Arduino Shield.
  - Temperature indicator.
- Programmable boot select:
  - 512KB on-chip system memory SRAM.
  - 8MB On-board QSPI boot flash.
  - Two 2MB on-chip boot eFlash.
  - Both Secure and Non-secure access.
- Debug connector that provides access to:
  - P-JTAG processor debug.
  - Serial Wire Debug (SWD).
- User push-button:
  - PBON On/Off push-button.
  - nSRST: Cortex-M33 system reset and CoreSight component reset.
  - ISP: Updates DAPLink firmware.
- RGB LED. Jumper connectors provide optional connections between the Arduino Expansion header and the Musca-B1 test chip:
  - Red LED connected to GPIO[2] pin, optional PWM0.
  - Green LED connected to GPIO[3] pin, optional PWM1.
  - Blue LED connected to GPIO[4] pin, optional PWM2.
- Status LEDs.
- 5V USB or battery power, selectable by slider switch:
  - DAPLink 5V USB connector.
  - CLN 523450, Lithium Ion, 3.7V, 950mAh, not supplied.

## Multiplexed Musca-B1 test chip I/O

The following Musca-B1 test chip signals are multiplexed I/O:

- All connections to the Arduino Expansion Shield.
- microSD card signals.
- UART to the DAPLink controller. The UART on the Musca-B1 test chip does not support hardware flow control.
- OSPI.
- I<sup>2</sup>C to the ADC/DAC temperature sensor.

The IOMUX registers control the multiplexed I/O. Some pairs of functions are not simultaneously available and the IOMUX registers must select one function from each of the following:

- I<sup>2</sup>S or PWM to the Arduino Expansion Shield.
- SPI, available as master only, or UART to the Arduino Expansion Shield.

See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins.

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- 3.12.1 IOMUX registers on page 3-128.

# Related information

1.3 Location of components on page 1-14

# 2.2 Musca-B1 test chip

The Musca-B1 test chip is based on the SSE-200 subsystem which features two Cortex-M33 processors.

See the following documentation for more information on the SSE-200 subsystem:

- Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Overview.
- Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual.

This section contains the following subsections:

- 2.2.1 Overview of the Musca-B1 test chip on page 2-20.
- 2.2.2 Test chip multiplexed I/O on page 2-23.

## 2.2.1 Overview of the Musca-B1 test chip

The Musca-B1 test chip features a memory system, integrated connectivity, sensor interfaces, a clock generator, and *Serial Configuration Control* (SCC) registers for setting default powerup values.

# High-level view of the Musca-B1 test chip

The following figure shows a high-level view of the architecture of the Musca-B1 test chip.




Figure 2-2 Musca-B1 test chip

# Major components and systems of the Musca-B1 test chip

## SSE-200 subsystem

- Two Cortex-M33 processors with FPU and DSP, and with no coprocessor:
  - CPU0: 40.96MHz maximum. Used as main processor.
  - CPU1: 163.84MHz maximum.
- · Memory system:
  - Two 2KB instruction caches, one for each processor.
  - 4 × 128KB SRAM. One bank of SRAM functions as *Tightly-Coupled Memory* (TCM), Tightly-Coupled to CPU1.
- CoreSight components, Cross Trigger Interface (CTI), and Serial Wire Debug (SWD).
- Secure AMBA interconnect:
  - AHB5 Bus matrix.
  - AHB5 Exclusive Access Monitors (EAMs).
  - AHB5 Access Control Gates (ACGs).
  - AHB5 to APB bridges.
  - Expansion AHB5 master and slave buses, two of each.
- Security components:
  - AHB5 TrustZone® Memory Protection Controllers (MPCs).
  - AHB5 TrustZone Peripheral Protection Controllers (PPCs).
  - CryptoCell-312.
  - Implementation Defined Attribution Unit (IDAU).
  - Secure and Non-secure configurable peripherals and memory access.
- Secure APB peripherals:
  - One general-purpose timer with configurable security in the S32KCLK domain.
  - Two general-purpose timers, Timer0 and Timer1 with configurable security, in the **SYSCLK** domain.
  - One Cortex-M System Design Kit (CMSDK) dual timer with configurable security.
  - One Secure watchdog in the S32KCLK domain.
  - One Secure watchdog in the SYSCLK domain.
  - One Non-secure watchdog in the **SYSCLK** domain.

# Musca-B1 test chip outside the SSE-200 subsystem

- One CryptoIsland-300 subsystem, a security enclave module used for Secure access control.
  - 64KB RAM.
- Two 2MB Embedded Flash (eFlash) memories.
- 512KB Code SRAM: 4 × 128KB independently power-enabled.
- Two 8KB true One-Time Programmable (OTP) memories:
  - One used for CryptoCell-312.
  - One used for CryptoIsland-300 secure enclave.
- One Real Time Clock (RTC) in the Always ON domain.
- One 32-bit general-purpose timer running at 32.768kHz with programmable interrupts.
- 16 external GPIO interrupts.
- 16 GPIO.
- Nine *Process*, *Voltage*, and *Temperature* (PVT) sensors:
  - 501-stage ring oscillators that perform boot time process measurements. Software can read data from the sensors in the sensor peripheral and group registers.
- Three-channel I<sup>2</sup>S:
  - Two master transmitters.
  - One master receiver.
- Three independent Pulse Width Modulation (PWM) outputs.
- Two UARTs, UART0 user, UART1 debug. The UART on the Musca-B1 test chip does not support hardware flow control.
- Two I<sup>2</sup>C:
  - I<sup>2</sup>C0. Master only.
  - I<sup>2</sup>C1. Master only to on-board interfaces.
- · One SPI master interface.
- One microSD card I/O (SDIO 3.0):
  - Interface width of 4.
  - Up to SDR50.
  - No DMA support.
- One alternate function I/O multiplexer.
- One QSPI for external flash control with Execute in Place (XIP) capability.
- Programmable boot select:
  - eFlash 0 or eFlash 1.
  - Code SRAM.
  - External QSPI Flash.
- External powerup reset.
- Three system clock sources:
  - External **REFCLK**, 32.768kHz.
  - External FASTCLK, 24MHz.
  - On-chip PLL. Input 32.768kHz. Output up to 40.96MHz to primary processor, CPU0, and 163.84MHz to secondary processor, CPU1.
  - One JTAG/SWD debug port.
- One Serial Configuration Controller (SCC) with dual access port:
  - SCC serial during reset.
  - APB after reset.

# 2.2.2 Test chip multiplexed I/O

The Musca-B1 test chip contains interfaces that are multiplexed onto the Musca-B1 test chip I/O. The IOMUX registers control the GPIO multiplexer that selects the functions that appear at the Musca-B1 test chip I/O.

The IOMUX registers are part of the *Serial Configuration Control* (SCC) registers that select the ALTF1 or ALTF2 alternative I/O functions.

| -  |                 |
|--|-----------------|
| See <i>3.12.1 IOMUX registers</i> on page 3-128 for information on the Musca-B1 test chip and the IOMUX registers. | I/O multiplexer |
| Note   |                 |
| The IOMUX registers select each Musca-B1 test chip I/O individually.   |                 |
|  |                 |
|  |                 |
|  |                 |
|  |                 |

The following table shows the multiplexed Musca-B1 test chip I/O.

Table 2-1 Multiplexed Musca-B1 test chip I/O

| Test chip pin | Primary reset or powerup | ALTF1                    | ALTF2    | ALTF3    | Destination interface  |
|---------------|--------------------------|--------------------------|----------|----------|------------------------|
| PA0           | GPIO[0]                  | UART0 RxD                | Reserved | Reserved | Arduino Shield         |
| PA1           | GPIO[1]                  | UART0 TxD                |          |          |                        |
| PA2           | GPIO[2]                  | MR_I <sup>2</sup> S_SD   | PWM0     |          |                        |
| PA3           | GPIO[3]                  | MR_I <sup>2</sup> S_WS   | PWM1     |          |                        |
| PA4           | GPIO[4]                  | MR_I <sup>2</sup> S_SCK  | PWM2     |          |                        |
| PA5           | GPIO[5]                  | MT_I <sup>2</sup> S_SD0  | Reserved |          |                        |
| PA6           | GPIO[6]                  | MT_I <sup>2</sup> S_WSO  |          |          |                        |
| PA7           | GPIO[7]                  | MT_I <sup>2</sup> S_SD1  |          |          |                        |
| PA8           | GPIO[8]                  | MT_I <sup>2</sup> S1_WS1 |          |          |                        |
| PA9           | GPIO[9]                  | MT_I <sup>2</sup> S_SCK  |          |          |                        |
| PA10          | GPIO[10]                 | SPIO nSS0                |          |          |                        |
| PA11          | GPIO[11]                 | SPIO MOSI                |          |          |                        |
| PA12          | GPIO[12]                 | SPIO MISO                |          |          |                        |
| PA13          | GPIO[13]                 | SPIO SCK                 | TEST_CLK |          |                        |
| PA14          | GPIO[14]                 | I <sup>2</sup> C0 Data   | Reserved |          |                        |
| PA15          | GPIO[15]                 | I <sup>2</sup> C0 Clock  |          |          |                        |
| PA16          | UART RX                  | Reserved                 |          |          | DAPLink                |
| PA17          | UART TX                  |                          |          |          | DAPLink                |
| PA18          | I <sup>2</sup> C1 Data   |                          |          |          | Board I <sup>2</sup> C |
| PA19          | I <sup>2</sup> C1 Clock  |                          |          |          | Board I <sup>2</sup> C |
| PA20          | QSPI_CS1                 |                          |          |          | QSPI                   |
| PA21          | QSPI_D0                  |                          |          |          | QSPI                   |
| PA22          | QSPI_D1                  |                          |          |          | QSPI                   |
| PA23          | QSPI_D2                  |                          |          |          | QSPI                   |
| PA24          | QSPI_D3                  |                          |          |          | QSPI                   |
| PA25          | QSPI_SCLK                |                          |          |          | QSPI                   |
| PA26          | SD_CMD                   |                          |          |          | microSD                |
| PA27          | SD_D0                    |                          |          |          | microSD                |
| PA28          | SD_D1                    |                          |          |          | microSD                |
| PA29          | SD_D2                    |                          |          |          | microSD                |
| PA30          | SD_D3                    |                          |          |          | microSD                |

Table 2-1 Multiplexed Musca-B1 test chip I/O (continued)

| Test chip pin | Primary reset or powerup | ALTF1    | ALTF2    | ALTF3    | Destination interface |
|---------------|--------------------------|----------|----------|----------|-----------------------|
| PA31          | SD_CLK                   | Reserved | Reserved | Reserved | microSD               |
| PA32          | Reserved                 |          |          |          | Reserved              |
| PA33          |                          |          |          |          |                       |
| PA34          |                          |          |          |          |                       |
| PA35          |                          |          |          |          |                       |
| PA36          |                          |          |          |          |                       |
| PA37          |                          |          |          |          |                       |

| Note                 |   |
|----------------------|---|
| MT stands for Master | Transmitter. MR stands for Master Receiver. |
| Related information  |   |

3.12.1 IOMUX registers on page 3-128

# 2.3 Software, firmware, board, and tools setup

Arm supplies software and firmware for the Musca-B1 board.

You can access software and firmware at the Arm Community pages which are accessible from <a href="https://www.arm.com/musca">https://www.arm.com/musca</a>.

## Setting up a project

To power the board, connect the USB port to your computer and press the PBON user push button. The DAPLink interface appears in the Windows device manager as an Mbed™ composite device, part of which is the Mbed serial port, UART. The following figure shows an example configuration that contains the Mbed composite device and the Mbed serial port.




Figure 2-3 DAPLink interface

\_\_\_\_\_ Note \_\_\_\_\_

Other components of the Mbed composite device are not visible in the Windows device manager. See 2.1 Board hardware on page 2-17 for the other components of the Mbed composite device.

The UART on the Musca-B1 test chip does not support hardware flow control.

## **Updating DAPLink firmware**

You can update the DAPLink firmware for either QSPI or eFlash. To update the DAPLink firmware, you can use the DAPLink drag and drop update method:

- 1. Press and hold the ISP button while powering up the board using the USB lead.
- 2. Delete the firmware.bin file that appears in the CRP DISABLD USB drive.
- 3. Copy DAPLink\_QSPI\_XTAL\_vxx.bin or DAPLink\_eFLASH\_XTAL\_vxx.bin to the CRP\_DISABLD drive.
  - From a Windows system, you can simply Drag and Drop the file.
  - On Linux/Mac OS, use the following command:

dd if={new\_firmware.bin} of=/Volumes/CRP\ DISABLD/firmware.bin conv=notrunc

4. Power cycle the board using the USB lead. Do not press the ISP button during the power cycle.

# Updating the application software image

To update the application image, perform the following steps:

- 1. Power up the board by connecting the USB lead and pressing the PBON button.
- 2. Drop a .bin format software image onto the MBED drive, for example blinky.bin.
- 3. Power cycle the board or press the nSRST button to reset the system and boot from the new QSPI or eFlash software image.

| Note   |
|--|
| The file blinky.bin is available at the Arm Community pages which are accessible from https://www.arm.com/musca. |
| DAPLink UART setting   |

The default DAPLink UART setting is 115,200 baud (8N1).

Related information

1.3 Location of components on page 1-14

# 2.4 PVT sensors

The Musca-B1 test chip implements nine *Process, Voltage, and Temperature* (PVT) sensors to enable power and performance characterization of the SSE-200 subsystem and other integrated systems.

# Main features of the PVT sensors

The PVT sensors consist of a series of 501-stage ring oscillators and associated blocks that are mapped to APB. The following figure shows a high-level view of the PVT system.




Figure 2-4 PVT sensors and system

The PVT sensor system has the following main features:

- Polling of the sensor outputs by regularly checking the status flags.
- Event mode where the REF counter interrupt signal indicates that PVT measurements are ready.
- Synchronized start and enable.
- One-shot mode, or repeat mode.
- Each sensor is controllable independently of the others.
- Built-in test infrastructure.
- DFT bypass mode.
- · Overflow indicator that enables timebase tuning.

# Reference counter, timebase

The reference counter initiates and controls the PVT measurements. It stores the programmed measurement time window and when the reference counter reaches the programmed value it:

- Generates an interrupt if the interrupt is enabled.
- Requests that each enabled sensor stores the number of ring oscillator pulses that it receives during the measurement window.
- Restarts the PVT counters after the sensors have stored the measurements.

The reference counter has the following operating modes:

- One-shot mode: Performs a single measurement only and then waits.
- Repeat mode: Repeats the measurements until controls signals stop them or the system is powered down.

## Counter

The counters count and store the number of ring oscillator output pulses that they receive during the measurement window:

- The CTRL ENABLE Register generates an enable signal for each sensor.
- The reference counter synchronizes the sensor counter measurement process.
- Each sensor counter has its own flags:
  - Sample flags to indicate that a new measurement value is ready.
  - Overflow to indicate that the sensor counter has reached ØxFFFF\_FFFF. The overflow flag stays
     HIGH until the reference counter initiates a new measurement.

# Ring oscillators

The ring oscillators consist of 501 inverting stages and the PVT sensor control registers can enable or disable them. The ring oscillators are built from different inverting cells, NOT, NAND, and NOR gates to represent the main cells that are available. The following table shows the ring oscillators with their sensor ID, voltage domain, and location on the die.

Sensor ID Cell Location X Location Y Voltage domain 0 1V1 4690.116 4661.105 inv svt c50 1 inv lvt c40 4792.716 4661.105 2 inv svt c40 4895.316 4661.105 3 4690.116 4714.907 nand svt c50 4 nand lvt c40 4792.716 4714.907 5 nand svt c40 4714.907 4895.316 6 4690.116 4768.709 nor svt c50 7 nor lvt c40 4792.716 4768.709 8 4895.316 4768.709 nor svt c40

Table 2-2 PVT ring oscillators

## Controlling and reading data from the PVT sensors

Only one PVT sensor is active at any time. The PVT\_CTRL Register selects the active sensor. See the following for information on how to select the active sensor:

- 3.12 Serial Configuration Control registers on page 3-128.
- PVT\_CTRL Register on page 3-180.

The PVT sensor control registers control and read data from the active PVT sensor. See 3.9 PVT sensor control registers on page 3-114.

# 2.5 User components and status LEDs

The Musca-B1 board provides three user LEDs, reset and on/off push buttons, a DAPLink reset push button, a power-selector slider switch, and system status LEDs.

## **User LEDs**

One RGB LED, which can be connected to Musca-B1 test chip GPIO[4:2] outputs by completing the user jumper connections:

- Red: Jumper J4 connects this LED to GPIO[2].
- Green: Jumper J3 connects this LED to GPIO[3].
- Blue: Jumper J2 connects this LED to GPIO[4].

| Note ——— |
|----------|
| voic —   |

GPIO[4:2] are on multiplexed Musca-B1 test chip I/O pins. The I/O multiplexer selects the signals that appear on these pins. See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- *3.12.1 IOMUX registers* on page 3-128.

# Power-select slider switch

Selects either USB 5V power or Li-ion 3.7V battery power:

- DAPLink 5V USB connector.
- CLN 523450, Lithium Ion, 3.7V, 950mAh, not supplied.

### **Status LEDs**

The Musca-B1 board provides the following system status LEDs:

- PWR: Orange LED. Indicates that power is connected.
- COM: Green LED. Indicates that USB UART is active.
- DAP: Blue LED. Indicates DAP activity.
- CHRG: Orange LED. Indicates that Li-ion battery charging is in progress.
- ON: Green LED. Indicates that board power supplies are active.

# User push buttons

The Musca-B1 board provides the following user push buttons:

- PBON power on/off.
- nSRST: Cortex-M33 system reset and CoreSight debug reset.
- ISP: Updates DAPLink firmware.

See 2.8 Resets and powerup on page 2-37 for more information on the user push buttons.

# Related information

- 1.3 Location of components on page 1-14
- 2.2.2 Test chip multiplexed I/O on page 2-23
- 3.12 Serial Configuration Control registers on page 3-128
- 2.8 Resets and powerup on page 2-37

# 2.6 Clocks

The Musca-B1 board provides on-board clocks that drive the systems in the Musca-B1 test chip.

# Overview of clock system

The on-board clocks are:

## **FASTCLK**

24MHz on-board oscillator clock.

## 32K

32.768kHz from on-board crystal oscillator, the default system clock. The clock goes to a PLL in the Musca-B1 test chip and is multiplied up to drive the Cortex-M33 processors and SSE-200 subsystem.

| Contion     |  |
|-------------|--|
| <br>Caution |  |

The default processor operating frequencies are 40.96MHz for the primary processor, CPU0, and 163.84MHz for the secondary processor, CPU1. These values are the maximum operating frequencies of the processors. You must not use the SCC registers and system control registers FCLK\_DIV and SYSCLK\_DIV to increase the operating frequencies above these maximum values.

## **SCCCLK**

Serial Configuration Controller (SCC) interface clock from the DAPLink.

## JTAG TCK

Input clock from the debug connector to the CoreSight components on the chip.

The SCC registers select either **32K** or **FASTCLK** clocks to drive the Musca-B1 test chip. The default chip driver clock is **32K**.

The driver clock goes to an on-chip PLL and divider system. The on-chip system multiplies the clock frequency to drive the Cortex-M33 processors, the SSE-200 subsystem, and other blocks.

The following figure shows the Musca-B1 test chip and board clock system.




Figure 2-5 Musca-B1 clock system

See the  $Arm^{*}$   $CoreLink^{**}$  SSE-200 Subsystem for Embedded Technical Reference Manual for information on the clock system in the SSE-200 subsystem.

# **Controlling clock frequencies**

The SCC registers control the clock system. See *3.12 Serial Configuration Control registers* on page 3-128. The following table shows the SCC clock control registers.

Table 2-3 Clock control SCC registers

| Register                  | Register function  | Register description                              |  |
|---------------------------|--|---|--|
| CLK_CTRL_SEL              | Controls the following blocks:  PREMUX.  DAPSWMUX.  MAINMUX.  REFMUX.  SCCMUX.  TESTMUX. | CLK_CTRL_SEL Register on page 3-137.              |  |
| CLK_PLL_PREDIV_CTRL       | Controls PREDIV.   | CLK_PLL_PREDIV_CTRL Register on page 3-139.       |  |
| CLK_POSTDIV_CTRL_FLASH    | Controls FLASHDIV  | CLK_POSTDIV_CTRL_FLASH Register on page 3-140     |  |
| CLK_POSTDIV_CTRL_QSPI     | Controls QSPIDIV.  | CLK_POSTDIV_CTRL_QSPI Register on page 3-140.     |  |
| CLK_POSTDIV_CTRL_RTC      | Controls RTCDIV.   | CLK_POSTDIV_CTRL_RTC Register on page 3-141.      |  |
| CLK_POSTDIV_CTRL_SD       | Controls SDDIV.  | CLK_POSTDIV_CTRL_SD Register on page 3-141.       |  |
| CLK_POSTDIV_CTRL_TEST     | Controls TESTDIV.  | CLK_POSTDIV_CTRL_TEST Register on page 3-142.     |  |
| CTRL_BYPASS_DIV           | Controls the clock divider bypass functions.   | CTRL_BYPASS_DIV Register on page 3-142.           |  |
| PLL_POSTDIV_CTRL_PLL0_CLK | Controls POSTDIV.  | PLL_POSTDIV_CTRL_PLL0_CLK Register on page 3-144. |  |
| PLL_CTRL_MULT_PLL0_CLK    | Controls the PLL multiplication factor by controlling the PLL feedback division value.   | PLL_CTRL_MULT_PLL0_CLK Register on page 3-145.    |  |
| CLK_CTRL_ENABLE           | Enables Clock Gates (CGs).   | CLK_CTRL_ENABLE Register on page 3-145.           |  |

The FCLK\_DIV and SYSCLK\_DIV system control registers control the FCLKDIV and SYSCLKDIV dividers in the SSE-200 subsystem. FCLKDIV derives clock **FCLK** for secondary processor CPU1 and SYSCLKDIV derives **SYSCLK** for primary processor CPU0.

The following table shows system control registers FCLK DIV and SYSCLK DIV.

Table 2-4 System control registers FCLK\_DIV and SYSCLK\_DIV

| Register   | Register function  | Register description               |
|------------|--|------------------------------------|
| FCLK_DIV   | Controls divider block FCLKDIV in SSE-200 subsystem to derive clock FCLK for secondary processor CPU1.   | FCLK_DIV Register on page 3-101.   |
| SYSCLK_DIV | Controls divider block SYSCLKDIV in SSE-200 subsystem to derive clock SYSCLK for primary processor CPU0. | SYSCLK_DIV Register on page 3-102. |

# Multiplexed I/O

The **DAPSCCCLK** signal is present on Musca-B1 test chip I/O PA24 which is part of the multiplexed Musca-B1 test chip I/O. The IOMUX registers control the multiplexed Musca-B1 test chip I/O.

The **DAPSCCCLK** input is reserved. In normal operation, software must not change **PRE\_MUX\_CLK** as the input to multiplexer SCCMUX. See *CLK\_CTRL\_SEL\_Register* on page 3-137.

**TEST\_CLK** is present on Musca-B1 test chip I/O PA13 which is also part of the multiplexed Musca-B1 test chip I/O. The IOMUX registers select **TEST\_CLK** by selecting alternative function ALTF2 for Musca-B1 test chip I/O PA13.

See the following for information on the multiplexed Musca-B1 test chip I/O and how to select wanted signals at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23
- *3.12.1 IOMUX registers* on page 3-128.

# Related information

- 3.12.2 SCC registers summary on page 3-132
- 2.2.2 Test chip multiplexed I/O on page 2-23
- 3.12.1 IOMUX registers on page 3-128

# 2.7 CryptoCell-312 and CryptoIsland-300 subsystems

The Musca-B1 test chip implements Arm CryptoCell-312 and Arm CryptoIsland-300 security subsystems.

CryptoCell-312 is a cryptographic engine that provides fundamental security services to the Cortex-M33 processors and protects them against unauthorized access.

CryptoIsland-300 is a security enclave that protects and provides security services to the test chip. CryptoIsland-300 contains a CryptoCell-312 security enclave and an Arm Cortex-M0+ processor.

The Musca-B1 test chip implements CryptoIsland-300 with 64KB of RAM.

Remapping of the CryptoIsland memory access is necessary on the Musca-B1 test chip. See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126.

The following figure shows the CryptoCell-312 and CryptoIsland-300 security subsystems on the Musca-B1 test chip.




Figure 2-6 CryptoCell-312 and CryptoIsland-300 subsystems on the Musca-B1 test chip

Contact Arm for more information about the CryptoCell-312 and CryptoIsland-300 subsystems.

## **Related** information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## 2.8 Resets and powerup

The Musca-B1 board provides standard resets that the DAPLink controller drives.

#### Resets

The Musca-B1 board provides the following resets:

- CFG nRST, the Serial Configuration Controller (SCC) interface reset.
- CB\_nRST, the logic reset.
- CS nSRST, the system reset to the Cortex-M33 processors and the CoreSight components.

#### User push buttons

The Musca-B1 board supplies the following user push buttons:

- PBON, the on/off push-button. This button powers up, or powers down, the board.
- nSRST. Generates the reset signal CS nSRST.

### Reset sequence

The following figure shows the reset and powerup timing cycle including Musca-B1 test chip and board configuration.




Figure 2-7 Musca-B1 test chip and board reset and configuration timing

## Related information

- 1.3 Location of components on page 1-14
- 2.5 User components and status LEDs on page 2-31

## 2.9 Power

The DAPLink 5V USB connector supplies the power requirements of the Musca-B1 board. The board also supports use of an external battery as an alternative to the 5V USB supply.

### Overview of board power

The Musca-B1 board provides on-board regulators to supply power rails in the board and to the test chip. The following figure shows the Musca-A board power supplies.




Figure 2-8 Musca-B1 board power supplies

| ——— Caution ———  |
|--|
| Do not fit an Arduino Expansion Shield to the Musca-B1 board while the Musca-B1 board is powered |
| ир.  |

| <b>N</b> .T. 4 |   |
|----------------|---|
| <br>Note —     | - |

The maximum values of decoupling capacitance that can be fitted to the Arduino 3V3 and 5V power rails are:

- 100μF to the Arduino 3V3 power rail.
- 22µF to the Arduino 5V power rail.

## Musca-B1 board and Musca-B1 test chip power rails

The following table shows the maximum loads that the Musca-B1 board power rails draw from the power supplies.

Table 2-5 Musca-B1 board and Musca-B1 test chip power rails

| Power rail | Voltage  | Max load (mA)        | Comment                            |  |
|------------|----------|----------------------|------------------------------------|--|
| USB_5V     | 5V       | USB 2.0: 500         | Maximum current from USB           |  |
|            |          | Charging point: 1000 |                                    |  |
| VBAT       | 4.2-3.3V | 500                  | Lithium-ion battery, when charging |  |
| SB_3V3     | 3.3V     | 750                  | -                                  |  |
| 3V3        | 3.3V     | 500                  | Arduino Shield 3V3                 |  |
| 5V         | 5V       | 500                  | Arduino Shield 5V                  |  |
|            |          | 250                  | Startup 5V                         |  |

#### **External power**

The DAPLink 5V USB connector supplies all external power to the Musca-B1 board.

#### **Backup battery**

A backup battery can power the Musca-B1 board, using the connector on the lower face of the board.

Arm recommends using the Lithium Ion, CLN 523450, 3.7V, 950mAh battery. The battery is recharged from an external supply during USB 5V operation.



- A slider switch selects the source of board power to be either external power or the backup battery. See *1.3 Location of components* on page 1-14 for the location of the slider switch.
- If a battery is fitted while external power is connected, circuitry on the board automatically charges the battery with a maximum charging current of 500mA.

#### Related information

1.3 Location of components on page 1-14

A.3 USB connector on page Appx-A-206

## 2.10 I<sup>2</sup>C interfaces and sensors

To minimize usage of the Musca-B1 test chip pins, the Musca-B1 test chip provides a single I<sup>2</sup>C interface for the board sensors.

The board sensors provide basic support for *Internet of Things* (IoT) software demonstrations and analog support for the Arduino Expansion Shield.

The analog converter supports programmable I/O that can be ADC, DAC, or GPIO. Two of the I/O are used as GPIO and connect to the DAPLink controller. This connection can control power by enabling powerdown of the system from the Musca-B1 test chip application program.

The following figure shows the Musca-B1 test chip I<sup>2</sup>C interface and connected peripherals.




Figure 2-9 I<sup>2</sup>C interfaces and I<sup>2</sup>C sensors

----- Note ------

The I<sup>2</sup>C and GPIO[15:0] signals are on multiplexed Musca-B1 test chip I/O pins. The I/O multiplexer must select the correct signals for the required functions to be available. See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- *3.12.1 IOMUX registers* on page 3-128.

## Related information

1.3 Location of components on page 1-14

## 2.11 microSD and debug interfaces

The microSD, Serial Wire Debug (SWD), and P-JTAG interfaces connect directly to the Musca-B1 test chip pins.

The microSD interface connects between the multiplexer and the Musca-B1 test chip pins, I/O PA31-1PA26. The microSD interface is the primary, or value at reset, function. No other functions are available at these pins.

The I<sup>2</sup>S signals to the Arduino Expansion Shield are also on multiplexed Musca-B1 test chip I/O pins. The IOMUX registers must select the correct signals for these functions to be available.

See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- *3.12.1 IOMUX registers* on page 3-128.

The following figure shows the microSD and debug interfaces.




Figure 2-10 microSD and debug interfaces

#### Related information

1.3 Location of components on page 1-14

# 2.12 Arduino Expansion Shield interface

The Musca-B1 board supports custom system and peripheral design by providing one Arduino Shield interface.

### **Overview of Arduino Expansion Shield interface**

The Arduino Shield interface enables fitting off-the-shelf boards including:

- · Sensors.
- · Peripherals.
- PHYs.
- Breakout boards for full custom design.

——— Caution ———

Do not fit an Arduino Shield while the Musca-B1 board is powered up.

The following figure shows the Arduino Expansion Shield interface of the Musca-B1 board.




Figure 2-11 Arduino Expansion Shield interface

The Arduino Shield expansion interface provides:

- Up to 16 3V3 digital I/O.
- I<sup>2</sup>C.
- I<sup>2</sup>S.
- · SPI, master only.
- UART. The UART on the Musca-B1 test chip does not support hardware flow control.
- 6-channel 3V3 analog from Expansion Shield to the Musca-B1 board.
- IOREF, fixed at 3V3.
- Reset.

——— Caution ———

The maximum currents available from the Musca-B1 board for the Arduino Expansion Shield power and reference pins are:

| 3V3/IOREF                  | Maximum current available is 500mA.  |
|----------------------------|--|
| 5V                         | Maximum current available is 500mA.  |
|                            |  |
| Note                       |  |
| The maximum valu is 100μF. | e of decoupling capacitance that can be fitted to the Arduino 3V3 and 5V power rails |

## Arduino Expansion Shield multiplexed I/O

The **GPIO[15:0]** signals form part of the multiplexed Musca-B1 test chip I/O. The IOMUX registers control the GPIO multiplexer to select the signals at the Musca-B1 test chip I/O. The registers must select the correct signals for the I<sup>2</sup>C, I<sup>2</sup>S, SPI, and UART interfaces to be available at the Arduino Expansion Shield.

See the following for information on how to select the required signals at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- *3.12.1 IOMUX registers* on page 3-128.

### Related information

1.3 Location of components on page 1-14

A.1 Arduino Expansion Shield connectors on page Appx-A-202

## 2.13 Boot memory

Normal Musca-B1 test chip boot operation is from eFlash memory.

## **Boot options**

The following boot options are available:

- eFlash, 4MB: eFlash is the default option and it offers the fastest boot method.
- External QSPI, 8MB: A method of booting from QSPI is available from Arm.
- Code SRAM, 512KB.

| <br>Caution |  |
|-------------|--|
| Caution     |  |

Warm reset of eFlash by asserting reset **nSRST** externally or internally using SW/32K/WDOG is not supported. Only Cold reset of eFlash by powering the board ON or pressing the PBON button is supported. Asserting Warm reset results in unreliable initialization of the eFlash controller.

The default debugger connection configuration settings (Normal+Autodetect) must be used when debugging applications in eFlash. This configuration connects without asserting **nSRST** and enables normal debug operation.

Warm reset of eFlash by pressing the nSRST button is not supported. Use the PBON button instead.

This Caution does not affect or refer to Warm reset of QSPI or SRAM.

| <br>- Note - |  |
|--------------|--|

A workaround procedure is available to enable Warm reset from eFlash or internal software resets. See the Community pages, which are accessible from <a href="https://www.arm.com/musca">https://www.arm.com/musca</a>.

## **Programming boot memory**

The following methods of programming boot memory, using the DAPLink controller are available:

- SW debug programming over USB:
  - Programming of the eFlash or QSPI image is done through the DAPLink SW debug interface which is connected over USB to the host computer. The host computer uses a code development environment such as Arm Keil® μVision or Arm DS-5 to develop and upload the application code to the Musca-B1 board using SW debug.
- Drag and Drop:
  - The host computer is connected to the DAPLink interface over USB. The DAPLink firmware enables application code to be dropped into QSPI memory.



The QSPI control signals are on the multiplexed Musca-B1 test chip I/O pins. The I/O multiplexer must select the correct signals for QSPI to be available. See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- *3.12.1 IOMUX registers* on page 3-128.

## 2.14 DAPLink controller

The DAPLink controller is an Arm Mbed component that uses a Cortex-M0 processor. The DAPLink controller contains pre-defined firmware that enables access to the CoreSight component in Musca-B1 test chip, *USB Mass Storage Device* (USBMSD), USB UART, and remote reset.

| The DAPLink firmware binary image is available at the Arm Community pages which are accessible  |
|---|
| from https://www.arm.com/musca.   |
| Note  |
| The DAPLink controller is only accessible when P-JTAG is disconnected from the debug connector. |

# 2.15 Debug

The Musca-B1 board provides several ways of performing debug.

- P-JTAG processor debug available through the debug connector.
- Serial Wire Debug (SWD), available through the following:
  - Debug connector.
  - CMSIS-DAP over USB.

| Caution |  |
|---------|--|
| · aumon |  |

There are restrictions on the use of eFlash under Warm reset. See 2.13 Boot memory on page 2-44.

See the following for information on how to select the required functions at the Musca-B1 test chip I/O pins:

- 2.2.2 Test chip multiplexed I/O on page 2-23.
- 3.12.1 IOMUX registers on page 3-128.

### Related information

1.3 Location of components on page 1-14

A.2 Debug connector on page Appx-A-205

# Chapter 3 **Programmers model**

This chapter describes the programmers model of the Musca-B1 test chip and board.

### It contains the following sections:

- 3.1 About this programmers model on page 3-48.
- *3.2 Memory maps* on page 3-49.
- 3.3 Processor elements on page 3-58.
- 3.4 Base element on page 3-65.
- 3.5 System control element on page 3-98.
- 3.6 SSE-200 subsystem debug system on page 3-104.
- 3.7 Real Time Clock on page 3-108.
- 3.8 General-purpose timer on page 3-109.
- 3.9 PVT sensor control registers on page 3-114.
- 3.10 One-Time Programmable (OTP) security on page 3-125.
- 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126.
- 3.12 Serial Configuration Control registers on page 3-128.
- 3.13 UART control registers on page 3-196.
- 3.14 GPIO control registers on page 3-198.
- *3.15 Third-party IP* on page 3-200.

## 3.1 About this programmers model

The following information applies to all registers in this programmers model:

- Do not attempt to access reserved or unused address locations. Attempting to access these locations can result in UNPREDICTABLE behavior.
- Unless otherwise stated in the accompanying text:
  - Do not modify undefined register bits.
  - Ignore undefined register bits on reads.
  - All register bits are reset to a logic 0 by a system or powerup reset.
  - All register summary tables in this chapter describe register access types as follows:

| RW | Read/write  |
|----|-------------|
| RO | Read-only.  |
| WO | Write-only. |

WO Write-o

In the Musca-B1 test chip level, the MPC controlling eFlash and QSPI are not reset by the SIE-200 WARMRESET. After reset, the MPCs might block some memory areas and, if the MPCs are locked, reconfiguring is not possible.

## 3.2 Memory maps

The memory map in the Musca-B1 test chip is based on the SSE-200 memory map. The SSE-200 memory map alternates between Secure and Non-secure regions every 256MB. Only a few address areas are exempt from security mapping because they are related to debug functionality.

See the  $Arm^*$   $CoreLink^*$  SSE-200 Subsystem for Embedded Technical Reference Manual for information on the SSE-200 subsystem memory map.

This section contains the following subsections:

- 3.2.1 Code (AHB expansion) and SRAM regions memory map on page 3-49.
- 3.2.2 Peripheral (expansion) region memory map on page 3-51.
- 3.2.3 Non-secure Expansion 1 region memory map on page 3-52.
- 3.2.4 Secure Expansion 1 region memory map on page 3-53.
- 3.2.5 System region memory map on page 3-54.
- 3.2.6 Complete memory map on page 3-55.

## 3.2.1 Code (AHB expansion) and SRAM regions memory map

The following figure shows the Musca-B1 test chip implementation of the code, AHB5 expansion, and SRAM regions of the SSE-200 system memory map.




Figure 3-1 Musca-B1 test chip memory map code and SRAM regions

## 3.2.2 Peripheral (expansion) region memory map

The following figure shows the Musca-B1 test chip implementation of the Peripheral (expansion) region of the SSE-200 memory map.




Figure 3-2 Musca-B1 test chip memory map Peripheral region

## 3.2.3 Non-secure Expansion 1 region memory map

The following figure shows the Musca-B1 test chip implementation of the Non-secure Expansion 1 region of the SSE-200 memory map.




Figure 3-3 Musca-B1 test chip memory map Non-secure Expansion 1 region

## 3.2.4 Secure Expansion 1 region memory map

The following figure shows the Musca-B1 test chip implementation of the Secure Expansion 1 region of the SSE-200 memory map.




Figure 3-4 Musca-B1 test chip memory map Secure Expansion 1 region

## 3.2.5 System region memory map

The following figure shows the Musca-B1 test chip implementation of the System region of the SSE-200 memory map.




Figure 3-5 Musca-B1 test chip memory map System region

## 3.2.6 Complete memory map

The following table shows the complete Musca-B1 test chip memory map. Undefined memory locations are reserved and software must not attempt to access these locations.

Table 3-1 Memory map

| Non-secure  |             | Secure      | ecure       |       | Description                  |                                    |
|-------------|-------------|-------------|-------------|-------|------------------------------|------------------------------------|
| From        | То          | From        | То          | Size  | Non-secure                   | Secure                             |
| 0x0000_0000 | 0x01FF_FFFF | 0×1000_0000 | 0x11FF_FFFF | 2MB   | QSPI - memory                | QSPI - memory                      |
| 0x0A00_0000 | 0x0A1F_FFFF | 0x1A00_0000 | 0x1A1F_FFFF | 2MB   | eFlash 0                     | eFlash 0                           |
| 0x0A20_0000 | 0x0A3F_FFFF | 0x1A20_0000 | 0x1A3F_FFFF | 2MB   | eFlash 1                     | eFlash 1                           |
| 0x0A40_0000 | 0x0A41_FFFF | 0x1A40_0000 | 0x1A41_FFFF | 128KB | Code SRAM Bank 0             | Code SRAM Bank 0                   |
| 0x0A42_0000 | 0x0A43_FFFF | 0x1A42_0000 | 0x1A43_FFFF | 128KB | Code SRAM Bank 1             | Code SRAM Bank 1                   |
| 0x0A44_0000 | 0x0A45_FFFF | 0x1A44_0000 | 0x1A45_FFFF | 128KB | Code SRAM Bank 2             | Code SRAM Bank 2                   |
| 0x0A46_0000 | 0x0A47_FFFF | 0x1A46_0000 | 0x1A47_FFFF | 128KB | Code SRAM Bank 3             | Code SRAM Bank 3                   |
| 0x0E00_0000 | 0x0E00_1FFF | 0x1E00_0000 | 0x1E00_1FFF | 8KB   | NVM code (OTP)               | NVM code (OTP)                     |
| 0×2000_0000 | 0x2001_FFFF | 0x3000_0000 | 0x3001_FFFF | 128KB | Internal SRAM Bank 0         | Internal SRAM Bank 0               |
| 0x2002_0000 | 0x2003_FFFF | 0x3002_0000 | 0x3003_FFFF | 128KB | Internal SRAM Bank 1         | Internal SRAM Bank 1               |
| 0x2004_0000 | 0x2005_FFFF | 0x3004_0000 | 0x3005_FFFF | 128KB | Internal SRAM Bank 2         | Internal SRAM Bank 2               |
| 0x2006_0000 | 0x2007_FFFF | 0x3006_0000 | 0x3007_FFFF | 128KB | Internal SRAM Bank 3         | Internal SRAM Bank 3               |
| 0x4000_0000 | 0x4000_0FFF | 0x5000_0000 | 0x5000_0FFF | 4KB   | CMSDK Timer 0                | CMSDK Timer 0                      |
| 0x4000_1000 | 0x4000_1FFF | 0x5000_1000 | 0x5000_1FFF | 4KB   | CMSDK Timer 1                | CMSDK Timer 1                      |
| 0x4000_2000 | 0x4000_2FFF | 0x5000_2000 | 0x5000_2FFF | 4KB   | CMSDK Dual Timer             | CMSDK Dual Timer                   |
| 0x4000_3000 | 0x4000_3FFF | 0x5000_3000 | 0x5000_3FFF | 4KB   | Message Handling Unit 0      | Message Handling Unit 0            |
| 0x4000_4000 | 0x4000_4FFF | 0x5000_4000 | 0x5000_4FFF | 4KB   | Message Handling Unit 1      | Message Handling Unit 1            |
| 0x4001_0000 | 0x4001_FFFF | 0x5001_0000 | 0x5001_FFFF | 64KB  | Private core                 | Private core                       |
| 0x4002_0000 | 0x4002_0FFF | 0x5002_0000 | 0x5002_0FFF | 4KB   | System information registers | System information registers       |
| -           | -           | 0x5002_1000 | 0x5002_0FFF | 4KB   | -                            | System control registers           |
| -           | -           | 0x5002_E000 | 0x5002_EFFF | 4KB   | -                            | CMSDK Watchdog on 32K              |
| 0x4002_F000 | 0x4002_FFFF | 0x5002_F000 | 0x5002_FFFF | 4KB   | CMSDK Timer on 32K           | CMSDK Timer on 32K                 |
| 0x4008_0000 | 0x4008_0FFF | 0x5008_0000 | 0x5008_0FFF | 4KB   | Non-secure privilege control | Secure privilege control registers |

## Table 3-1 Memory map (continued)

| Non-secure  |             | Secure      | Descr       |      | Description                        |  |
|-------------|-------------|-------------|-------------|------|------------------------------------|--|
| From        | То          | From        | То          | Size | Non-secure                         | Secure                                 |
| 0x4008_1000 | 0x4008_1FFF | 0x5008_1000 | 0x5008_1FFF | 4KB  | Non-secure CMSDK<br>Watchdog Timer | Secure CMSDK Watchdog<br>Timer         |
| -           | -           | 0x5008_3000 | 0x5008_3FFF | 4KB  | -                                  | SRAM 0 Memory Protection<br>Controller |
| -           | -           | 0x5008_4000 | 0x5008_4FFF | 4KB  | -                                  | SRAM 1 Memory Protection<br>Controller |
| -           | -           | 0x5008_5000 | 0x5008_5FFF | 4KB  | -                                  | SRAM 2 Memory Protection<br>Controller |
| -           | -           | 0x5008_6000 | 0x5008_6FFF | 4KB  | -                                  | SRAM 3 Memory Protection<br>Controller |
| 0x4008_8000 | 0x4008_BFFF | 0x5008_8000 | 0x5008_BFFF | 16KB | CryptoCell-312                     | CryptoCell-312                         |
| 0x4010_1000 | 0x4010_1FFF | 0x5010_1000 | 0x5010_1FFF | 4KB  | PWM0                               | PWM0                                   |
| 0x4010_2000 | 0x4010_2FFF | 0x5010_2000 | 0x5010_2FFF | 4KB  | PWM1                               | PWM1                                   |
| 0x4010_3000 | 0x4010_3FFF | 0x5010_3000 | 0x5010_3FFF | 4KB  | PWM2                               | PWM2                                   |
| 0x4010_4000 | 0x4010_4FFF | 0x5010_4000 | 0x5010_4FFF | 4KB  | I <sup>2</sup> S                   | I <sup>2</sup> S                       |
| 0x4010_5000 | 0x4010_5FFF | 0x5010_5000 | 0x5010_5FFF | 4KB  | UART0                              | UART0                                  |
| 0x4010_6000 | 0x4010_6FFF | 0x5010_6000 | 0x5010_6FFF | 4KB  | UART1                              | UART1                                  |
| 0x4010_8000 | 0x4010_8FFF | 0x5010_8000 | 0x5010_8FFF | 4KB  | I <sup>2</sup> C0                  | I <sup>2</sup> C0                      |
| 0x4010_9000 | 0x4010_9FFF | 0x5010_9000 | 0x5010_9FFF | 4KB  | I <sup>2</sup> C1                  | I <sup>2</sup> C1                      |
| 0x4010_A000 | 0x4010_AFFF | 0x5010_A000 | 0x5010_AFFF | 4KB  | SPI                                | SPI                                    |
| -           | -           | 0x5010_B000 | 0x5010_BFFF | 4KB  | -                                  | Serial Configuration Control registers |
| 0x4010_C000 | 0x4010_CFFF | 0x5010_C000 | 0x5010_CFFF | 4KB  | General -purpose timer             | General -purpose timer                 |
| 0x4010_D000 | 0x4010_DFFF | 0x5010_D000 | 0x5010_DFFF | 4KB  | Real Time Clock                    | Real Time Clock                        |
| 0x4010_E000 | 0x4010_EFFF | 0x5010_E000 | 0x5010_EFFF | 4KB  | PVT sensors                        | PVT sensors                            |
| 0x4010_F000 | 0x4010_FFFF | 0x5010_F000 | 0x5010_FFFF | 4KB  | SDIO                               | SDIO                                   |
| -           | -           | 0x5100_0000 | 0x5100_0FFF | 4KB  | -                                  | GPIO                                   |
| -           | -           | 0x5200_0000 | 0x5200_0FFF | 4KB  | -                                  | QSPI Memory Protection<br>Controller   |

## Table 3-1 Memory map (continued)

| Non-secure Secure |             | Description |             |       |                            |  |
|-------------------|-------------|-------------|-------------|-------|----------------------------|--|
| From              | То          | From        | То          | Size  | Non-secure                 | Secure   |
| -                 | -           | 0x5210_0000 | 0x5210_0FFF | 4KB   | -                          | SRAM Memory Protection<br>Controller             |
| -                 | -           | 0x5220_0000 | 0x5220_0FFF | 4KB   | -                          | eFlash 0 Memory Protection<br>Controller         |
| -                 | -           | 0x5230_0000 | 0x5230_0FFF | 4KB   | -                          | eFlash 1 Memory Protection<br>Controller         |
| -                 | -           | 0x5240_0000 | 0x5240_0FFF | 4KB   | -                          | eFlash 0 controller                              |
| -                 | -           | 0x5250_0000 | 0x5250_0FFF | 4KB   | -                          | eFlash 1 controller                              |
| 0x4260_0000       | 0x426F_FFFF | 0x5260_0000 | 0x526F_FFFF | 1MB   | CryptoIsland-300<br>MHU0 S | CryptoIsland-300 MHU0 S                          |
| 0x4270_0000       | 0x427F_FFFF | 0x5270_0000 | 0x527F_FFFF | 1MB   | CryptoIsland-300<br>MHU1 R | CryptoIsland-300 MHU1 R                          |
| 0x4280_0000       | 0x428F_FFFF | 0x5280_0000 | 0x528F_FFFF | 1MB   | QSPI registers             | QSPI registers                                   |
| -                 | -           | 0x52E0_0000 | 0x52E0_0FFF | 4KB   | -                          | CryptoIsland-300 Memory<br>Protection Controller |
| 0×6000_0000       | 0x6FFF_FFFF | 0x7000_0000 | 0x7FFF_FFFF | 2GB   | Default slave              | Unused AHB Master Exp0                           |
| -                 | -           | 0xF000_0000 | 0xF000_0FFF | 4KB   | -                          | Debug system ROM                                 |
| -                 | -           | 0xF000_1000 | 0xF000_1FFF | 4KB   | -                          | Debug element funnel                             |
| -                 | -           | 0xF000_2000 | 0xF000_2FFF | 4KB   | -                          | Debug element Cross Trigger<br>Interface (CTI)   |
| -                 | -           | 0xF008_0000 | 0xF00F_FFFF | 512KB | -                          | Debug APB expansion region                       |

#### 3.3 Processor elements

The SSE-200 subsystem in the Musca-B1 test chip implements two processor elements. Each element contains a Cortex-M33 core.

Processor 0, CPU0, is the main processor. It is a Cortex-M33 with FPU and DSP, and no coprocessor. The maximum operating clock frequency is 40.96MHz.

Processor 1, CPU1, is the secondary processor. It is a Cortex-M33 with FPU and DSP, and no coprocessor. The maximum operating clock frequency is 163.84MHz.

This section contains the following subsections:

- 3.3.1 Private processor regions on page 3-58.
- 3.3.2 Instruction cache configuration interface registers on page 3-58.
- 3.3.3 Processor cache programming on page 3-59.
- 3.3.4 Ensuring the cache handles memory modifications on page 3-60.
- *3.3.5 Interrupts* on page 3-60.

#### 3.3.1 Private processor regions

Both processor elements in the system implements a private memory region that only it can see.

The base memory addresses of the private processor regions are:

- 0x4001\_0000 in the Non-secure region.
- 0x5001 0000 in the Secure region.

See the  $Arm^*$   $CoreLink^{\mathsf{TM}}$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information on the private processor regions.

## 3.3.2 Instruction cache configuration interface registers

The following table shows the Instruction cache configuration interface registers. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-2 Instruction cache configuration interface registers

| Offset | Name         | Туре | Reset       | Width | Description   |
|--------|--------------|------|-------------|-------|---|
| 0x0000 | ICHWPARAMS   | RO   | 0×0000_0000 | 32    | Hardware Parameter Register                         |
| 0x0004 | ICCTRL       | RW   | 0x0000_0000 | 32    | Instruction cache Control Register                  |
| 0x0100 | ICIRQSTAT    | RO   | 0x0000_0000 | 32    | Interrupt Request Status Register                   |
| 0x0104 | ICHRQSCLR    | WO   | 0x0000_0000 | 32    | Interrupt Status Clear Register                     |
| 0x0108 | ICIRQEN      | RW   | 0x0000_0000 | 32    | Interrupt Enable Register                           |
| 0x010C | ICDBGFILLERR | RO   | 0x0000_0000 | 32    | Debug Fill Error Register                           |
| 0x0300 | ICSHR        | RO   | 0x0000_0000 | 32    | Instruction cache Statistic Hit Register            |
| 0x0304 | ICSMR        | RO   | 0x0000_0000 | 32    | Instruction cache Statistic Miscount Register       |
| 0x0308 | ICSUC        | RO   | 0x0000_0000 | 32    | Instruction cache Statistic Uncached Count Register |
| 0x0FD0 | PIDR4        | RO   | 0x0000_0004 | 32    | Product ID Register 4                               |
| 0x0FE4 | PIDR1        | RO   | 0x0000_00B8 | 32    | Product ID Register 1                               |

Table 3-2 Instruction cache configuration interface registers (continued)

| Offset | Name  | Туре | Reset       | Width | Description             |
|--------|-------|------|-------------|-------|-------------------------|
| 0x0FE8 | PIDR2 | RO   | 0x0000_000B | 32    | Product ID Register 2   |
| 0x0FEC | PIDR3 | RO   | 0x0000_0000 | 32    | Product ID Register 3   |
| 0x0FF0 | CIDR0 | RO   | 0x0000_000D | 32    | Component ID Register 0 |
| 0x0FF4 | CIDR1 | RO   | 0x0000_00F0 | 32    | Component ID Register 1 |
| 0x0FF8 | CIDR2 | RO   | 0x0000_0005 | 32    | Component ID Register 2 |
| 0x0FFC | CIDR3 | RO   | 0x0000_00B1 | 32    | Component ID Register 3 |

| <b>-</b> |  |
|----------|--|
| <br>Note |  |
|          |  |

- All Instruction cache configuration interface registers are Secure Privilege access only.
- See the Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual for more information about the Instruction cache configuration interface registers.

## 3.3.3 Processor cache programming

The following practices and techniques are recommended when programming the L1 cache in the Musca-B1 test chip:

#### Initialization

After powerup or reset, the cache powers up in a disabled state and begins the invalidation process. Accesses arriving at the cache are not cached and bypass the cache. The cache can be enabled during the invalidation process by setting the CACHEEN control bit in the *Instruction Cache Control Register*, ICCTRL, to 0b1. However, all accesses are still treated as uncached and bypass the cache until the cache invalidation process completes.

At the end of the cache invalidation process, the interrupt status signal, **IC**, in the *Interrupt Request Status Register*, ICIRQSTAT, is asserted. If that interrupt is already enabled or is enabled later, an interrupt is raised. To enable caching of code fetches, you can poll this status register, or wait for this interrupt to be raised before continuing code execution.

#### Cache disable

The cache can be disabled by clearing the CACHEEN control bit in the ICCTRL. Outstanding accesses are completed before the cache is disabled. Software can read the CDC bit in ICIRQSTAT Register, or enable the CDC interrupt and wait for the interrupt to arrive, after clearing the CACHEEN bit.

#### Cache invalidation

You can invalidate the cache by setting the partial invalidate bit, PINV, or the full invalidate bit, FINV, in the ICCTRL Register. Because the cache does not support Locked Lines, setting either of these bits initiates a full cache invalidation. During cache invalidation, all accesses through the cache are treated as uncached and bypass the cache until the invalidation process completes. At the end of the invalidation process, the interrupt status, IC, is asserted. If that interrupt is already enabled, or is enabled later, an interrupt is raised.

#### **Performance targets**

The cache improves the average performance of the connected processor by holding local copies of previously accessed or specified memory locations. The improvement in performance cannot be determined precisely because many design parameters, code behavior, and system considerations affect the performance.

The cache can reduce processor performance in the following events:

- Uncacheable memory. The cache adds a cycle of latency to the transaction.
- Writes are treated as uncacheable, and create an extra cycle of bus latency.
- A cache miss causes a fetch to occur, and causes an extra cycle of bus latency for the initial
  data. Subsequent transactions are also stalled while the rest of the fetch process occurs. The
  time that is taken for the memory subsystem to return the rest of the WRAP4 transaction
  determines the extra latency.

#### 3.3.4 Ensuring the cache handles memory modifications

The instruction cache does not support coherency between an external code location and a corresponding code line that is already in the cache.

The software must invalidate the cache to modify the external location.

| ——— Caution ———   |  |
|---|--|
| Non-coherency between cached lines in the cache and the lines in issue. | the external code memory is a security |
| 155uc.  |  |

To invalidate the cache, do the following:

- 1. Disable the instruction cache.
- 2. Manually invalidate the full instruction cache.
- 3. Modify the code space content.
- 4. Enable the instruction cache.

Cache misses occur when a modification to the Secure Access Unit, or the Memory Protection Controller, changes the security setting of a recently cached memory region. The instruction cache retains the old security attribute and disables hits on the cached line using the new security attribute. This situation can result in Secure and Non-secure versions of the same memory location residing in the cache, reducing its efficiency. If the older cached line, not intended to be available in that system, is accessed with the original access attribute, the presence of the two versions poses a security risk.

### 3.3.5 Interrupts

The Musca-B1 test chip implements an Arm Nested Vector Interrupt Controller (NVIC) and an Arm Wakeup Interrupt Controller (WIC).

See the following documentation for more information on the interrupt controller.

- Arm® Cortex®-M33 Processor Technical Reference Manual.
- Arm® v7-M Architecture Reference Manual.

| · · · · · · · · · · · · · · · · · · ·   |               |
|---|---------------|
| Caution   |               |
| The Musca-B1 board does not reset reliably when the NVIC_SystemReset function is call reliable reset, you must call the function NVIC_ClearAllPendingIRQ() before calling | ed. To ensure |
| NVIC_SystemReset.   |               |
|   |               |

## Nested Vector Interrupt Controller (NVIC) features

The NVIC in the Musca-B1 test chip supports the following features:

- A programmable priority level of 0-255 for each interrupt. A higher level corresponds to a lower priority, so level 0 is the highest interrupt priority.
- Level and pulse detection of interrupt signals.

- Dynamic reprioritization of interrupts.
- Grouping of priority values into group priority and subpriority fields.
- Interrupt tail-chaining.
- An external Non-Maskable Interrupt (NMI).

## Interrupts from the SSE-200 subsystem

The following table shows the interrupt signals and exceptions to the two processor cores from blocks in the SSE-200 subsystem.

Table 3-3 SSE-200 interrupt signals

| Interrupt input | CPU0 and CPU1 interrupt source                            |
|-----------------|---|
| NMI             | Combined SECURE WATCHDOG, S32KWATCHDOG, and NMI_Expansion |
| IRQ[0]          | NON-SECURE WATCHDOG Reset Request                         |
| IRQ[1]          | NON-SECURE WATCHDOG Interrupt                             |
| IRQ[2]          | S32K Timer  |
| IRQ[3]          | TIMER 0   |
| IRQ[4]          | TIMER 1   |
| IRQ[5]          | DUAL TIMER  |
| IRQ[6]          | MHU0 CPU0 Interrupt: MHU0 CPU1 Interrupt                  |
| IRQ[7]          | MHU1 CPU0 Interrupt: MHU1 CPU1 Interrupt                  |
| IRQ[8]          | Reserved  |
| IRQ[9]          | MPC Combined (Secure)                                     |
| IRQ[10]         | PPC Combined (Secure)                                     |
| IRQ[11]         | MSC Combined (Secure)                                     |
| IRQ[12          | Bridge Error Combined Interrupt (Secure)                  |
| IRQ[13]         | CPU0 Instruction Cache Invalidation Interrupt             |
| IRQ[14]         | Reserved  |
| IRQ[15]         | SYS_PPU   |
| IRQ[16]         | CPU0_PPU  |
| IRQ[17]         | CPU1_PPU  |
| IRQ[18]         | CPU0DBG_PPU   |
| IRQ[19]         | CPU1DBG_PPU   |
| IRQ[20]         | Reserved  |
| IRQ[21]         | Reserved  |
| IRQ[22]         | RAM0_PPU  |
| IRQ[23]         | RAM1_PPU  |
| IRQ[24]         | RAM2_PPU  |
| IRQ[25]         | RAM3_PPU  |
| IRQ[26]         | DBG_PPU   |
| IRQ[27]         | Reserved  |

Table 3-3 SSE-200 interrupt signals (continued)

| Interrupt input | CPU0 and CPU1 interrupt source |
|-----------------|--------------------------------|
| IRQ[28]         | CPU0CTIIRQ0, CPU1CTIIRQ0       |
| IRQ[29]         | CPU0CTIIRQ1, CPU1CTIIRQ1       |
| IRQ[31:30]      | Reserved                       |

## Interrupts from outside the SSE-200 subsystem

The following table shows the expansion interrupt signals, that is, from Musca-B1 test chip blocks outside the SSE-200 subsystem.

Table 3-4 Expansion interrupt signals from blocks outside the SSE-200

| Interrupt input | CPU0 and CPU1 interrupt source | Wake up | Description  |
|-----------------|--------------------------------|---------|--|
| IRQ[32]         | Reserved                       | -       | Reserved   |
| IRQ[33]         | GPTIMERINTR                    | Yes     | General-purpose timer combined interrupt.          |
| IRQ[34]         | I2C0INTR                       | -       | I <sup>2</sup> C0 interrupt                        |
| IRQ[35]         | I2C1INTR                       | -       | I <sup>2</sup> C1 interrupt                        |
| IRQ[36]         | I2SINTR                        | -       | I <sup>2</sup> S interrupt                         |
| IRQ[37]         | SPIINTR                        | -       | SPI interrupt                                      |
| IRQ[38]         | QSPIINTR                       | -       | QSPI interrupt                                     |
| IRQ[39]         | UARTRXINTR0                    | -       | UART0 receive FIFO interrupt, active HIGH.         |
| IRQ[40]         | UARTTXINTR0                    | -       | UART0 transmit FIFO interrupt, active HIGH.        |
| IRQ[41]         | UARTRTINTR0                    | -       | UART0 receive timeout interrupt, active HIGH.      |
| IRQ[42]         | UARTMSINTR0                    | -       | UART0 modem status interrupt, active HIGH.         |
| IRQ[43]         | UARTEINTR0                     | -       | UART0 error interrupt, active HIGH.                |
| IRQ[44]         | UARTINTR0                      | -       | UART0 interrupt, active HIGH.                      |
| IRQ[45          | UARTRXINTR1                    | -       | UART1 receive FIFO interrupt, active HIGH.         |
| IRQ[46]         | UARTTXINTR1                    | -       | UART1 transmit FIFO interrupt, active HIGH.        |
| IRQ[47]         | UARTRTINTR1                    | -       | UART1 receive timeout interrupt, active HIGH.      |
| IRQ[48]         | UARTMSINTR1                    | -       | UART1 modem status interrupt, active HIGH.         |
| IRQ[49]         | UARTEINTR1                     | -       | UART1 error interrupt, active HIGH.                |
| IRQ[50]         | UARTINTR1                      | -       | UART1 interrupt, active HIGH.                      |
| IRQ[66:51]      | GPIOINT[15:0]                  | -       | GPIO interrupts.                                   |
| IRQ[67]         | COMBINT                        | -       | GPIO combined interrupt.                           |
| IRQ[68]         | PVTINTR                        | -       | PVT sensor interrupt.                              |
| IRQ[69]         | -                              | -       | Reserved.  |
| IRQ[70]         | PWMINT0                        | -       | PWM0 interrupt.                                    |
| IRQ[71]         | RTCINT                         | -       | RTC interrupt.                                     |
| IRQ[72]         | GPTIMERINT1                    | Yes     | General-purpose timer interrupt[1] (Comparator 1). |

Table 3-4 Expansion interrupt signals from blocks outside the SSE-200 (continued)

| Interrupt input | CPU0 and CPU1 interrupt source | Wake up | Description  |
|-----------------|--------------------------------|---------|--|
| IRQ[73]         | GPTIMERINT0                    | Yes     | General-purpose timer interrupt[0] (Comparator 0). |
| IRQ[74]         | PWMINT1                        | -       | PWM1 interrupt.                                    |
| IRQ[75]         | PWMINT2                        | -       | PWM2 interrupt.                                    |
| IRQ[76]         | GPIO_COMB_NONSEC_INTR          | -       | GPIO Non-secure interrupt.                         |
| IRQ[77]         | SDIO_INTR                      | -       | SDIO interrupt.                                    |
| IRQ[78]         | -                              | -       | Reserved.  |
| IRQ[79]         | -                              | -       |  |
| IRQ[80]         | -                              | -       |  |
| IRQ[81]         | -                              | -       |  |
| IRQ[82]         | -                              | -       |  |
| IRQ[83]         | -                              | -       |  |
| IRQ[84]         | AZ_CRYPTSS_RESET_STATUS        | -       | CryptoIsland-300 interrupts                        |
| IRQ[85]         | HOSTMHUS0_INT_ACCESS_NR2R      | -       |  |
| IRQ[86]         | HOSTMHUS0_INT_ACCESS_R2NR      | -       |  |
| IRQ[88:87]      | HOSTMHUR0_IRQ                  | -       |  |
| IRQ[89]         | HOSTMHUR0_IRQ_COMB             | -       |  |
| IRQ[90]         | HOSTMHUS1_INT_ACCESS_NR2R      | -       |  |
| IRQ[91]         | HOSTMHUS1_INT_ACCESS_R2NR      | -       |  |
| IRQ[93:92]      | HOSTMHUR1_IRQ                  | -       |  |
| IRQ[94]         | HOSTMHUR1_IRQCOMB              | -       |  |
| IRQ[95]         | FLASH0_IRQ                     | -       | eFlash 0 interrupt                                 |
| IRQ[96]         | FLASH1_IRQ                     | -       | eFlash 1 interrupt                                 |
| IRQ[127:97]     | -                              | -       | Reserved   |

## Interrupt controller registers

The following table shows the Musca-B1 test chip interrupt controller registers. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-5 Summary of interrupt controller registers

| Address                 | Name                  | Туре | Reset value | Description                        |
|-------------------------|-----------------------|------|-------------|------------------------------------|
| 0xE000E004              | ICTR                  | RO   | -           | Interrupt Controller Type Register |
| 0xE000_E100-0xE000_E11C | NVIC_ISER0-NVIC_ISER7 | RW   | 0x0000_0000 | Interrupt Set Enable Registers     |
| 0xE000_E180-0xE000_E19C | NVIC_ICER0-NVIC_ICER7 | RW   | 0x0000_0000 | Interrupt Clear Enable Registers   |
| 0xE000_E200-0xE000_E21C | NVIC_ISPR0-NVIC_ISPR7 | RW   | 0x0000_0000 | Interrupt Set Pending Registers    |
| 0xE000_E280-0xE000_E29C | NVIC_ICPR0-NVIC_ICPR7 | RW   | 0x0000_0000 | Interrupt Clear Pending Registers  |

Table 3-5 Summary of interrupt controller registers (continued)

| Address                 | Name                  | Туре | Reset value | Description                    |
|-------------------------|-----------------------|------|-------------|--------------------------------|
| 0xE000_E300-0xE000_E31C | NVIC_IABR0-NVIC_IABR7 | RO   | 0x0000_0000 | Interrupt Active Bit Registers |
| 0xE000_E400-0xE000_E41F | NVIC_IPRO-NVIC_IPR7   | RW   | 0×0000_0000 | Interrupt Priority Registers   |

See the following documents for more information on the interrupt controller:

- Arm® Cortex®-M33 Processor Technical Reference Manual.
- Arm® v7-M Architecture Reference Manual.

## **Processor core Interrupt Registers**

The SSE-200 block implements CPU0 and CPU1 core Interrupt Registers. The Interrupt Registers enable software to raise interrupts, clear interrupts, and check the written value that raises the interrupts to the cores.

Set and Clear registers support setting and clearing of individual bits which means the individual bits can represent events that can be independently set and cleared.

The CPU0 and CPU1 Interrupt Registers are:

- CPU0INTR STAT Core 0 Interrupt Status Register.
- CPU0INTR SET Core 0 Interrupt Set Register.
- CPU0INTR CLR Core 0 Interrupt Clear Register.
- CPU1INTR\_STAT Core 1 Interrupt Status Register.
- CPU1INTR\_SET Core 1 Interrupt Set Register.
- CPU1INTR\_CLR Core 1 Interrupt Clear Register.

See the following for more information on the CPU0 and CPU1 Interrupt Registers.

- 3.4.8 Message Handling Unit on page 3-92.
- Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual.

#### Wakeup Interrupt Controller (WIC)

The WIC is a peripheral that detects an interrupt signal and wakes the processor from deep-sleep mode. The WIC is active only when the system is in deep-sleep mode.

The WIC is not programmable and does not have registers or a user interface. It operates entirely under the control of hardware signals.

When the WIC is enabled and the processor is in deep-sleep mode, the *Power Management Unit* (PMU) can power down most of the processor. When the WIC receives an interrupt, it takes several clock cycles to wake up the processor to a state where it can service the interrupt. Latency is increased in deep-sleep mode.

| mode.   |     |
|---|-----|
| Note  |     |
| The IoT System uses latches to implement the WIC, unlike in the standard Cortex-M33 processor. <b>FCLK</b> can be gated completely during WIC-based deep-sleep. This complete gating is not a standar Cortex-M33 processor feature. | ırd |

See the Arm® Cortex®-M33 Processor Technical Reference Manual for more information on the WIC.

### 3.4 Base element

This section describes control registers that are associated with several base element components.

This section contains the following subsections:

- 3.4.1 Internal SRAM regions on page 3-65.
- 3.4.2 Base peripheral regions on page 3-65.
- *3.4.3 CMSDK timers* on page 3-65.
- 3.4.4 CMSDK dual timer on page 3-67.
- 3.4.5 CMSDK watchdog timers on page 3-68.
- 3.4.6 Secure Privilege Control Block on page 3-70.
- 3.4.7 Non-secure Privilege Control Block on page 3-85.
- 3.4.8 Message Handling Unit on page 3-92.
- 3.4.9 AHB5 TrustZone Memory Protection Controllers on page 3-93.

## 3.4.1 Internal SRAM regions

The base element contains four internal SRAM regions of the same size that form a contiguous area of memory. The SRAMs are mapped to both the Secure and Non-secure regions of memory.

A *Memory Protection Controller* (MPC) determines how the memory locations with internal SRAM are mapped to the Secure and Non-secure regions.

See 3.2.2 Peripheral (expansion) region memory map on page 3-51 and 3.2.6 Complete memory map on page 3-55.

#### 3.4.2 Base peripheral regions

The base peripheral regions are where the peripherals of the base element reside. There are four regions, two Secure and two Non-secure.

See 3.2.2 Peripheral (expansion) region memory map on page 3-51 and 3.2.6 Complete memory map on page 3-55. The base peripheral regions are:

- 0x4000\_0000 to 0x4000\_FFFF is a Non-secure region.
- 0x4008\_0000 to 0x400f\_FFFF is a Non-secure region.
- 0x5000\_0000 to 0x5000\_FFFF is a Secure region.
- 0x5008\_0000 to 0x500F\_FFFF is a Secure region.

Some peripherals are aliased to both the Secure and the Non-secure regions. The Peripheral Protection Controllers determine the final mapping to both the Secure and Non-secure regions and Privileged or Non-Privileged access support.

#### 3.4.3 CMSDK timers

The base element of the Musca-B1 test chip contains two CMSDK timers and associated control registers.

TIMER 0 registers are at the following base memory addresses:

- 0x4000 0000 in the Non-secure region.
- 0x5000\_0000 in the Secure region.

TIMER 1 registers are at the following base memory addresses:

- 0x4000 1000 in the Non-secure region.
- 0x5000 1000 in the Secure region.

Cross Trigger Interface (CTI) triggers from the debug subsystem can halt the timers.

\_\_\_\_\_ Note \_\_\_\_\_

The EXTIN input of the timers is connected to the CTI debug halt logic, and if there is a debug halt access it is used to stop the timer counter logic.

To enable this functionality, the EXTIN must be enabled by writing to the CTRL Register.

- CTRL bit[2] = 0b1.
- CTRL bit[1] = 0b0.

The timers reside in the PD SYS power domain and are reset by **nWARMRESETSYS**.

See the Arm® Cortex®-M System Design Kit Technical Reference Manual.

The following table shows the CMSDK timer control registers in the base element in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-6 CMSDK timer control registers summary

| Offset | Name     | Туре | Reset       | Width | Function   |
|--------|----------|------|-------------|-------|--|
| 0x0000 | CTRL     | RW   | 0×0000_0000 | 32    | Bit[3]: Interrupt enable.                                      |
|        |          |      |             |       | Bit[2]: Select external input as clock.                        |
|        |          |      |             |       | Bit[1]: Select external input as enable.                       |
|        |          |      |             |       | Bit[0]: Enable.  |
| 0x0004 | VALUE    | RW   | 0x0000_0000 | 32    | Current value.   |
| 0x0008 | RELOAD   | RW   | 0x0000_0020 | 32    | Reload value. A write to this register sets the current value. |
| 0x000C | INSTATUS | RW   | 0x0000_0020 | 32    | Timer interrupt. Write 0x1 to clear.                           |
|        | INTCLEAR |      |             |       |  |
| 0x0FD0 | PID4     | RO   | 0x0000_0004 | 32    | Peripheral ID Register 4                                       |
| 0x0FD4 | PID5     | RO   | 0x0000_0000 | 32    | Peripheral ID Register 5                                       |
| 0x0FD8 | PID6     | RO   | 0x0000_0000 | 32    | Peripheral ID Register 6                                       |
| 0x0FDC | PID7     | RO   | 0x0000_0000 | 32    | Peripheral ID Register 7                                       |
| 0x0FE0 | PID0     | RO   | 0x0000_0022 | 32    | Peripheral ID Register 0.                                      |
|        |          |      |             |       | Bits [7:0] Part number [7:0].                                  |
| 0x0FE4 | PID1     | RO   | 0x0000_00B8 | 32    | Peripheral ID Register 1:                                      |
|        |          |      |             |       | Bits [7:4] jep106_id_3_0.                                      |
|        |          |      |             |       | Bits [3:0] Part number [11:8].                                 |
| 0x0FE8 | PID2     | RO   | 0×0000_000B | 32    | Peripheral ID Register 2:                                      |
|        |          |      |             |       | Bits [7:4] Revision.   |
|        |          |      |             |       | Bits [3] jedec_used.   |
|        |          |      |             |       | Bits [2:0] jep106_id_6_4.                                      |
| 0x0FEC | PID3     | RO   | 0x0000_0000 | 32    | Peripheral ID Register 3:                                      |
|        |          |      |             |       | Bits [7:4] ECO revision number.                                |
|        |          |      |             |       | Bits [3:0] Customer modification number.                       |

Table 3-6 CMSDK timer control registers summary (continued)

| Offset | Name | Туре | Reset       | Width | Function                |
|--------|------|------|-------------|-------|-------------------------|
| 0x0FF0 | CID0 | RO   | 0x0000_000D | 32    | Component ID Register 0 |
| 0x0FF4 | CID1 | RO   | 0x0000_00F0 | 32    | Component ID Register 1 |
| 0x0FF8 | CID2 | RO   | 0x0000_0005 | 32    | Component ID Register 2 |
| 0x0FFC | CID3 | RO   | 0x0000_00B1 | 32    | Component ID Register 3 |

#### 3.4.4 CMSDK dual timer

The base element of the Musca-B1 test chip contains a CMSDK dual timer and associated control registers.

The timers can be halted by CTI triggers from the debug subsystem.

The dual timer resides in the PD SYS power domain and is reset by **nWARMRESETSYS**.

The base memory addresses of the CMSDK dual timer are:

- 0x4000 2000 in the Non-secure region.
- 0x5000\_2000 in the Secure region.

See *Arm*<sup>®</sup> *Cortex*<sup>®</sup>-*M System Design Kit Technical Reference Manual* for full descriptions of the dual timer control registers.

The following table shows the dual timer control registers in the Musca-B1 test chip in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-7 CMSDK dual timer control registers summary

| Offset | Name           | Туре | Reset       | Width | Function                                    |
|--------|----------------|------|-------------|-------|---|
| 0x0000 | DTIMER1LOAD    | RW   | 0x0000_0000 | 32    | Dual timer 1 load register.                 |
| 0x0004 | DTIMER1VALUE   | RO   | 0xFFFF_FFFF | 32    | Dual timer 1 current value register.        |
| 0x0008 | DTIMER1CONTROL | RW   | 0x0000_0020 | 32    | Dual timer 1 control register.              |
|        |                |      |             |       | Bits [31:8] are reserved.                   |
| 0x000C | DTIMER1INTCLR  | WO   | -           | 32    | Dual timer 1 interrupt clear register.      |
| 0x0010 | DTIMER1RIS     | RO   | 0×0000_0000 | 32    | Dual timer 1 raw interrupt status register. |
|        |                |      |             |       | Bits [31:1] are reserved.                   |
| 0x0014 | DTIMER1MIS     | RO   | 0×0000_0000 | 32    | Dual timer 1 interrupt status register.     |
|        |                |      |             |       | Bits [31:1] are reserved.                   |
| 0x0018 | DTIMER1BGLOAD  | RW   | 0x0000_0000 | 32    | Dual timer 1 background load register.      |
| 0x0020 | DTIMER2LOAD    | RW   | 0×0000_0000 | 32    | Dual timer 2 load register.                 |
| 0x0024 | DTIMER2VALUE   | RO   | 0xFFFF_FFFF | 32    | Dual timer 2 current value register.        |
| 0x0028 | DTIMER2CONTROL | RW   | 0x0000_0020 | 32    | Dual timer 2 control register.              |
|        |                |      |             |       | Bits [31:8] are reserved.                   |

Table 3-7 CMSDK dual timer control registers summary (continued)

| Offset | Name            | Туре | Reset       | Width | Function                                    |
|--------|-----------------|------|-------------|-------|---|
| 0x002C | DTIMER2INTCLR   | wo   | -           | 32    | Dual timer 2 interrupt clear register.      |
| 0x0030 | DTIMER2RIS      | RO   | 0x0000_0000 | 32    | Dual timer 2 raw interrupt status register. |
|        |                 |      |             |       | Bits [31:1] are reserved.                   |
| 0x0034 | DTIMER2MIS      | RO   | 0x0000_0000 | 32    | Dual timer 2 interrupt status register.     |
|        |                 |      |             |       | Bits [31:1] are reserved.                   |
| 0x0038 | DTIMER2BGLOAD   | RW   | 0x0000_0000 | 32    | Dual timer 2 background load register.      |
| 0x0F00 | DTIMERITCR      | RW   | 0x0000_0000 | 32    | Integration test control register.          |
| 0x0F04 | DTIMERITOP      | WO   | 0x0000_0000 | 32    | Integration test output set register.       |
|        |                 |      |             |       | Bits [31:2] are reserved.                   |
| 0x0FD0 | DTIMERPERIPHID4 | RO   | 0x0000_0004 | 32    | Peripheral ID Register 4.                   |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FE0 | DTIMERPERIPHID0 | RO   | 0x0000_0023 | 32    | Peripheral ID Register 0.                   |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FE4 | DTIMERPERIPHID1 | RO   | 0x0000_00B8 | 32    | Peripheral ID Register 1.                   |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FE8 | DTIMERPERIPHID2 | RO   | 0x0000_000B | 32    | Peripheral ID Register 2.                   |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FEC | DTIMERPERIPHID3 | RO   | 0x0000_0000 | 32    | Peripheral ID Register 3.                   |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FF0 | DTIMERPCELLID0  | RO   | 0x0000_000D | 32    | Component ID Register 0.                    |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FF4 | DTIMERPCELLID1  | RO   | 0x0000_00F0 | 32    | Component ID Register 1.                    |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FF8 | DTIMERPCELLID2  | RO   | 0x0000_0005 | 32    | Component ID Register 2.                    |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
| 0x0FFC | DTIMERPCELLID3  | RO   | 0x0000_00B1 | 32    | Component ID Register 3.                    |
|        |                 |      |             |       | Bits [31:8] are reserved.                   |
|        |                 |      | 1           |       |   |

## 3.4.5 CMSDK watchdog timers

The base element of the Musca-B1 test chip contains two CMSDK watchdog timers.

The base memory addresses of the two CMSDK watchdog timers are:

- 0x4008\_1000 in the Non-secure region.
- 0x5008\_1000 in the Secure region.

Each watchdog is permanently mapped to either a Secure or a Non-secure region of address space:

- The Secure watchdog can raise a *Non-Maskable Interrupt* (NMI) to both processor cores. However, in this case, a watchdog reset event resets the entire system.
- The Non-secure watchdog can raise an interrupt to both processor cores. On a watchdog reset request
  event, a separate interrupt is raised instead, but software can also choose to allow it to directly reset
  the system.

CTI triggers from the debug subsystem can halt the watchdog timers.

The timers reside in the PD SYS power domain and are reset by **nWARMRESETSYS**.

See Arm® Cortex®-M System Design Kit Technical Reference Manual for more information on the watchdog timers.

The following table shows the watchdog timer control registers in the base element in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-8 CMSDK watchdog timers control registers summary

| Offset | Name          | Туре | Reset       | Width | Function  |
|--------|---------------|------|-------------|-------|---|
| 0×0000 | WDOGLOAD      | RW   | 0xffff_ffff | 32    | Watchdog load register. The counter decrements from the value in this register.  The count restarts from this value immediately following a write access.  Minimum write value: 0b1 |
| 0x0004 | WDOGVALUE     | RO   | 0xFFFF_FFFF | 32    | Current value of watchdog counter register.   |
| 0x0008 | WDOGCONTROL   | RW   | 0×0000_0000 | 8     | Timer 1 control register. Bits [31:2] are reserved.   |
| 0x000C | WDOGINTCLR    | wo   | -           | 32    | Watchdog interrupt clear register.  |
| 0x0010 | WDOGRIS       | RO   | 0×0000_0000 | 1     | Watchdog interrupt status register. Bits [31:1] are reserved.   |
| 0x0014 | WDOGMIS       | RO   | 0×0000_0000 | 1     | Watchdog status register. Bits [31:1] are reserved.   |
| 0x0C00 | WDOGLOCK      | RW   | 0×0000_0000 | 32    | Watchdog lock register.   |
| 0x0F00 | WDOGITCR      | RW   | 0×0000_0000 | 32    | Watchdog integration test control register. Bits [31:1] are reserved.   |
| 0x0F04 | WDOGITOP      | WO   | 0x0000_0000 | 32    | Watchdog integration test output set register.  |
| 0x0FD0 | WDOGPERIPHID4 | RO   | 0x0000_0004 | 8     | Peripheral ID Register 4. Bits [31:8] are reserved.   |
| 0x0FE0 | WDOGPERIPHID0 | RO   | 0x0000_0024 | 32    | Peripheral ID Register 0. Bits [31:8] are reserved.   |
| 0x0FE4 | WDOGPERIPHID1 | RO   | 0x0000_00B8 | 1     | Peripheral ID Register 1. Bits [31:8] are reserved.   |

Table 3-8 CMSDK watchdog timers control registers summary (continued)

| Offset | Name          | Туре | Reset       | Width | Function                  |
|--------|---------------|------|-------------|-------|---------------------------|
| 0x0FE8 | WDOGPERIPHID2 | RO   | 0x0000_000B | 1     | Peripheral ID Register 2. |
|        |               |      |             |       | Bits [31:8] are reserved. |
| 0x0FEC | WDOGPERIPHID3 | RO   | 0×0000_0000 | 32    | Peripheral ID Register 3. |
|        |               |      |             |       | Bits [31:8] are reserved. |
| 0x0FF0 | WDOGPCELLID0  | RO   | 0×0000_000D | 8     | Component ID Register 0.  |
|        |               |      |             |       | Bits [31:8] are reserved. |
| 0x0FF4 | WDOGCELLID1   | RO   | 0x0000_00F0 | 8     | Component ID Register 1.  |
|        |               |      |             |       | Bits [31:8] are reserved. |
| 0x0FF8 | WDOGPCELLID2  | RO   | 0x0000_0005 | 8     | Component ID Register 2.  |
|        |               |      |             |       | Bits [31:8] are reserved. |
| 0x0FFC | WDOGPCELLID3  | RO   | 0x0000_00B1 | 8     | Component ID Register 3.  |
|        |               |      |             |       | Bits [31:8] are reserved. |

## 3.4.6 Secure Privilege Control Block

The Secure Privilege Control Block implements program-visible states that enable software to control security gating units within the design.

The base memory address of the Secure Privilege Control Block is 0x5008\_0000.

Writes to the registers must be 32 bits wide. Attempted byte and halfword writes are ignored.

Reads and writes are supported only from Secure Privileged access.

See the *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual* for more information.

The following table shows the registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

**Table 3-9 Secure Privilege Control Block registers** 

| Offset | Name       | Туре | Reset value | Function  |
|--------|------------|------|-------------|---|
| 0x0000 | SPCSECCTRL | RW   | 0x0000_0000 | Secure Privilege Controller Secure Configuration Control Register.  See the Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual for more information.                |
| 0x0004 | BUSWAIT    | RW   | 0x0000_0001 | Bus Access wait control after reset.  See the <i>Arm</i> <sup>®</sup> <i>CoreLink</i> <sup>™</sup> <i>SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information. |
| 0x0010 | SECRESPCFG | RW   | 0x0000_0000 | Security Violation Response Configuration Register.  See the <i>Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information.                        |

# Table 3-9 Secure Privilege Control Block registers (continued)

| Offset | Name            | Туре | Reset value | Function  |
|--------|-----------------|------|-------------|---|
| 0x0014 | NSCCFG          | RW   | 0x0000_0000 | Non-secure Callable Configuration for IDAU.   |
|        |                 |      |             | See the <i>Arm</i> <sup>®</sup> <i>CoreLink</i> <sup>™</sup> <i>SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information.     |
| 0x001C | SECMPCINTSTATUS | RO   | 0×0000_0000 | Secure MPC Interrupt Status.  |
|        |                 |      |             | See SECMPCINTSTATUS Register on page 3-72 for information on how this register is implemented in the Musca-B1 test chip.                                |
| 0x0020 | SECPPCINTSTAT   | RO   | 0×0000_0000 | Secure PPC Interrupt Status.  |
|        |                 |      |             | See SECPPCINTSTAT Register on page 3-73 for information on how this register is implemented in the Musca-B1 test chip.                                  |
| 0x0024 | SECPPCINTCLR    | WO   | 0×0000_0000 | Secure PPC Interrupt Clear.   |
|        |                 |      |             | See <i>SECPPCINTCLR Register</i> on page 3-74 for information on how this register is implemented in the Musca-B1 test chip.                            |
| 0x0028 | SECPPCINTEN     | RW   | 0×0000_0000 | Secure PPC Interrupt Enable.  |
|        |                 |      |             | See SECPPCINTEN Register on page 3-75 for information on how this register is implemented in the Musca-B1 test chip.                                    |
| 0x0060 | AHBNSPPCEXP0    | RW   | 0×0000_0000 | Used in SW workaround for hardware bugs in other registers. See <i>B.1 Secure and Non-secure privilege registers hardware bug</i> on page Appx-B-208.   |
|        |                 |      |             | See <i>AHBNSPPCEXP0 Register</i> on page 3-77 for information on how this register is implemented in the Musca-B1 test chip.                            |
| 0×0070 | APBNSPPC0       | RW   | 0x0000_0000 | Non-secure Access APB slave Peripheral Protection Control #0. This register controls peripherals in the base element.                                   |
|        |                 |      |             | See the <i>Arm</i> <sup>®</sup> <i>CoreLink</i> <sup>™</sup> <i>SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information.     |
| 0x0074 | APBNSPPC1       | RW   | 0x0000_0000 | Non-secure Access APB slave Peripheral Protection Control #1. This register controls peripherals in the system control element.                         |
|        |                 |      |             | See the <i>Arm</i> <sup>®</sup> <i>CoreLink</i> <sup>™</sup> <i>SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information.     |
| 0x0084 | APBNSPPCEXP1    | RW   | 0×0000_0000 | Expansion 1 Non-secure access APB slave Peripheral Protection Control.  |
|        |                 |      |             | See <i>APBNSPPCEXP1 Register</i> on page 3-77 for information on how this register is implemented in the Musca-B1 test chip.                            |
| 0x00A0 | AHBSPPPCEXP0    | RW   | 0x0000_0000 | Used in SW workaround for a hardware bug in another register. See <i>B.1 Secure and Non-secure privilege registers hardware bug</i> on page Appx-B-208. |
|        |                 |      |             | See <i>AHBSPPPCEXP0 Register</i> on page 3-79 for information on how this register is implemented in the Musca-B1 test chip.                            |

**Table 3-9 Secure Privilege Control Block registers (continued)** 

| Offset | Name         | Туре | Reset value | Function  |
|--------|--------------|------|-------------|---|
| 0x00B0 | APBSPPPC0    | RW   | 0x0000_0000 | Secure Unprivileged Access APB slave Peripheral. Protection Control #0. This register controls the PPC within the Base element.           |
|        |              |      |             | See the Arm <sup>®</sup> CoreLink <sup>™</sup> SSE-200 Subsystem for Embedded Technical Reference Manual for more information.            |
| 0x00B4 | APBSPPPC1    | RW   | 0x0000_0000 | Secure Unprivileged Access APB slave Peripheral. Protection Control #1. This register controls the PPC within the System Control element. |
|        |              |      |             | See the Arm <sup>®</sup> CoreLink <sup>™</sup> SSE-200 Subsystem for Embedded Technical Reference Manual for more information.            |
| 0x00C0 | APBSPPPCEXP0 | RW   | 0x0000_0000 | Expansion 0 Secure Unprivileged access APB slave Peripheral Protection Control.   |
|        |              |      |             | See <i>APBSPPPCEXP0 Register</i> on page 3-80 for information on how this register is implemented in the Musca-B1 test chip.              |
| 0x00C4 | APBSPPPCEXP1 | RW   | 0x0000_0000 | Expansion 1 Secure Unprivileged access APB slave Peripheral Protection Control.   |
|        |              |      |             | See <i>APBSPPPCEXP1 Register</i> on page 3-82 for information on how this register is implemented in the Musca-B1 test chip.              |
| 0x0FD0 | PID4         | RO   | 0x0000_0004 | Peripheral ID 4   |
| 0x0FE0 | PID0         | RO   | 0x0000_0052 | Peripheral ID 0   |
| 0x0FE4 | PID1         | RO   | 0x0000_00B8 | Peripheral ID 1   |
| 0x0FE8 | PID2         | RO   | 0x0000_000B | Peripheral ID 2   |
| 0x0FEC | PID3         | RO   | 0x0000_0000 | Peripheral ID 3   |
| 0x0FF0 | CID0         | RO   | 0x0000_000D | Component ID 0  |
| 0x0FF4 | CID1         | RO   | 0x0000_00F0 | Component ID 1  |
| 0x0FF8 | CID2         | RO   | 0x0000_0005 | Component ID 2  |
| 0x0FFC | CID3         | RO   | 0x0000_00B1 | Component ID 3  |

### **SECMPCINTSTATUS** Register

The SECMPCINTSTATUS Register characteristics are:

## Purpose

Stores the interrupt statuses of the *Memory Protection Controllers* (MPCs). See the  $Arm^*$   $CoreLink^*$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

### **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the SECMPCINTSTATUS Register.

Table 3-10 SECMPCINTSTATUS Register bit assignments

| Bits    | Name               | Function  |
|---------|--------------------|---|
| [31:21] | -                  | Reserved.   |
| [20]    | S_MPCAZ_STATUS     | Interrupt status of CryptoIsland-300 Memory Protection Controller. Reset value:: 0b0. |
| [19]    | S_MPCFLASH1_STATUS | Interrupt status of eFlash 1 Memory Protection Controller. Reset value: 0b0.          |
| [18]    | S_MPCFLASH0_STATUS | Interrupt status of eFlash 0 Memory Protection Controller. Reset value: 0b0.          |
| [17]    | S_MPCSRAM_STATUS   | Interrupt status of Code SRAM Memory Protection Controller. Reset value: 0b0.         |
| [16]    | S_MPCQSPI_STATUS   | Interrupt status of QSPI Memory Protection Controller. Reset value: 0b0.              |
| [15:4]  | -                  | Reserved.   |
| [3]     | S_MPCSRAM3_STATUS  | Interrupt Status of SRAM bank 3 Memory Protection Controller. Reset value: 0b0.       |
| [2]     | S_MPCSRAM2_STATUS  | Interrupt Status of SRAM bank 2 Memory Protection Controller. Reset value: 0b0.       |
| [1]     | S_MPCSRAM1_STATUS  | Interrupt Status of SRAM bank 1 Memory Protection Controller. Reset value: 0b0.       |
| [0]     | S_MPCSRAM0_STATUS  | Interrupt Status of SRAM bank 0 Memory Protection Controller. Reset value: 0b0.       |

# **SECPPCINTSTAT Register**

The SECPPCINTSTAT Register characteristics are:

## Purpose

Stores the interrupt statuses of *Peripheral Protection Controllers* (PPCs). See the  $Arm^*$   $CoreLink^{\text{\tiny M}}$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

# **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the SECPPCINTSTAT Register.

Table 3-11 SECPPCINTSTAT Register bit assignments

| Bits    | Name                  | Function  |
|---------|-----------------------|---|
| [31:21] | -                     | Reserved.   |
| [20]    | S_AHBPPCGPIO_STATUS   | Interrupt status of Peripheral Protection Controller for AHB GPIO slave. Reset value: 0b0.  |
| [19:6]  | -                     | Reserved.   |
| [5]     | S_APBPPCSYSP_STATUS   | Interrupt status of Peripheral Protection Controller for APB slaves within the Musca-B1 test chip system level peripherals. Reset value: 0b0. |
| [4]     | S_APBPPCFLASH_STATUS  | Interrupt status of Peripheral Protection Controller for APB slaves within the Flash subsystem elements. Reset value: 0b0.                    |
| [3:2]   | -                     | Reserved.   |
| [1]     | S_APBPPC1PERIP_STATUS | Interrupt status of Peripheral Protection Controller for APB slaves within the system control element. Reset value: 0b0.                      |
| [0]     | S_APBPPC0PERIP_STATUS | Interrupt status of Peripheral Protection Controller for APB slaves within the base element.  Reset value: 0h0                                |
| [0]     | S_APBPPC0PERIP_STATUS | Controller for APB slaves wi  |

### **SECPPCINTCLR Register**

The SECPPCINTCLR Register characteristics are:

### **Purpose**

Clears the Peripheral Protection Controller (PPC) interrupts.

See the  $Arm^*$  CoreLink<sup>TM</sup> SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

## **Usage constraints**

This register is write-only.

### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the SECPPCINTCLR Register.

Table 3-12 SECPPCINTCLR Register bit assignments

| Bits    | Name               | Function  |
|---------|--------------------|---|
| [31:21] | -                  | Reserved.   |
| [20]    | S_AHBPPCGPIO_CLR   | Interrupt Clear of Peripheral Protection Controller for AHB slaves within the GPIO.                   |
|         |                    | 0b0: No effect.   |
|         |                    | 0b1: Clear interrupt.   |
|         |                    | Reset value: 0b0.   |
| [19:6]  | -                  | Reserved.   |
| [5]     | S_APBPPCSYSP_CLR   | Interrupt Clear of Peripheral Protection Controller for APB slaves within the peripherals subsystem.  |
|         |                    | 0b0: No effect.   |
|         |                    | 0b1: Clear interrupt.   |
|         |                    | Reset value: 0b0.   |
| [4]     | S_APBPPCFLASH_CLR  | Interrupt Clear of Peripheral Protection Controller for APB slaves within the Flash subsystem.        |
|         |                    | 0b0: No effect.   |
|         |                    | 0b1: Clear interrupt.   |
|         |                    | Reset value: 0b0.   |
| [3:2]   | -                  | Reserved.   |
| [1]     | S_APBPPC1PERIP_CLR | Interrupt Clear of Peripheral Protection Controller for APB slaves within the system control element. |
|         |                    | 0b0: No effect.   |
|         |                    | 0b1: Clear interrupt.   |
|         |                    | Reset value: 0b0.   |
| [0]     | S_APBPPC0PERIP_CLR | Interrupt Clear of Protection Controller for APB slaves within the base element.                      |
|         |                    | ØbØ: No effect.   |
|         |                    | 0b1: Clear interrupt.   |
|         |                    | Reset value: 0b0.   |

# **SECPPCINTEN Register**

The SECPPCINTEN Register characteristics are:

# **Purpose**

Enables or disables, that is, masks, the *Peripheral Protection Controller* (PPC) interrupts. See the  $Arm^{\otimes}$  *CoreLink*  $^{\bowtie}$  *SSE-200 Subsystem for Embedded Technical Reference Manual* for more information.

## **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the SECPPCINTEN Register.

Table 3-13 SECPPCINTEN Register bit assignments

| Bits    | Name              | Function   |
|---------|-------------------|--|
| [31:21] | -                 | Reserved.  |
| [20]    | S_AHBPPCGPIO_EN   | Interrupt Enable of Expansion Peripheral Protection Controller for AHB slaves within the GPIO.                   |
|         |                   | 0b0: Mask interrupt.   |
|         |                   | <b>0b1</b> : Enable interrupt.   |
|         |                   | Reset value: 0b0.  |
| [19:6]  | -                 | Reserved.  |
| [5]     | S_APBPPCSYSP_EN   | Interrupt Enable of Expansion Peripheral Protection Controller for APB slaves within the peripherals subsystem.  |
|         |                   | 0b0: Mask interrupt.   |
|         |                   | <b>0b1</b> : Enable interrupt.   |
|         |                   | Reset value: 0b0.  |
| [4]     | S_APBPPCFLASH_EN  | Interrupt Enable of Expansion Peripheral<br>Protection Controller for APB slaves within<br>the Flash subsystem.  |
|         |                   | 0b0: Mask interrupt.   |
|         |                   | <b>0b1</b> : Enable interrupt.   |
|         |                   | Reset value: 0b0.  |
| [3:2]   | -                 | Reserved.  |
| [1]     | S_APBPPC1PERIP_EN | Interrupt Enable of Expansion Peripheral Protection Controller for APB slaves within the system control element. |
|         |                   | 0b0: Mask interrupt.   |
|         |                   | <b>0b1</b> : Enable interrupt.   |
|         |                   | Reset value: 0b0.  |
| [0]     | S_APBPPC0PERIP_EN | Interrupt Enable of <i>Peripheral Protection Controller</i> for APB slaves within the base element.              |
|         |                   | 0b0: Mask interrupt.   |
|         |                   | <b>0b1</b> : Enable interrupt.   |
|         |                   | Reset value: 0b0.  |

#### **AHBNSPPCEXP0** Register

The AHBNSPPCEXP0 Register characteristics are:

#### **Purpose**

Used in SW workaround for hardware bugs in other registers.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the AHBNSPPCEXP0 Register.

Table 3-14 AHBNSPPCEXP0 Register bit assignments

| Bits   | Name  | Function   |
|--------|-------|--|
| [31:1] | -     | Reserved.  |
| [0]    | SW_WA | Used in the software workaround for the hardware bugs in the APBSPPPCEXP1 register in the Secure block and in the APBNSPPPCEXP1 register in the Non-secure block.  See <i>B.1 Secure and Non-secure privilege registers hardware bug</i> on page Appx-B-208. |
|        |       | Reset value 0b0.   |

### **APBNSPPCEXP1** Register

The APBNSPPCEXP1 Register characteristics are:

#### **Purpose**

Defines access security settings for the associated APB slave *Peripheral Protection Controllers* (PPCs) outside the SSE-200 subsystem.

See the  $Arm^*$   $CoreLink^{\mathsf{TM}}$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the APBNSPPCEXP1 Register.

Table 3-15 APBNSPPCEXP1 Register bit assignments

| Bits    | Name    | Function  |
|---------|---------|---|
| [31:16] | -       | Reserved.   |
| [15]    | NS_SDIO | Defines the access security setting for the SDIO interface: |
|         |         | 0b0: Secure access only.                                    |
|         |         | <b>0b1</b> : Non-secure access only.                        |
|         |         | Reset value 0b0.  |

Table 3-15 APBNSPPCEXP1 Register bit assignments (continued)

| Bits | Name       | Function  |
|------|------------|---|
| [14] | NS_PVT     | Defines the access security setting for the PVT sensors:                        |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [13] | NS_RTC     | Defines the access security setting for the Real Time Clock:                    |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [12] | NS_GPTIMER | Defines the access security setting for the General-purpose timer:              |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [11] | NS_SCC     | Defines the access security setting for the Serial Configuration Control (SCC): |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [10] | NS_SPI     | Defines the access security setting for the SPI interface:                      |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [9]  | NS_I2C1    | Defines the access security setting for the I <sup>2</sup> C1 interface:        |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [8]  | NS_I2C0    | Defines the access security setting for the I <sup>2</sup> C0 interface:        |
|      |            | 0b0: Secure access only.  |
|      |            | 0b1: Non-secure access only.  |
|      |            | Reset value 0b0.  |
| [7]  | -          | Reserved.   |

Table 3-15 APBNSPPCEXP1 Register bit assignments (continued)

| Bits | Name     | Function  |
|------|----------|---|
| [6]  | NS_UART1 | Defines the access security setting for the UART1:                      |
|      |          | 0b0: Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [5]  | NS_UART0 | Defines the access security setting for the UART0:                      |
|      |          | <b>0b0</b> : Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [4]  | NS_I2S   | Defines the access security setting for the I <sup>2</sup> S interface: |
|      |          | 0b0: Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [3]  | NS_PWM2  | Defines the access security setting for the PWM2 interface:             |
|      |          | 0b0: Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [2]  | NS_PWM1  | Defines the access security setting for the PWM1 interface:             |
|      |          | 0b0: Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [1]  | NS_PWM0  | Defines the access security setting for the PWM0 interface:             |
|      |          | 0b0: Secure access only.  |
|      |          | 0b1: Non-secure access only.  |
|      |          | Reset value 0b0.  |
| [0]  | -        | Reserved.   |
|      |          |   |

# **AHBSPPPCEXP0** Register

The AHBSPPPCEXP0 Register characteristics are:

# **Purpose**

Used in SW workaround for a hardware bug in another register.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the AHBSPPPCEXP0 Register.

Table 3-16 AHBSPPPCEXP0 Register bit assignments

| Bits   | Name  | Function   |
|--------|-------|--|
| [31:1] | -     | Reserved.  |
| [0]    | SW_WA | Used in the software workaround for a hardware bug in the APBSPPPCEXP1 register in the Secure Privilege block. |
|        |       | See <i>B.1 Secure and Non-secure privilege</i> registers hardware bug on page Appx-B-208.  Reset value 0b0.    |

### **APBSPPPCEXP0** Register

The APBSPPPCEXP0 Register characteristics are:

### **Purpose**

Defines the Secure Privileged access settings for the associated APB slave *Peripheral Protection Controllers* (PPCs) for the Flash subsystem and CryptoIsland-300. See the *Arm® CoreLink™ SSE-200 Subsystem for Embedded Technical Reference Manual* for more information.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

The following table shows the bit assignments of the APBSPPPCEXP0 Register.

Table 3-17 APBSPPPCEXP0 Register bit assignments

| Bits    | Name     | Function  |
|---------|----------|---|
| [31:15] | -        | Reserved.   |
| [14]    | S_AZ_MPC | Defines the Secure Privileged access setting for the CryptoIsland-300 Memory Protection Controller:  0b0: Secure Privileged access only.  0b1: Secure Unprivileged and Privileged access.  Reset value 0b0. |
| [13:9]  | -        | Reserved.   |

Table 3-17 APBSPPPCEXP0 Register bit assignments (continued)

| Bits | Name         | Function   |
|------|--------------|--|
| [8]  | S_AZMHU1     | Defines the Secure Privileged access setting for CryptoIsland-300 Message Handling Unit 1:   |
|      |              | 0b0: Secure Privileged access only.  |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                      |
|      |              | Reset value 0b0.   |
| [7]  | S_AZMHU0_MPC | Defines the Secure Privileged access setting for CryptoIsland-300 Message Handling Unit 0:   |
|      |              | 0b0: Secure Privileged access only.  |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                      |
|      |              | Reset value 0b0.   |
| [6]  | S_QSPI_MPC   | Defines the Secure Privileged access setting for the QSPI Memory Protection Controller:      |
|      |              | 0b0: Secure Privileged access only.  |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                      |
|      |              | Reset value 0b0.   |
| [5]  | S_SRAM_MPC   | Defines the Secure Privileged access setting for the Code SRAM Memory Protection Controller: |
|      |              | 0b0: Secure Privileged access only.  |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                      |
|      |              | Reset value 0b0.   |
| [4]  | S_FLASH1_MPC | Defines the Secure Privileged access setting for the eFlash 1 Memory Protection Controller:  |
|      |              | 0b0: Secure Privileged access only.  |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                      |
|      |              | Reset value 0b0.   |

Table 3-17 APBSPPPCEXP0 Register bit assignments (continued)

| Bits | Name         | Function  |
|------|--------------|---|
| [3]  | S_FLASH0_MPC | Defines the Secure Privileged access setting for the eFlash 0 Memory Protection Controller: |
|      |              | 0b0: Secure Privileged access only.   |
|      |              | <b>0b1</b> : Secure unPrivileged and Privileged access.                                     |
|      |              | Reset value 0b0.  |
| [2]  | S_QSPI       | Defines the Secure Privileged access setting for the QSPI APB interface:                    |
|      |              | 0b0: Secure Privileged access only.   |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                     |
|      |              | Reset value 0b0.  |
| [1]  | S_FLASH1     | Defines the Secure Privileged access setting for the eFlash 1 controller:                   |
|      |              | 0b0: Secure Privileged access only.   |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                     |
|      |              | Reset value 0b0.  |
| [0]  | S_FLASH0     | Defines the Secure Privileged access setting for the eFlash 0 controller:                   |
|      |              | 0b0: Secure Privileged access only.   |
|      |              | <b>0b1</b> : Secure Unprivileged and Privileged access.                                     |
|      |              | Reset value 0b0.  |

### **APBSPPPCEXP1** Register

The APBSPPPCEXP1 Register characteristics are:

#### **Purpose**

Defines the Secure Unprivileged access settings for the associated APB slave *Peripheral Protection Controllers* (PPCs) for peripherals on the APB PPC Mux.

See the *Arm*<sup>®</sup> *CoreLink*<sup>™</sup> *SSE-200 Subsystem for Embedded Technical Reference Manual* for more information.

### **Usage constraints**

There is a hardware bug in this register. See *B.1 Secure and Non-secure privilege registers hardware bug* on page Appx-B-208 for the description of the workaround.

## Memory offset and full register reset value

See 3.4.6 Secure Privilege Control Block on page 3-70.

| The following tal | ble shows the bit | assignments of | the APBSPPPCEXP1 | Register. |
|-------------------|-------------------|----------------|------------------|-----------|
|                   |                   |                |                  | - 0       |

| <br>Caution | - |
|-------------|---|
|             |   |

The hardware bug in this register prevents it from enabling Unprivileged access, bit[n]=0b1, for a peripheral. See *B.1 Secure and Non-secure privilege registers hardware bug* on page Appx-B-208 for the description of the workaround.

Table 3-18 APBSPPPCEXP1 Register bit assignments

| Bits    | Name      | Function   |
|---------|-----------|--|
| [31:16] | -         | Reserved.  |
| [15]    | S_SDIO    | Defines the Secure Unprivileged access setting for the SDIO:   |
|         |           | 0b0: Secure Privileged access only.  |
|         |           | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|         |           | Reset value 0b0.   |
| [14]    | S_PVT     | Defines the Secure Unprivileged access setting for the PVT sensor system:                            |
|         |           | <b>0b0</b> : Secure Privileged access only.  |
|         |           | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|         |           | Reset value 0b0.   |
| [13]    | S_RTC     | Defines the Secure Unprivileged access setting for the <i>Real Time Clock</i> (RTC):                 |
|         |           | 0b0: Secure Privileged access only.  |
|         |           | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|         |           | Reset value 0b0.   |
| [12]    | S_GPTIMER | Defines the Secure Unprivileged access setting for the General-purpose timer:                        |
|         |           | 0b0: Secure Privileged access only.  |
|         |           | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|         |           | Reset value 0b0.   |
| [11]    | s_scc     | Defines the Secure Unprivileged access setting for the <i>Serial Configuration Controller</i> (SCC): |
|         |           | 0b0: Secure Privileged access only.  |
|         |           | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|         |           | Reset value 0b0.   |

Table 3-18 APBSPPPCEXP1 Register bit assignments (continued)

| Bits | Name    | Function  |
|------|---------|---|
| [10] | S_SPI   | Defines the Secure Unprivileged access setting for the SPI:           |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |
| [9]  | S_I2C1  | Defines the Secure Unprivileged access setting for I <sup>2</sup> C1: |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |
| [8]  | S_I2C0  | Defines the Secure Unprivileged access setting for I <sup>2</sup> C0: |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |
| [7]  | -       | Reserved.   |
| [6]  | S_UART1 | Defines the Secure Unprivileged access setting for UART1:             |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |
| [5]  | S_UART0 | Defines the Secure Unprivileged access setting for UART0:             |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |
| [4]  | S_I2S   | Defines the Secure Unprivileged access setting for I <sup>2</sup> S:  |
|      |         | 0b0: Secure Privileged access only.                                   |
|      |         | <b>0b1</b> : Secure Unprivileged and Privileged access.               |
|      |         | Reset value 0b0.  |

Table 3-18 APBSPPPCEXP1 Register bit assignments (continued)

| Bits | Name   | Function   |
|------|--------|--|
| [3]  | S_PWM2 | Defines the Secure Unprivileged access setting for PWM2: |
|      |        | 0b0: Secure Privileged access only.                      |
|      |        | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|      |        | Reset value 0b0.   |
| [2]  | S_PWM1 | Defines the Secure Unprivileged access setting for PWM1: |
|      |        | 0b0: Secure Privileged access only.                      |
|      |        | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|      |        | Reset value 0b0.   |
| [1]  | S_PWM0 | Defines the Secure Unprivileged access setting for PWM0: |
|      |        | 0b0: Secure Privileged access only.                      |
|      |        | <b>0b1</b> : Secure Unprivileged and Privileged access.  |
|      |        | Reset value 0b0.   |
| [0]  | -      | Reserved.  |

### 3.4.7 Non-secure Privilege Control Block

The Non-secure Privilege Control Block implements program-visible states that enable software to control various security gating units within the design.

The base memory address of the Non-secure Privilege Control Block is 0x4008\_0000.

Writes to the registers must be 32 bits wide. Attempted byte and halfword writes are ignored.

Reads and writes are supported only from Non-secure Privileged access.

See the  $Arm^*$   $CoreLink^{\mathsf{TM}}$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

The following table shows the registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-19 Non-secure Privilege Control Block registers

| Name          | Туре  | Reset value  | Function   |
|---------------|---|--|--|
| AHBNSPPPCEXP0 | RW  | 0x0000_0000  | Used in SW workaround for a hardware bug in another register. See <i>B.1 Secure and Non-secure privilege registers hardware bug</i> on page Appx-B-208.  |
|               |   |  | See <i>AHBNSPPPCEXP0 Register</i> on page 3-86 for information on how this register is implemented in the Musca-B1 test chip.  |
| APBNSPPPC0    | RW  | 0x0000_0000  | Non-secure Unprivileged Access APB slave Peripheral Protection Control 0.  See the <i>Arm</i> <sup>®</sup> <i>CoreLink</i> <sup>™</sup> <i>SSE-200 Subsystem for Embedded Technical</i>  |
|               |   |  | Reference Manual for more information.   |
| APBNSPPPC1    | RW  | 0x0000_0000  | Non-secure Unprivileged Access APB slave Peripheral Protection Control 1.  |
|               |   |  | See the <i>Arm</i> ® <i>CoreLink</i> ™ <i>SSE-200 Subsystem for Embedded Technical Reference Manual</i> for more information.  |
| APBNSPPPCEXP0 | RW  | 0x0000_0000  | Expansion 0 Non-secure Unprivileged Access APB slave Peripheral Protection Control.  |
|               |   |  | See <i>APBNSPPPCEXP0 Register</i> on page 3-87 for information on how this register is implemented in the Musca-B1 test chip.  |
| APBNSPPPCEXP1 | RW  | 0x0000_0000  | Expansion 1 Non-secure Unprivileged Access APB slave Peripheral Protection Control.  |
|               |   |  | See <i>APBNSPPPCEXP1 Register</i> on page 3-89 for information on how this register is implemented in the Musca-B1 test chip.  |
| PID4          | RO  | 0x0000_0004  | Peripheral ID 4  |
| PID0          | RO  | 0x0000_0053  | Peripheral ID 0  |
| PID1          | RO  | 0x0000_00B8  | Peripheral ID 1  |
| PID2          | RO  | 0x0000_000B  | Peripheral ID 2  |
| PID3          | RO  | 0x0000_0000  | Peripheral ID 3  |
| CID0          | RO  | 0x0000_000D  | Component ID 0   |
| CID1          | RO  | 0x0000_00F0  | Component ID 1   |
| CID2          | RO  | 0x0000_0005  | Component ID 2   |
| CID3          | RO  | 0x0000_00B1  | Component ID 3   |
|               | AHBNSPPPCEXP0  APBNSPPPC1  APBNSPPPCEXP0  APBNSPPPCEXP1  PID4  PID0  PID1  PID2  PID2  PID3  CID0  CID1  CID1  CID2 | AHBNSPPPCEXPO RW  APBNSPPPC1 RW  APBNSPPPCEXPO RW  APBNSPPPCEXPO RW  PID4 RO  PID0 RO  PID1 RO  PID2 RO  PID2 RO  PID3 RO  CID0 RO  CID0 RO  CID1 RO  CID1 RO  CID2 RO | AHBNSPPPCEXP0         RW         0x0000_0000           APBNSPPPC0         RW         0x0000_0000           APBNSPPPC1         RW         0x0000_0000           APBNSPPPCEXP0         RW         0x0000_0000           APBNSPPPCEXP1         RW         0x0000_0000           PID4         RO         0x0000_0004           PID0         RO         0x0000_0008           PID1         RO         0x0000_0008           PID3         RO         0x0000_0000           CID0         RO         0x0000_0000           CID1         RO         0x0000_0005           CID2         RO         0x0000_0005 |

## **AHBNSPPPCEXP0** Register

The Expansion 0 Non-secure Unprivileged Access AHB slave Peripheral Protection Control Register characteristics are:

### **Purpose**

Used in SW workaround for a hardware bug in another register.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.4.7 Non-secure Privilege Control Block on page 3-85.

The following table shows the bit assignments of the AHBNSPPPCEXP0 Register.

Table 3-20 AHBNSPPPCEXP0 Register bit assignments Register

| Bits   | Name  | Function   |
|--------|-------|--|
| [31:1] | -     | Reserved.  |
| [0]    | SW_WA | This bit is used in the software workaround for the hardware bug in the APBNSPPPCEXP1 register in the Non-secure block.  See <i>B.1 Secure and Non-secure privilege registers hardware bug</i> on page Appx-B-208.  Reset value <b>0b0</b> . |

## **APBNSPPPCEXP0** Register

The APBNSPPPCEXP0 Register characteristics are:

#### **Purpose**

Defines the Non-secure access settings for the associated APB slave *Peripheral Protection Controllers* (PPCs) outside the SSE-200 subsystem.

See the  $Arm^{\circ}$   $CoreLink^{\circ}$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.4.7 Non-secure Privilege Control Block on page 3-85.

The following table shows the bit assignments of the APBNSPPPCEXP0 Register.

Table 3-21 APBNSPPPCEXP0 Register bit assignments

| Bits    | Name          | Function   |
|---------|---------------|--|
| [31:15] | -             | Reserved.  |
| [14]    | NS_AZ_MPC     | Defines the Non-secure Unprivileged access settings for the CryptoIsland-300 Memory Protection Controller:                     |
|         |               | 0: Non-secure Privileged access only.  |
|         |               | 1: Non-secure Privileged and Unprivileged access.  |
|         |               | Reset value 0b0.   |
| [13:9]  | -             | Reserved.  |
| [8]     | NS_AZMHU1_MPC | Defines the Non-secure Unprivileged access settings for CryptoIsland-300 Message Handling Unit 1 Memory Protection Controller: |
|         |               | 0: Non-secure Privileged access only.  |
|         |               | 1: Non-secure Privileged and Unprivileged access.  |
|         |               | Reset value 0b0.   |

Table 3-21 APBNSPPPCEXP0 Register bit assignments (continued)

| Bits | Name          | Function   |
|------|---------------|--|
| [7]  | NS_AZMHU0_MPC | Defines the Non-secure Unprivileged access settings for the CryptoIsland-300 Message Handling Unit 0 Memory Protection Controller: |
|      |               | 0: Non-secure Privileged access only.  |
|      |               | 1: Non-secure Privileged and Unprivileged access.  |
|      |               | Reset value 0b0.   |
| [6]  | NS_QSPI_MPC   | Defines the Non-secure Unprivileged access settings for the QSPI Memory Protection Controller:                                     |
|      |               | 0: Non-secure Privileged access only.  |
|      |               | 1: Non-secure Privileged and Unprivileged access.  |
|      |               | Reset value 0b0.   |
| [5]  | NS_SRAM_MPC   | Defines the Non-secure Unprivileged access settings for the Code SRAM Memory Protection Controller:                                |
|      |               | 0: Non-secure Privileged access only.  |
|      |               | 1: Non-secure Privileged and Unprivileged access.  |
|      |               | Reset value 0b0.   |
| [4]  | NS_FLASH1_MPC | Defines the Non-secure Unprivileged access settings for the eFlash 1 Memory Protection Controller:                                 |
|      |               | 0: Non-secure Privileged access only.  |
|      |               | 1: Non-secure Privileged and Unprivileged access.  |
|      |               | Reset value 0b0.   |
| [3]  | NS_FLASH0_MPC | Defines the Non-secure Unprivileged access settings for the eFlash 0 Memory Protection Controller:                                 |
|      |               | 0: Non-secure Privileged access only.  |
|      |               | 1: Non-secure Privileged and Unprivileged access.  |
|      |               | Reset value <b>0b0</b> .   |

Table 3-21 APBNSPPPCEXP0 Register bit assignments (continued)

| Bits | Name      | Function   |
|------|-----------|--|
| [2]  | NS_QSPI   | Defines the Non-secure Unprivileged access settings for the QSPI APB interface:  |
|      |           | 0: Non-secure Privileged access only.  |
|      |           | 1: Non-secure Privileged and Unprivileged access.                                |
|      |           | Reset value 0b0.   |
| [1]  | NS_FLASH1 | Defines the Non-secure Unprivileged access settings for the eFlash 1 controller: |
|      |           | 0: Non-secure Privileged access only.  |
|      |           | 1: Non-secure Privileged and Unprivileged access.                                |
|      |           | Reset value 0b0.   |
| [0]  | NS_FLASH0 | Defines the Non-secure Unprivileged access settings for the eFlash 0 controller: |
|      |           | 0: Non-secure Privileged access only.  |
|      |           | 1: Non-secure Privileged and Unprivileged access.                                |
|      |           | Reset value 0b0.   |

### **APBNSPPPCEXP1** Register

The APBNSPPPCEXP1 Register characteristics are:

### **Purpose**

Defines the Non-secure access settings for the associated APB slave *Peripheral Protection Controllers* (PPCs) outside the SSE-200 subsystem.

See the  $Arm^*$   $CoreLink^*$  SSE-200 Subsystem for Embedded Technical Reference Manual for more information.

# Usage constraints

There is a hardware bug in this register. See *B.1 Secure and Non-secure privilege registers hardware bug* on page Appx-B-208 for the description of the workaround.

#### Memory offset and full register reset value

See 3.4.7 Non-secure Privilege Control Block on page 3-85.

The following table shows the bit assignments of the APBNSPPPCEXP1 Register.

| Caution   |
|---|
| The hardware bug in this register prevents it from enabling Unprivileged access, bit[n]=0b1, for a    |
| peripheral. See B.1 Secure and Non-secure privilege registers hardware bug on page Appx-B-208 for the |
| description of the workaround.  |
|   |

# Table 3-22 APBNSPPPCEXP1 Register bit assignments

| Bits    | Name       | Function   |
|---------|------------|--|
| [31:16] | -          | Reserved.  |
| [15]    | NS_SDIO    | Defines the Non-secure access setting for the SDIO:                                  |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |
| [14]    | NS_PVT     | Defines the Non-secure access setting for the PVT sensor system:                     |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |
| [13]    | NS_RTC     | Defines the Non-secure access setting for the <i>Real Time Clock</i> (RTC):          |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |
| [12]    | NS_GPTIMER | Defines the Non-secure access setting for the General-purpose timer:                 |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |
| [11]    | NS_SCC     | Defines the Non-secure access setting for the Serial Configuration Controller (SCC): |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |
| [10]    | NS_SPI     | Defines the Non-secure access setting for the SPI:                                   |
|         |            | 0: Non-secure privileged access only.  |
|         |            | 1: Non-secure Privileged and Unprivileged access.                                    |
|         |            | Reset value 0b0.   |

Table 3-22 APBNSPPPCEXP1 Register bit assignments (continued)

| Bits | Name     | Function   |
|------|----------|--|
| [9]  | NS_I2C1  | Defines the Non-secure access setting for I <sup>2</sup> C1: |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |
| [8]  | NS_I2C0  | Defines the Non-secure access setting for I <sup>2</sup> C0: |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |
| [7]  | -        | Reserved.  |
| [6]  | NS_UART1 | Defines the Non-secure access setting for UART1:             |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |
| [5]  | NS_UART0 | Defines the Non-secure access setting for UART0:             |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |
| [4]  | NS_I2S   | Defines the Non-secure access setting for I <sup>2</sup> S:  |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |
| [3]  | NS_PWM2  | Defines the Non-secure access setting for PWM2:              |
|      |          | 0: Non-secure privileged access only.                        |
|      |          | 1: Non-secure Privileged and Unprivileged access.            |
|      |          | Reset value 0b0.   |

Table 3-22 APBNSPPPCEXP1 Register bit assignments (continued)

| Bits | Name    | Function  |
|------|---------|---|
| [2]  | NS_PWM1 | Defines the Non-secure access setting for PWM1:   |
|      |         | 0: Non-secure privileged access only.             |
|      |         | 1: Non-secure Privileged and Unprivileged access. |
|      |         | Reset value 0b0.                                  |
| [1]  | NS_PWM0 | Defines the Non-secure access setting for PWM0:   |
|      |         | 0: Non-secure privileged access only.             |
|      |         | 1: Non-secure Privileged and Unprivileged access. |
|      |         | Reset value 0b0.                                  |
| [0]  | -       | Reserved.   |

## 3.4.8 Message Handling Unit

Two *Message Handling Units* (MHUs) in the base element enable software to raise interrupts to the processor cores.

MHU0 base memory addresses are:

- 0x4000\_3000 in the Non-secure region.
- 0x5000\_3000 in the Secure region.

MHU1 base memory addresses are:

- 0x4000\_4000 in the Non-secure region.
- 0x5000 4000 in the Secure region.

The TrustZone Peripheral Protection Controller (PPC) controls the area in which the MHU resides.

Only 32-bit writes are supported. Byte and halfword writes are ignored.

See the *Arm*<sup>®</sup> *CoreLink*<sup>™</sup> *SSE-200 Subsystem for Embedded Technical Reference Manual.* 

The following table shows the MHU0 and MHU1 registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-23 MHU registers

| Offset | Name          | Туре | Reset value | Description                       |
|--------|---------------|------|-------------|-----------------------------------|
| 0x0000 | CPU0INTR_STAT | RO   | 0x0000_0000 | Core 0 interrupt status register. |
| 0x0004 | CPU0INTR_SET  | WO   | 0x0000_0000 | Core 0 interrupt set register.    |
| 0x0008 | CPU0INTR_CLR  | WO   | 0x0000_0000 | Core 0 interrupt clear register.  |
| 0x0010 | CPU1INTR_STAT | RO   | 0x0000_0000 | Core 1 interrupt status register. |
| 0x0014 | CPU1INTR_SET  | WO   | 0×0000_0000 | Core 1 interrupt set register.    |
| 0x0018 | CPU1INTR_CLR  | WO   | 0x0000_0000 | Core 1 interrupt clear register.  |

Table 3-23 MHU registers (continued)

| Offset | Name  | Туре | Reset value | Description      |
|--------|-------|------|-------------|------------------|
| 0x0FD0 | PIDR4 | RO   | 0x0000_0004 | Peripheral ID 4. |
| 0x0FE0 | PIDR0 | RW   | 0x0000_0056 | Peripheral ID 0. |
| 0x0FE4 | PIDR1 | RO   | 0x0000_00B8 | Peripheral ID 1. |
| 0x0FE8 | PIDR2 | RO   | 0x0000_0000 | Peripheral ID 2. |
| 0x0FEC | PIDR3 | WO   | 0x0000_0000 | Peripheral ID 3. |
| 0x0FF0 | CIDR0 | RO   | 0x0000_000D | Component ID 0.  |
| 0x0FF4 | CIDR1 | RO   | 0x0000_00F0 | Component ID 1.  |
| 0x0FF8 | CIDR2 | RO   | 0x0000_0005 | Component ID 2.  |
| 0x0FFC | CIDR3 | RO   | 0x0000_00B1 | Component ID 3.  |

### 3.4.9 AHB5 TrustZone Memory Protection Controllers

The Musca-B1 test chip implements AHB5 TrustZone *Memory Protection Controllers* (MPCs) for certain blocks including blocks in the base element.

The base memory addresses of the MPC APB configuration interfaces are in the Secure region. The base memory addresses of the configuration interfaces in the base element are:

- 0x5008 3000 for internal SRAM bank 0.
- 0x5008 4000 for internal SRAM bank 1.
- 0x5008 5000 for internal SRAM bank 2.
- 0x5008 6000 for internal SRAM bank 3.

The following base memory addresses are not in the base element but are shown here for convenience:

- 0x5200 0000 for OSPI.
- 0x5210 0000 for SRAM.
- 0x5220 1000 for eFlash 0.
- 0x5230 0000 for eFlash 1.
- 0x52E0 0000 for CryptoIsland-300.

The AHB5 TrustZone MPC gates transactions towards a memory interface when a security violation occurs. The security checking is done based on block/page level which is configured externally by the security controller through an APB interface.

The configuration registers can only be set by the security controller in the system with secure accesses (PRTO[1]==0). Any type of access can read the identification registers.

APB accesses are internally aligned to word boundaries, so PADDR[1:0] bits are ignored. The PSTRB[3:0] write strobe signals indicate which byte or bytes of the data bus contain valid data.

See the *Arm*<sup>®</sup> *CoreLink*<sup>™</sup> *SIE-200 System IP for Embedded Technical Reference Manual*.

The following table shows the AHB5 TrustZone MPC registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

# Table 3-24 AHB5 TrustZone MPC registers

| Offset | Name       | Туре | Reset value | Function  |  |  |
|--------|------------|------|-------------|---|--|--|
| 0x0000 | CTRL       | RW   | 0x0000_0000 | Bit[31]: Security lockdown  |  |  |
|        |            |      |             | Bit[30:9]: Reserved   |  |  |
|        |            |      |             | Bit[8]: Autoincrement Reserved when BLK_SIZE > ADDR_WIDTH-11  |  |  |
|        |            |      |             | Bit[31]: Security lockdown Bit[30:9]: Reserved Bit[8]: Autoincrement Reserved when BLK_SIZE > ADDR_WIDTH-11 Bit[7]: Data interface gating acknowledge (RO) Reserved when GATE_PRESENT = 0 Bit[6]: Data interface gating request. Reserved when GATE_PRESENT = 0 Bit[5]: Reserved Bit[4]: Security error response configuration (CFG_SEC_RESP) 0:RAZ-WI 1: Bus Error Bit[3:0]: Reserved  Maximum value of block-based index register.  Bit[31]: Init in progress Bit[30:4]: Reserved Bit[3:0]: Block size: 0: 32 Bytes 1: 64 Bytes 15: 1MByte Block size = 1 << (BLK_CFG+5) Index value for accessing block-based look up table.   |  |  |
|        |            |      |             | Bit[31]: Security lockdown Bit[30:9]: Reserved Bit[8]: Autoincrement Reserved when BLK_SIZE > ADDR_WIDTH-11 Bit[7]: Data interface gating acknowledge (RO) Reserved when GATE_PRESENT = 0 Bit[6]: Data interface gating request. Reserved when GATE_PRESENT = 0 Bit[5]: Reserved Bit[4]: Security error response configuration (CFG_SEC_RESP) 0:RAZ-WI 1: Bus Error Bit[3:0]: Reserved Maximum value of block-based index register.  Bit[31]: Init in progress Bit[30:4]: Reserved Bit[3:0]: Block size: 0: 32 Bytes 1: 64 Bytes 15: 1MByte Block size = 1 << (BLK_CFG+5)  Block-based gating Look Up Table (LUT): Access to block-based look up configuration space pointed to by BLK_IDX. Bit[31:0]: each bit indicates one block: If BLK_IDX is 0x0, bit[0] is block #0, bit[31] is block#31. If BLK_IDX is 0x2, bit[0] is block #32, bit[31] is block#63. If BLK_IDX is 0x2, bit[0] is block#131040, bit[31] is block#131071. The maximum value of BLK_IDX is defined by the BLK_MAX register. For each configuration bit, 0 indicates secure, 1 indicates Non-secure. A full word write or read to this register automatically increments the BLK_IDX by one if enabled by CTRL[8]. The upper bits are reserved if BLK_SIZE > ADDR_WIDTH - 11. |  |  |
|        |            |      |             | Bit[5]: Reserved  |  |  |
|        |            |      |             | Bit[4]: Security error response configuration (CFG_SEC_RESP) 0:RAZ-WI   |  |  |
|        |            |      |             | 1: Bus Error  |  |  |
|        |            |      |             | Bit[3:0]: Reserved  |  |  |
| 0x0010 | BLK_MAX    | RO   | -           | Maximum value of block-based index register.  |  |  |
| 0x0014 | BLK_CFG    | RO   | -           | Bit[31]: Init in progress   |  |  |
|        |            |      |             | Bit[30:4]: Reserved   |  |  |
|        |            |      |             | Bit[3:0]: Block size:   |  |  |
|        |            |      |             | Maximum value of block-based index register.  Bit[31]: Init in progress Bit[30:4]: Reserved Bit[3:0]: Block size: 0: 32 Bytes 1: 64 Bytes 15: 1MByte Block size = 1 << (BLK_CFG+5) Index value for accessing block-based look up table.  Block-based gating Look Up Table (LUT): Access to block-based look up  |  |  |
|        |            |      |             | Bit[3:0]: Block size:  0: 32 Bytes  1: 64 Bytes   15: 1MByte  Block size = 1 << (BLK_CFG+5)   |  |  |
|        |            |      |             | Bit[31]: Init in progress  Bit[30:4]: Reserved  Bit[3:0]: Block size:  0: 32 Bytes  1: 64 Bytes   15: 1MByte  Block size = 1 << (BLK_CFG+5)  Index value for accessing block-based look up table.  Block-based gating Look Up Table (LUT): Access to block-based look up  |  |  |
|        |            |      |             | 15: 1MByte  |  |  |
|        |            |      |             | Block size = 1 << (BLK_CFG+5)   |  |  |
| 0x0018 | BLK_IDX    | RW   | 0x0000_0000 | Index value for accessing block-based look up table.  |  |  |
| 0x001C | BLK_LUT[n] | RW   | 0x0000_0000 |   |  |  |
|        |            |      |             | Bit[31:0]: each bit indicates one block:  |  |  |
|        |            |      |             | If BLK_IDX is 0x0, bit[0] is block #0, bit[31] is block#31.   |  |  |
|        |            |      |             | If BLK_IDX is 0x1, bit[0] is block #32, bit[31] is block#63.  |  |  |
|        |            |      |             | If BLK_IDX is 0x2, bit[0] is block#64, bit[31] is block#95  |  |  |
|        |            |      |             | If BLK_IDX is 0xFFF, bit[0] is block#131040, bit[31] is block#131071.   |  |  |
|        |            |      |             | The maximum value of BLK_IDX is defined by the BLK_MAX register.  |  |  |
|        |            |      |             | For each configuration bit, 0 indicates secure, 1 indicates Non-secure.   |  |  |
|        |            |      |             |   |  |  |
|        |            |      |             | The upper bits are reserved if BLK_SIZE > ADDR_WIDTH - 11.  |  |  |
| 0x0020 | INT_STAT   | RO   | 0×0000_0000 | Bits[31:1]: Reserved.   |  |  |
|        |            |      |             | Bit[0]: mpc_irq triggered.  |  |  |

# Table 3-24 AHB5 TrustZone MPC registers (continued)

| Offset | Name      | Туре | Reset value | Function  |  |  |
|--------|-----------|------|-------------|---|--|--|
| 0x0024 | INT_CLEAR | WO   | 0×0000_0000 | Bits[31:1]: Reserved  |  |  |
|        |           |      |             | Bit[0]: mpc_irq clear (cleared automatically).  |  |  |
| 0x0028 | INT_EN    | RW   | 0×0000_0000 | Bits[31:1]: Reserved.   |  |  |
|        |           |      |             | Bit[0]: mpc_irq enable.   |  |  |
|        |           |      |             | Enables interrupt output generation. The INT_STAT, INT_INFO1, and INT_INFO2 registers are still set for errors.   |  |  |
| 0x002C | INT_INFO1 | RO   | 0×0000_0000 | haddr[31:0] of the first security violating address.  |  |  |
|        |           |      |             | Bits are valid when <b>mpc_irq</b> is triggered. Subsequent security violation transfers remain blocked, that is, not captured in this register and the register retains its value until <b>mpc_irq</b> is cleared. |  |  |
| 0x0030 | INT_INFO2 | RO   | 0×0000_0000 | Additional control bits of the first security violating transfer.   |  |  |
|        |           |      |             | Bit [31:18]: Reserved.  |  |  |
|        |           |      |             | Bit [17]: cfg_ns.   |  |  |
|        |           |      |             | Bit [16]: hnonsec. Bit [15:0]: hmaster. Bits are valid when mpc_irq is triggered.   |  |  |
|        |           |      |             | Bit [15:0]: hmaster.  Bits are valid when mpc_irq is triggered.  Subsequent security violating transfers remain blocked, that is, not captured in this  |  |  |
|        |           |      |             | Bits are valid when <b>mpc_irq</b> is triggered.  |  |  |
|        |           |      |             | Subsequent security violating transfers remain blocked, that is, not captured in this register and the register retains its value until mpc_irq is cleared.   |  |  |
| 0x0034 | INT_SET   | WO   | 0×0000_0000 | Bit[31:1]: Reserved.  |  |  |
|        |           |      |             | Bit[0]: mpc_irq set.  |  |  |
|        |           |      |             | Debug purpose only.   |  |  |
|        |           |      |             | Sets mpc_irq triggered in INT_STAT regardless of the mpc_irq_enable input.  |  |  |
| 0x0FD0 | PIDR4     | RO   | 0x0000_0004 | Peripheral ID 4.  |  |  |
|        |           |      |             | Bits[7:4] block count.  |  |  |
|        |           |      |             | Bits [3:0] jep106_c_code.   |  |  |
| 0x0FD4 | PIDR5     | RO   | 0×0000_0000 | Peripheral ID 5 (not used).   |  |  |
| 0x0FD8 | PIDR6     | RO   | 0x0000_0000 | Peripheral ID 6, not used.  |  |  |
| 0x0FDC | PIDR7     | RO   | 0×0000_0000 | Peripheral ID 7 (not used).   |  |  |
| 0x0FE0 | PIDR0     | RO   | 0×0000_0060 | Peripheral ID 0.  |  |  |
|        |           |      |             | Bits [31:8]: Reserved   |  |  |
|        |           |      |             | Bits [7:0]. Part number [7:0].  |  |  |
| 0x0FE4 | PIDR1     | RO   | 0×0000_00B8 | Peripheral ID 1.  |  |  |
|        |           |      |             | Bits[7:4] jep106_id_3_0.  |  |  |
|        |           |      |             | Bits[3:0] Part number[11:8]).   |  |  |
|        |           |      |             |   |  |  |

#### Table 3-24 AHB5 TrustZone MPC registers (continued)

| Offset | Name  | Туре | Reset value | Function                                |  |
|--------|-------|------|-------------|---|--|
| 0x0FE8 | PIDR2 | RO   | 00000_000B  | Peripheral ID 2.                        |  |
|        |       |      |             | Bits[7:4] revision.                     |  |
|        |       |      |             | Bit[3] jedec_used                       |  |
|        |       |      |             | Bits[2:0] jep106_id_6_4.                |  |
| 0x0FEC | PIDR3 | RO   | 0x0000_0000 | Peripheral ID 3.                        |  |
|        |       |      |             | Bits[7:4] ECO revision number.          |  |
|        |       |      |             | Bits[3:0] customer modification number. |  |
| 0x0FF0 | CIDR0 | RO   | 0x0000_000D | Component ID 0.                         |  |
| 0x0FF4 | CIDR1 | RO   | 0x0000_00F0 | Component ID 1 (PrimeCell class).       |  |
| 0x0FF8 | CIDR2 | RO   | 0x0000_0005 | Component ID 2.                         |  |
| 0x0FFC | CIDR3 | RO   | 0x0000_00B1 | Component ID 3.                         |  |

### Look Up Table examples

The contents of the *Look Up Table* (LUT) can be accessed in several ways that might require different configurations of the autoincrement function of the BLK IDX register.

#### To read the full contents of the LUT:

- 1. Set the autoincrement enable bit, CTRL[8], to 0x1.
- 2. Read the BLK\_MAX register. The value in this register, 0xN, represents the last address in the LUT.
- 3. Write 0x0 to the BLK IDX register.
- 4. Read the BLK LUT register 0xN times to read the complete LUT.

### To write the full contents of the LUT:

- 1. Set autoincrement enable bit, CTRL[8], to 0x1.
- 2. Read the BLK\_MAX register. This register has a value 0xN which represents the last address in the LUT.
- 3. Write 0x0 to the BLK\_IDX register.
- 4. Write the new values to the BLK\_LUT register 0xN times to fill the complete LUT.

#### To read/write/modify a single location:

- 1. Set autoincrement enable bit, CTRL[8], to 0x1.
- 2. Write the required address to the BLK IDX.
- 3. Read the current contents of the LUT.
- 4. Write the new contents to the LUT.

reading the full contents.

| Note               |                       |                        |                      |         |
|--------------------|-----------------------|------------------------|----------------------|---------|
| Even byte accesses | can be used to update | te only the required b | ovte of the register | without |

## **Configuration lockdown**

The AHB5 TrustZone MPC provides a configuration lockdown feature that prevents malicious software from changing the security configuration. Writing 0x1 to the security lockdown bit, CTRL[31], enables the configuration lockdown feature.

|  | When the | configuration | lockdown | feature | is enabled: |
|--|----------|---------------|----------|---------|-------------|
|--|----------|---------------|----------|---------|-------------|

- The lockdown feature can only be disabled by a component reset that resets CTRL[31] to 0x0.
- The following registers are read-only:
  - CTRL.
  - BLK LUT.
  - INT EN.

| _      |  |
|--------|--|
| Note - |  |
|        |  |

Arm recommends that you write 0x1 to the LUT autoincrement bit, CTRL[8], before enabling the configuration lockdown feature. When the feature is enabled, only LUT reading is available which is simpler when BLK IDX increments automatically during the read sequence.

# 3.5 System control element

This section describes the registers that control the blocks in the SSE-200 subsystem.

This section contains the following subsections:

- 3.5.1 System control regions on page 3-98.
- 3.5.2 System Information Register Block on page 3-99.
- 3.5.3 System Control Register Block on page 3-99.
- 3.5.4 CMSDK timer on page 3-102.
- 3.5.5 CMSDK watchdog timer on page 3-103.

# 3.5.1 System control regions

The system control regions contain the peripherals in the system control element.

The System Control Region occupies the following areas:

- 0x4002\_0000 to 0x4003\_FFFF which is Non-secure.
- 0x5002 0000 to 0x5003 FFFF which is Secure.

Table 3-25 System control regions

| Row ID (alias) | Address     |             | Size Region name |              | Description                        | Security |
|----------------|-------------|-------------|------------------|--------------|------------------------------------|----------|
|                | From        | То          |                  |              |                                    |          |
| 1 (5)          | 0x4002_0000 | 0x4002_0FFF | 4KB              | SYSINFO      | System Information Registers Block | NS       |
| 2              | 0x4002_1000 | 0x4002_EFFF | -                | Reserved     | Reserved <sup>a</sup>              | -        |
| 3 (18)         | 0x4002_F000 | 0x4002_FFFF | 4KB              | S32KTIMER    | CMSDK Timer running on S32KCLK.    | NS-PPC   |
| 4              | 0x4003_0000 | 0x4003_FFFF | -                | Reserved     | Reserved                           | -        |
| 5 (1)          | 0x5002_0000 | 0x5002_0FFF | 4KB              | SYSINFO      | System Information Registers Block | S        |
| 6              | 0x5002_1000 | 0x5002_1FFF | 4KB              | S_SYSCONTROL | System Control Registers Block     | SP       |
| 7              | 0x5002_2000 | 0x5002_2FFF | 4KB              | SYS_PPU      | System Power Policy Unit           | SP       |
| 8              | 0x5002_3000 | 0x5002_3FFF | 4KB              | CPU0CORE_PPU | CPU0 Core Power Policy Unit        | SP       |
| 9              | 0x5002_4000 | 0x5002_4FFF | 4KB              | CPU0DBG_PPU  | CPU0 Debug Power Policy Unit       | SP       |
| 10             | 0x5002_5000 | 0x5002_5FFF | 4KB              | CPU1CORE_PPU | CPU1 Core Power Policy Unit        | SP       |
| 11             | 0x5002_6000 | 0x5002_6FFF | 4KB              | CPU1DBG_PPU  | CPU1 Debug Power Policy Unit       | SP       |
|                | 0x5002_7000 | 0x5002_7FFF | 4KB              | CRYPTO_PPU   | CryptoCell Power Policy Unit       | SP       |
|                | 0x5002_8000 | 0x5002_8FFF | -                | Reserved     | Reserved.b                         | -        |
| 12             | 0x5002_9000 | 0x5002_9FFF | 4KB              | DEBUG_PPU    | System Debug Power Policy Unit.    | SP       |
| 13             | 0x5002_A000 | 0x5002_AFFF | 4KB              | RAM0_PPU     | SRAM Bank 0 Power Policy Unit      | SP       |
| 14             | 0x5002_B000 | 0x5002_BFFF | 4KB              | RAM1_PPU     | SRAM Bank 1 Power Policy Unit      | SP       |
| 15             | 0x5002_C000 | 0x5002_CFFF | 4KB              | RAM2_PPU     | SRAM Bank 2 Power Policy Unit      | SP       |
| 16             | 0x5002_D000 | 0x5002_DFFF | 4KB              | RAM3_PPU     | SRAM Bank 3 Power Policy Unit      | SP       |
| 17             | 0x5002_E000 | 0x5002_EFFF | 4KB              | S32KWATCHDOG | CMSDK Watchdog on S32KCLK.         | SP       |

a This region is RZZ/WI.

b This region is RAZ/WI.

Table 3-25 System control regions (continued)

| Row ID (alias) | Address     |             | Size | Region name | Description             | Security |
|----------------|-------------|-------------|------|-------------|-------------------------|----------|
|                | From        | То          |      |             |                         |          |
| 18 (3)         | 0x5002_F000 | 0x5002_FFFF | 4KB  | S32KTIMER   | CMSDK Timer on S32KCLK. | S-PPC    |
| 19             | 0x5003_0000 | 0x5003_FFFF | -    | Reserved    | Reserved                | -        |

## 3.5.2 System Information Register Block

The System Information Register Block provides information on the system configuration and identity. This register block is read-only and accessible by accesses of any security attributes.

The base memory addresses of the System Information Register Block are:

- 0x4002\_0000 in the Non-secure region.
- 0x5002\_0000 in the Secure region.

| Note  |                          |
|---|--------------------------|
| The System Information Registers Block is visible to both regions without | any security protection. |

See the *Arm*<sup>®</sup> *CoreLink*<sup>™</sup> *SSE-200 Subsystem for Embedded Technical Reference Manual*.

The following table shows the System Information registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

**Table 3-26 System Information Registers summary** 

| Offset        | Name        | Access | Reset value | Description                            | Security |
|---------------|-------------|--------|-------------|--|----------|
| 0x000         | SYS_VERSION | RO     | 0x2004_1743 | System Version Register                | All      |
| 0x004         | SYS_CONFIG  | RO     | 0x2230_1544 | System Hardware Configuration Register | All      |
| 0x010 - 0xFCC | Reserved    | -      | -           | -                                      | -        |
| 0xFD0         | PIDR4       | RO     | 0x0000_0004 | Peripheral ID 4                        | All      |
| 0xFD4         | PIDR5       | RO     | 0x0         | Reserved                               | -        |
| 0xFD8         | PIDR6       | RO     | 0x0         | Reserved                               | -        |
| 0xFDC         | PIDR7       | RO     | 0x0         | Reserved                               | -        |
| 0xFE0         | PIDR0       | RO     | 0x0000_0058 | Peripheral ID 0                        | All      |
| 0xFE4         | PIDR1       | RO     | 0x0000_00B8 | Peripheral ID 1                        | All      |
| 0xFE8         | PIDR2       | RO     | 0х0000_000В | Peripheral ID 2                        | All      |
| 0xFEC         | PIDR3       | RO     | 0x0000_0000 | Peripheral ID 3                        | All      |
| 0xFF0         | CIDR0       | RO     | 0x0000_000D | Component ID 0                         | All      |
| 0xFF4         | CIDR1       | RO     | 0x0000_00F0 | Component ID 1                         | All      |
| 0xFF8         | CIDR2       | RO     | 0x0000_0005 | Component ID 2                         | All      |
| 0xFFC         | CIDR3       | RO     | 0x0000_00B1 | Component ID 3                         | All      |

### 3.5.3 System Control Register Block

The System Control Register Block implements registers for power, clocks, resets, and other general system control.

The base memory address of the System Control Register Block is 0x5002\_1000 in the Secure region of the base peripheral region.

The System Control Registers are secure privilege access only and support only 32-bit writes. Attempted byte and halfword writes are ignored.

See the *Arm*<sup>®</sup> *CoreLink*<sup>™</sup> *SSE-200 Subsystem for Embedded Technical Reference Manual*.

The following table shows the System Control Registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-27 System Control Registers summary

| Offset | Name                | Access | Reset value | Description                                    |
|--------|---------------------|--------|-------------|--|
| 0x0000 | SECDBGSTAT          | RO     | 0x0000_0000 | Secure Debug Configuration Status.             |
| 0x0004 | SECDBGSET           | WO     | 0x0000_0000 | Secure Debug Configuration Set.                |
| 0x0008 | SECDBGCLR           | WO     | 0x0000_0000 | Secure Debug Configuration Clear.              |
| 0x000C | SCSECCTRL           | RW     | 0x0000_0000 | System Security Control.                       |
| 0x0010 | FCLK_DIV            | RW     | 0x0000_0000 | Fast Clock Divider Configuration.              |
| 0x0014 | SYSCLK_DIV          | RW     | 0x0000_0000 | System Clock Divider Configuration.            |
| 0x0018 | CLOCK_FORCE         | RW     | 0x0000_0000 | Clock Force.                                   |
| 0x0100 | RESET_SYNDROME      | RW     | 0x0000_0001 | Reset syndrome.                                |
|        |                     |        |             | Register only cleared at Powerup Reset.        |
| 0x0104 | RESET_MASK          | RW     | 0x0000_0030 | Reset mask.                                    |
| 0x0108 | SWRESET             | WO     | 0x0000_0000 | Software Reset.                                |
| 0x010C | GRETREG             | RW     | 0x0000_0000 | General-purpose retention.                     |
| 0x0110 | INITSVRTOR0         | RW     | 0x0020_0000 | Initial Secure Reset Vector Register for CPU0. |
| 0x0114 | INITSVRTOR1         | RW     | 0x0020_0000 | Initial Secure Reset Vector Register for CPU1. |
| 0x0118 | CPUWAIT             | RW     | 0x0000_0000 | CPU Boot wait control after reset.             |
| 0x011C | NMI_ENABLE          | RW     | 0x0000_0001 | NMI Enable.                                    |
| 0x0120 | WICCTRL             | RW     | 0x0000_0000 | WIC request and acknowledge handshake.         |
| 0x0124 | EWCTRL              | RW     | 0x0000_0000 | External Wakeup Control.                       |
| 0x0200 | PDCM_PD_SYS_SENSE   | RW     | 0x0000_007F | Power Control Dependency Matrix.               |
|        |                     |        |             | PD_SYS Power Domain Sensitivity.               |
| 0x020C | PDCM_PD_SRAM0_SENSE | RW     | 0×0000_0000 | Power Control Dependency Matrix.               |
|        |                     |        |             | PD_SRAM0 Power Domain Sensitivity.             |
| 0x0210 | PDCM_PD_SRAM1_SENSE | RW     | 0×0000_0000 | Power Control Dependency Matrix.               |
|        |                     |        |             | PD_SRAM1 Power Domain Sensitivity.             |
| 0x0214 | PDCM_PD_SRAM2_SENSE | RW     | 0×0000_0000 | Power Control Dependency Matrix.               |
|        |                     |        |             | PD_SRAM2 Power Domain Sensitivity.             |

Table 3-27 System Control Registers summary (continued)

| Offset | Name                | Access | Reset value | Description                        |
|--------|---------------------|--------|-------------|------------------------------------|
| 0x0218 | PDCM_PD_SRAM3_SENSE | RW     | 0x0000_0000 | Power Control Dependency Matrix.   |
|        |                     |        |             | PD_SRAM3 Power Domain Sensitivity. |
| 0x0FD0 | PIDR4               | RO     | 0x0000_0004 | Peripheral ID4                     |
| 0x0FE0 | PIDR0               | RO     | 0x0000_0054 | Peripheral ID0                     |
| 0x0FE4 | PIDR1               | RO     | 0x0000_00B8 | Peripheral ID1                     |
| 0x0FE8 | PIDR2               | RO     | 0x0000_000B | Peripheral ID2                     |
| 0x0FEC | PIDR3               | RO     | 0x0000_0000 | Peripheral ID3                     |
| 0x0FF0 | CIDR0               | RO     | 0x0000_000D | Component ID0                      |
| 0x0FF4 | CIDR1               | RO     | 0x0000_00F0 | Component ID1                      |
| 0x0FF8 | CIDR2               | RO     | 0x0000_0005 | Component ID2                      |
| 0x0FFC | CIDR3               | RO     | 0x0000_00B1 | Component ID3                      |

## FCLK\_DIV Register

The FCLK DIV Register characteristics are:

### **Purpose**

Controls the divider value of clock divider FCLKDIV that derives FCLK, in the SSE-200 subsystem, from MAINCLK in the Musca-B1 test chip. FCLK drives the secondary processor element, CPU1.

### **Usage constraints**

Bits[20:16] are read-only. Bits[4:0] are read/write. The other bits are reserved.

## Memory offset and full register reset value

See 3.5.3 System Control Register Block on page 3-99.

The following table shows the bit assignments.

Table 3-28 FCLK\_DIV Register bit assignments

| Bits    | Name        | Function  |
|---------|-------------|---|
| [31:21] | -           | Reserved.   |
| [20:16] | FCLKDIV_CUR | Current value of FCLKDIV:                               |
|         |             | The division value of FCLKDIV divider is FCLKDIV_CUR+1. |
|         |             | These bits are read-only.                               |
|         |             | Reset value 0b00000.                                    |

Table 3-28 FCLK\_DIV Register bit assignments (continued)

| Bits   | Name    | Function  |
|--------|---------|---|
| [15:5] | -       | Reserved.   |
| [4:0]  | FCLKDIV | Controls FCLKDIV divide value in SSE-200 subsystem: |
|        |         | Division value = FCLKDIV+1.                         |
|        |         | These bits are read/write.                          |
|        |         | Reset value 0b00000, no division.                   |

### SYSCLK\_DIV Register

The SYSCLK\_DIV Register characteristics are:

#### **Purpose**

Controls the divider value of clock divider SYSCLKDIV that derives **SYSCLK** from **FCLK** in the Musca-B1 test chip. **SYSCLK** drives the primary processor element, CPU0.

### **Usage constraints**

Bits[20:16] are read-only. Bits[4:0] are read/write. The other bits are reserved.

### Memory offset and full register reset value

See 3.5.3 System Control Register Block on page 3-99.

The following table shows the bit assignments.

Table 3-29 SYSCLK\_DIV Register bit assignments

| Bits    | Name          | Function  |
|---------|---------------|---|
| [31:21] | -             | Reserved.   |
| [20:16] | SYSCLKDIV_CUR | Current value of SYSCLKDIV:  The division value of SYSCLKDIV divider is SYSCLKDIV_CUR+1.  These bits are read-only.  Reset value 0b00011. |
| [15:5]  | -             | Reserved.   |
| [4:0]   | SYSCLKDIV     | Controls SYSCLKDIV divide value in SSE-200 subsystem: Division value = SYSCLKDIV+1. These bits are read/write. Reset value 0b00011.       |

#### 3.5.4 CMSDK timer

The system control element implements a CMSDK watchdog timer running on the S32KCLK clock.

The base memory addresses of the control registers of the CMSDK timer in the system control element are:

- 0x4002\_F000 in the Non-secure region.
- 0x5002\_F000 in the Secure region.

The system control element APB *Peripherals Protection Controller* (PPC) determines the region in which the timer resides.

See 3.4.3 CMSDK timers on page 3-65 for a summary of the CMSDK timer control registers.

See Arm® Cortex®-M System Design Kit Technical Reference Manual for full descriptions of the CMSDK timer control registers.

# 3.5.5 CMSDK watchdog timer

The system control element implements a CMSDK watchdog timer running on the **S32KCLK** clock.

The CMSDK watchdog timer in the system control element is mapped to the secure region only. The base memory address is:

• 0x5002 E000 in the secure region.

The system control element APB Peripherals Protection Controller (PPC) determines the region in which the timer resides.

See 3.4.5 CMSDK watchdog timers on page 3-68 for a summary of the CMSDK timer control registers.

See Arm® Cortex®-M System Design Kit Technical Reference Manual for full descriptions of the CMSDK timer control registers.

# 3.6 SSE-200 subsystem debug system

The debug access interface of the SSE-200 subsystem provides access to three debug Access Ports within the debug subsystem. The ports provide access to the System debug region of the memory map, the processor debug Access Ports, and associated debug logic.

## System debug region

The system debug region is only accessible through the debug access interface and is not visible to any other master interface in the system.

#### Debug access interface

The debug access interface of the subsystem provides three access ports (APs) within the debug subsystem. The following table shows the address map of the interface.

Row ID **Address** Size Region name Description From То 0x0000 0x00FF 256B SYSTEM APB-AP Debug System Access APB-AP. 2 CPU0 AHB-AP 0x0100 0x01FF 256B CPU0 Access AHB-AP. 3 0x0200 0x02FF 256B CPU1 AHB-AP CPU1 Access AHB-AP. 0x0300 0xFFFF 4 Reserved.

Table 3-30 Debug access region interface

The debug system APB-AP is used to access debug components that are in the debug subsystem, which includes components in the debug element and components that are connected to the debug APB expansion interface. The following table shows the memory map that can be accessed by the system APB-AP.

A CoreSight ROM is also expected at address <code>0xF008\_0000</code> in the debug expansion logic which catalogs all CoreSight expansion debug components outside the subsystem which are are accessible through the debug APB expansion interface.

Row ID **Address** Size Region name Description From To 0x0000 0000 0xEFFF\_FFFF Reserved 2 0xF000 0000 0xF000 0FFF 4KB SYSCROM Debug System CoreSight ROM. 3 Reserved. 4 0xF000 2000 0xF000 2FFF **SYSCTI** Debug System Cross Trigger Interface. 5 0xF000 3000 0xF007 FFFF 500KB Reserved. 6 0xF008\_0000 0xF00F\_FFFF 512KB Debug APB Expansion Interface Debug APB Expansion Interface Region. 4 0xFFFF FFFF 0xF010 0000 Reserved.

Table 3-31 System APB-AP address map

CPU0 AHB-AP is for CPU0, primary core, debug access and also for certification access. It also maps a CoreSight ROM and a *Granular Power Requester* (GPR).

The values of CERTDISABLE, CERTDISABLED, CERTREADEN, and CERTREADENABLED control the accessibility of the certification access path.

| The address map for CPU0 depends on the value of CERTDISABLED.   |
|--|
| Note   |
| CERTDISABLE, CERTDISABLED, CERTREADEN, and CERTREADENABLED are indicated by the register SCSECCTRL. See 3.5.3 System Control Register Block on page 3-99 and the $Arm^{*}$ CoreLink $SSE-200$ Subsystem for Embedded Technical Reference Manual. |
|  |

The following table shows the map for CPU0 when CERTDISABLED is LOW.

Table 3-32 CPU0 AHB-AP address map when CERTDISABLED is LOW

| Row ID | Address     |             | Size | Region name | Description   |
|--------|-------------|-------------|------|-------------|---|
|        | From        | То          |      |             |   |
| 1      | 0x0000_0000 | 0x2FFF_FFFF | -    | -           | System memory access by the CPU0 debug Access Port.   |
| 2      | 0x3000_0000 | 0x3000_1FFF | 8KB  | CERTMEM     | Certificate Access Memory region, residing in SRAM0. Write access is allowed and read data is masked to zero if CERTREADENABLED is LOW. Access bypasses the processor core. |
| 3      | 0x3000_2000 | 0xF000_7FFF | -    | -           | System memory access by the CPU0 debug Access Port.   |
| 2      | 0xF000_8000 | 0xF000_8FFF | 4KB  | CPU0CSROM   | CPU0 Access CoreSight ROM.  |
| 3      | 0xF000_9000 | 0xF000_9FFF | 4KB  | CPU0GPR     | CPU0 Granular Power Requester (GPR)   |
| 4      | 0×F000_A000 | 0xFFFF_FFFF | -    | -           | System memory access by the CPU0 debug Access Port.   |

The following table shows the map for CPU0 when CERTDISABLED is HIGH.

Table 3-33 CPU0 AHB-AP address map when CERTDISABLED is HIGH

| Row ID | Address     |             | Size | Region name | Description   |
|--------|-------------|-------------|------|-------------|---|
|        | From        | То          |      |             |   |
| 1      | 0x0000_0000 | 0xF000_7FFF | -    | -           | System memory access by the CPU0 debug Access Port. |
| 2      | 0xF000_8000 | 0xF000_8FFF | 4KB  | CPU0CSCROM  | CPU0 Access CoreSight ROM.                          |
| 3      | 0xF000_9000 | 0xF000_9FFF | 4KB  | CPU0GPR     | CPU0 Granular Power Requester (GPR).                |
| 4      | 0xF000_A000 | 0xFFFF_FFFF | -    | -           | System memory access by the CPU0 debug Access Port. |

CPU1 AHB-AP is for CPU1, secondary core, debug access. It also maps a CoreSight ROM and a *Granular Power Requester* (GPR).

The following table shows the memory map for CPU1 AHB-AP.

Table 3-34 CPU1 AHB-AP address map

| Row ID | Address     |             | Size | Region name | Description   |
|--------|-------------|-------------|------|-------------|---|
|        | From        | То          |      |             |   |
| 1      | 0x0000_0000 | 0xF000_7FFF | -    | -           | System memory access by the CPU1 debug Access Port. |
| 2      | 0xF000_8000 | 0xF000_8FFF | 4KB  | CPU1SCROM   | CPU1 Access CoreSight ROM.                          |
| 3      | 0xF000_9000 | 0xF000_9FFF | 4KB  | CPU1GPR     | CPU1 Granular Power Requester (GPR).                |
| 4      | 0xF000_A000 | 0xFFFF_FFFF | -    | -           | System memory access by the CPU1 debug Access Port. |

Security violations from debug memory accesses to system memory through CPU0 AHB-AP or CPU1 AHB-AP are blocked in a similar way to a non-debug failed access. However, in these cases, the PPC or MPC do not raise an interrupt for these failed accesses.


### Debug system CoreSight™ ROM

The debug system CoreSight ROM is only accessible through the debug System Access APB-AP and is located at address 0xF000\_0000.

The following table shows the CoreSight ROM in address offset order from the base memory address. Undefined locations are reserved. Software must not attempt to read from these locations.

Table 3-35 Debug System CoreSight ROM

| Offset | Name    | Access | Value       | Description  |
|--------|---------|--------|-------------|--|
| 0x004  | Entry 1 | RO     | 0x0000_2003 | ROM entry that points to debug System Cross Trigger Interface.   |
| 0x008  | Entry 2 | RO     | 0x0008_0003 | ROM entry that points to an external ROM on the APB expansion interface.   |
| 0xFCC  | МЕМТҮРЕ | RO     | 0x0000_0000 | MEMTYPE register.  |
| 0xFD0  | PIDR4   | RO     | 0x0000_0004 | Peripheral ID 4. PIDR4[3:0]: JEP106 continuation code which is set by <b>TARGETIDSYS[11:8]</b> .   |
| 0xFE0  | PIDR0   | RO     | 0x0000_0043 | Peripheral ID 0. PIDR0[7:0]: Part number [7:0] which is set by <b>TARGETIDSYS[23:16]</b> .   |
| 0xFE4  | PIDR1   | RO     | 0x0000_00B7 | Peripheral ID 1.  PIDR1[3:0]: Part number [11:8] which is set by <b>TARGETIDSYS[27:24]</b> .  PIDR1[7:4], JEP106 identity code [3:0] which is set by <b>TARGETIDSYS[4:1]</b> .                         |
| 0xFE8  | PIDR2   | RO     | 0x0000_000B | Peripheral ID 2.  PIDR2[2:0]: JEP106 identity code [6:4] which is set by <b>TARGETIDSYS[7:5</b> ].  PIDR2[3]: JEDEC identifier.  PIDR2[7:4]: Revision code which is set by <b>TARGETIDSYS[31:28]</b> . |
| 0xFF0  | CIDR0   | RO     | 0x0000_000D | Component ID 0.  |
| 0xFF4  | CIDR1   | RO     | 0x0000_0010 | Component ID 1.  |
| 0xFF8  | CIDR2   | RO     | 0x0000_0005 | Component ID 2.  |
| 0xFFC  | CIDR3   | RO     | 0x0000_00B1 | Component ID 3.  |



# **CPU Access CoreSight™ ROM**

There are two processor system CoreSight ROMs, one for each processor. Each ROM is accessible through its associated processor access AHB-P at address 0xF000\_8000. The two ROMs are identical and each one has the following contents.

Table 3-36 CPU Access CoreSight ROM


| Offset | Name    | Access | Value       | Description  |  |  |
|--------|---------|--------|-------------|--|--|--|
| 0x000  | Entry 0 | RO     | 0x0000_1003 | ROM entry that points to the <i>Granular Power Controller</i> (GPC). |  |  |
| 0x004  | Entry 1 | RO     | 0x0000_2003 | ROM entry that points to the internal ROM table of the processor.    |  |  |
| 0xFCC  | МЕМТҮРЕ | RO     | 0x0000_0000 | MEMTYPE register.  |  |  |
| 0xFD0  | PIDR4   | RO     | 0x0000_0004 | Peripheral ID 4.   |  |  |
|        |         |        |             | PIDR4[3:0]: JEP106 continuation code.                                |  |  |
| 0xFE0  | PIDR0   | RO     | 0x0000_0043 | Peripheral ID 0.   |  |  |
|        |         |        |             | PIDR0[7:0]: Part number [7:0].                                       |  |  |
| 0xFE4  | PIDR1   | RO     | 0x0000_00B7 | Peripheral ID 1.   |  |  |
|        |         |        |             | PIDR1[3:0]: Part number [11:8].                                      |  |  |
|        |         |        |             | PIDR1[7:4], JEP106 identity code [3:0].                              |  |  |
| 0xFE8  | PIDR2   | RO     | 0×0000_000B | Peripheral ID 2.   |  |  |
|        |         |        |             | PIDR2[2:0]: JEP106 identity code [6:4].                              |  |  |
|        |         |        |             | PIDR2[3]: JEDEC identifier.  |  |  |
|        |         |        |             | PIDR2[7:4]: Revision code.   |  |  |
| 0xFF0  | CIDR0   | RO     | 0×0000_000D | Component ID 0.  |  |  |
| 0xFF4  | CIDR1   | RO     | 0x0000_0010 | Component ID 1.  |  |  |
| 0xFF8  | CIDR2   | RO     | 0x0000_0005 | Component ID 2.  |  |  |
| 0xFFC  | CIDR3   | RO     | 0x0000_00B1 | Component ID 3.  |  |  |

## 3.7 Real Time Clock

The Musca-B1 test chip implements an Arm PrimeCell Real Time Clock.

The base memory addresses of the Real Time Clock (RTC) control registers are:

- 0x4010 D000 in the Non-secure region.
- 0x5010 D000 in the Secure region.



The following table shows the Real Time Clock registers in the Musca-B1 test chip in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-37 Real Time Clock control registers summary

| Offset | Name         | Туре | Reset       | Width | Function                               |
|--------|--------------|------|-------------|-------|--|
| 0x0000 | RTCDR        | RO   | 0×0000_0000 | 32    | Data register.                         |
| 0x0004 | RTCMR        | RW   | 0x0000_0000 | 32    | Match register.                        |
| 0x0008 | RTCLR        | RW   | 0x0000_0000 | 8     | Load register.                         |
| 0x000C | RTCCR        | RW   | 0x0000_0000 | 32    | Control register.                      |
| 0x0010 | RTCIMSC      | RW   | 0x0000_0000 | 1     | Interrupt mask set and clear register. |
| 0x0014 | RTCRIS       | RO   | 0x0000_0000 | 1     | Raw interrupt status register.         |
| 0x0018 | RTCMIS       | RO   | 0x0000_0000 | 32    | Masked interrupt status register.      |
| 0x001C | RTCICR       | WO   | 0x0000_0000 | 32    | Interrupt clear register.              |
| 0x0FE0 | RTCPeriphID0 | RO   | 0x0000_0031 | 8     | Peripheral ID register bits [7:0]      |
| 0x0FE4 | RTCPeriphID1 | RO   | 0x0000_0010 | 8     | Peripheral ID register bits [15:8]     |
| 0x0FE8 | RTCPeriphID2 | RO   | 0x0000_0004 | 8     | Peripheral ID register bits [23:16]    |
| 0x0FEC | RTCPeriphID3 | RO   | 0×0000_0000 | 8     | Peripheral ID register bits [31:24]    |
| 0x0FF0 | RTCPCellID0  | RO   | 0x0000_000D | 8     | PrimeCell ID register bits [7:0]       |
| 0x0FF4 | RTCPCellID1  | RO   | 0x0000_00F0 | 8     | PrimeCell ID register bits [15:8]      |
| 0x0FF8 | RTCPCellID2  | RO   | 0x0000_0005 | 8     | PrimeCell ID register bits [23:16]     |
| 0x0FFC | RTCPCellID3  | RO   | 0x0000_00B1 | 8     | PrimeCell ID register bits [31:24]     |

## 3.8 General-purpose timer

The Musca-B1 test chip implements a general-purpose timer (GPT) in the 32K domain.

The base memory addresses of the general-purpose timer control registers are:

- 0x4010 C000 in the Non-secure region.
- 0x5010\_C000 in the Secure region.

The following table shows the general-purpose timer registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-38 General-purpose timer control registers summary

| Offset | Name       | Туре | Reset       | Width | Function                                     |
|--------|------------|------|-------------|-------|--|
| 0x0000 | GPTRESET   | RO   | 0x0000_0000 | 32    | Reset Control Register.                      |
|        |            |      |             |       | See 3.8.1 GPTRESET Register on page 3-109.   |
| 0x0004 | GPTINTM    | RW   | 0×0000_0000 | 32    | Masked interrupt status register.            |
|        |            |      |             |       | See 3.8.2 GPTINTM Register on page 3-110.    |
| 0x0008 | GPTINTC    | RW   | 0×0000_0000 | 8     | Interrupt clear register.                    |
|        |            |      |             |       | See 3.8.3 GPTINTC Register on page 3-110.    |
| 0x0010 | GPTALARM0  | RW   | 0×0000_0000 | 32    | ALARM0 data value register.                  |
|        |            |      |             |       | See 3.8.4 GPTALARM0 Register on page 3-111.  |
| 0x0014 | GPTALARM1  | RW   | 0×0000_0000 | 1     | ALARM1 data value register.                  |
|        |            |      |             |       | See 3.8.5 GPTALARM1 Register on page 3-111.  |
| 0x0018 | GPTINTR    | RO   | 0×0000_0000 | 1     | Raw interrupt status register.               |
|        |            |      |             |       | See 3.8.6 GPTINTR Register on page 3-112.    |
| 0x001C | GPTCOUNTER | RO   | 0×0000_0000 | 32    | Counter data value register.                 |
|        |            |      |             |       | See 3.8.7 GPTCOUNTER Register on page 3-112. |

This section contains the following subsections:

- 3.8.1 GPTRESET Register on page 3-109.
- 3.8.2 GPTINTM Register on page 3-110.
- 3.8.3 GPTINTC Register on page 3-110.
- 3.8.4 GPTALARM0 Register on page 3-111.
- 3.8.5 GPTALARM1 Register on page 3-111.
- 3.8.6 GPTINTR Register on page 3-112.
- 3.8.7 GPTCOUNTER Register on page 3-112.

## 3.8.1 GPTRESET Register

The GPTRESET Register characteristics are:

#### **Purpose**

- A write resets the general-purpose timer counter to 1.
- A read returns the current value of the general-purpose timer counter.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTRESET Register.

Table 3-39 GPTRESET Register bit assignments

| Bits   | Name     | Function   |
|--------|----------|--|
| [31:1] | -        | Reserved.  |
| [0]    | GPTRESET | CPU0 interrupt status. Software reset of the timer counter:  0b0: No effect.  0b1: Software reset.  Reset value 0b0. |

## 3.8.2 GPTINTM Register

The GPTINTM Register characteristics are:

#### **Purpose**

- Writing 1 to the relevant bit enables the ALARM0 or ALARM1 interrupt.
- Reading the relevant bit gives the current masked status value of the corresponding interrupt.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTINTM Register.

Table 3-40 GPTINTM Register bit assignments

| Bits   | Name    | Function   |
|--------|---------|--|
| [31:2] | -       | Reserved.  |
| [1:0]  | GPTINTM | Current masked status of the interrupt.            |
|        |         | Writing <b>0b1</b> enables the ALARM[n] interrupt: |
|        |         | 0b0: No effect.                                    |
|        |         | 0b1: Enable ALARM[n] interrupt.                    |
|        |         | Bit[1] = ALARM1 interrupt.                         |
|        |         | Bit[0]=ALARM0 interrupt.                           |
|        |         | Reset value 0b00.                                  |

## 3.8.3 GPTINTC Register

The GPTINTC Register characteristics are:

#### **Purpose**

- Writing 1 to the relevant bit clears the ALARM0 or ALARM1 interrupt.
- Reading a bit returns the current value of the bit.

## **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTINTC Register.

Table 3-41 GPTINTC Register bit assignments

| Bits   | Name    | Function  |
|--------|---------|---|
| [31:2] | -       | Reserved.   |
| [1:0]  | GPTINTC | Writing <b>0b1</b> disables the ALARM[n] interrupt: |
|        |         | ØbØ: No effect.                                     |
|        |         | 0b1: Clear interrupt.                               |
|        |         | Bit[1] = ALARM1 interrupt. Bit[0]=ALARM0 interrupt. |
|        |         | Reset value 0b00.                                   |

### 3.8.4 GPTALARM0 Register

The GPTALARM0 Register characteristics are:

#### **Purpose**

- The ALARM0 data value register, GPTALARM0 stores the 32-bit value that triggers the interrupt when the counter reaches that value.
- Reading the register returns the trigger value.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTALARM0 Register.

Table 3-42 GPTALARM0 Register bit assignments

| Bits   | Name           | Function  |
|--------|----------------|---|
| [31:0] | GPTALARM0_DATA | Value that triggers the ALARM0 interrupt when the counter reaches that value.  Reset value 0x0000_0000. |

## 3.8.5 GPTALARM1 Register

The GPTALARM1 Register characteristics are:

#### **Purpose**

- The ALARM1 data value register, GPTALARM1 stores the 32-bit value that triggers the interrupt when the counter reaches that value.
- Reading the register returns the trigger value.

#### **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTALARM1 Register.

Table 3-43 GPTALARM1 Register bit assignments

| Bits   | Name           | Function  |
|--------|----------------|---|
| [31:0] | GPTALARM1_DATA | Value that triggers the ALARM1 interrupt when the counter reaches that value.  Reset value 0x0000_0000. |

### 3.8.6 GPTINTR Register

The GPTINTR Register characteristics are:

### **Purpose**

- The raw interrupt status register, GPTINTR, stores the current raw status value of the corresponding interrupt before masking.
- Reading the register returns the trigger value.

### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTINTR Register.

Table 3-44 GPTINTR Register bit assignments

| Bits   | Name    | Function  |
|--------|---------|---|
| [31:1] | -       | Reserved.   |
| [2:0]  | GPTINTR | Raw interrupt state, before masking, of the GPTINTR interrupt.  Bit[0]: ALARM0 interrupt status.  Bit[1]: ALARM1 interrupt status.  Bit[2]: Or-ed ALARM0 and ALARM1 interrupt status.  Reset value 0b000. |

### 3.8.7 GPTCOUNTER Register

The GPTCOUNTER Register characteristics are:

### **Purpose**

- The counter data value register, GPTCOUNTER, stores the current 32-bit value of the general-purpose timer counter.
- Reading the register returns the trigger value.

### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.8 General-purpose timer on page 3-109.

The following table shows the bit assignments of the GPTCOUNTER Register.

## Table 3-45 GPTCOUNTER Register bit assignments

| Bits   | Name       | Function                               |
|--------|------------|--|
| [31:0] | GPTCOUNTER | Current value of 32-bit timer counter. |
|        |            | Reset value 0000_0000.                 |

## 3.9 PVT sensor control registers

The Musca-B1 test chip implements registers that control the *Process, Voltage, Temperature* (PVT) sensor system.

This section contains the following subsection:

• 3.9.1 PVT sensor control registers summary on page 3-114.

## 3.9.1 PVT sensor control registers summary

The PVT sensor control registers are mapped to both the Non-secure and Secure regions.

The PVT sensor control registers base addresses are:

- 0x4010 E000 in the Non-secure region.
- 0x5010 E000 in the Secure region.

The following table shows the PVT sensor control registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-46 PVT sensor control registers summary

| Offset | Name            | Туре | Reset       | Width | Description                                  |
|--------|-----------------|------|-------------|-------|--|
| 0x0000 | CTRL_REF_CNTR   | RW   | 0x0000_0000 | 32    | See CTRL_REF_COUNTER Register on page 3-115. |
| 0x0004 | CRTL_ENABLE     | RW   | 0x0000_0000 | 32    | See CTRL_ENABLE Register on page 3-116.      |
| 0x0008 | CTRL_AUTOCLEAR  | RW   | 0xFFFF_FFFF | 32    | See CTRL_AUTOCLEAR Register on page 3-116.   |
| 0x000C | CTRL_CLKSEL     | RW   | 0x0000_0000 | 32    | See CTRL_CLKSEL Register on page 3-117.      |
| 0x0010 | CTRL_SAMPLE     | RW   | 0x0000_0000 | 32    | See CTRL_SAMPLE Register on page 3-117.      |
| 0x0014 | CTRL_PERIOD     | RW   | 0x0000_00FF | 32    | See CTRL_PERIOD Register on page 3-118.      |
| 0x0018 | OVERFLOW-STATUS | RO   | 0x0000_0000 | 32    | See OVERFLOW_STATUS Register on page 3-118.  |
| 0x001C | INTR_STATUS     | RO   | 0x0000_0000 | 32    | See INTR_STATUS Register on page 3-119.      |
| 0x0020 | CLEARED_STATUS  | RO   | 0x0000_0000 | 32    | See CLEARED_STATUS Register on page 3-119.   |
| 0x0024 | SAMPLED_STATUS  | RO   | 0x0000_0000 | 32    | See SAMPLED_STATUS Register on page 3-119.   |
| 0x0028 | COUNTER_STATUS  | RO   | 0x0000_0000 | 32    | See COUNTER_STATUS Register on page 3-120.   |
| 0x002C | NO_OF_SENSORS   | RO   | 0x0000_1001 | 32    | See NO_OF_SENSORS Register on page 3-120.    |
| 0x0080 | SENSOR0_VAL     | RO   | 0x0000_0001 | 32    | See SENSORO_VAL Register on page 3-121.      |
| 0x0084 | SENSOR1_VAL     | RO   | 0x0000_0000 | 32    | See SENSOR1_VAL Register on page 3-121.      |
| 0x0088 | SENSOR2_VAL     | RO   | 0x0000_0000 | 32    | See SENSOR2_VAL Register on page 3-121.      |
| 0x008C | SENSOR3_VAL     | RO   | 0x0000_0000 | 32    | See SENSOR3_VAL Register on page 3-122.      |
| 0x0090 | SENSOR4_VAL     | RO   | 0x0000_0000 | 32    | See SENSOR4_VAL Register on page 3-122.      |
| 0x0094 | SENSOR5_VAL     | RO   | 0x0000_0000 | 32    | See SENSOR5_VAL Register on page 3-122.      |

Table 3-46 PVT sensor control registers summary (continued)

| Offset | Name        | Туре | Reset       | Width | Description                             |
|--------|-------------|------|-------------|-------|---|
| 0x0098 | SENSOR6_VAL | RO   | 0x0000_0000 | 32    | See SENSOR6_VAL Register on page 3-123. |
| 0x009C | SENSOR7_VAL | RO   | 0x0000_0000 | 32    | See SENSOR7_VAL Register on page 3-123. |
| 0x00A0 | SENSOR8_VAL | RO   | 0x1A40_0000 | 32    | See SENSOR8_VAL Register on page 3-124. |

## CTRL\_REF\_COUNTER Register

The CTRL\_REF\_COUNTER Register characteristics are:

## **Purpose**

Controls the PVT sensors reference counter.

## **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL\_REF\_COUNTER Register bit assignments.

Table 3-47 CTRL\_REF\_COUNTER Register bit assignments

| Bits    | Name                  | Function                          |
|---------|-----------------------|-----------------------------------|
| [31:19] | -                     | Reserved.                         |
| [18]    | CLEAR_SAMPLED_VAL     | Clear sensors sampled flags:      |
|         |                       | 0b0: No effect.                   |
|         |                       | 0b1: Clear sensors sampled flags. |
|         |                       | Reset value 0b0.                  |
| [17]    | CLEAR_OVERFLOW        | Clear sensors overflows:          |
|         |                       | 0b0: No effect.                   |
|         |                       | 0b1: Clear overflows:             |
|         |                       | Reset value 0b0.                  |
| [16]    | CLEAR_CNTR            | Clear sensors counters:           |
|         |                       | 0b0: No effect.                   |
|         |                       | 0b1: Clear counters:              |
|         |                       | Reset value 0b0.                  |
| [15:4]  | CTRL_SEL_M38K_MUX_CLK | Reserved.                         |
| [3]     | CTRL_IRQ_CLEAR        | Clear PVT interrupt:              |
|         |                       | 0b0: No effect.                   |
|         |                       | 0b1: Clear interrupt:             |
|         |                       | Reset value 0b0.                  |

Table 3-47 CTRL\_REF\_COUNTER Register bit assignments (continued)

| Bits | Name                | Function                              |
|------|---------------------|---------------------------------------|
| [2]  | CTRL_IRQ_EN         | Enable PVT interrupt:                 |
|      |                     | 0b0: No effect.                       |
|      |                     | 0b1: Clear interrupt:                 |
|      |                     | Reset value 0b0.                      |
| [1]  | CTRL_AUTORESTART_EN | Select operating mode of PVT sensors: |
|      |                     | 0b0: One-shot mode.                   |
|      |                     | 0b1: Repeat mode:                     |
|      |                     | Reset value 0b0.                      |
| [0]  | CTR_CNTR_EN         | Enable reference counter:             |
|      |                     | 0b0: Not enabled.                     |
|      |                     | 0b1: Enabled:                         |
|      |                     | Reset value 0b0.                      |

## CTRL\_ENABLE Register

The CTRL ENABLE Register characteristics are:

### **Purpose**

Individually enables or disables the nine PVT sensors.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL\_ENABLE Register bit assignments.

Table 3-48 CTRL\_ENABLE Register bit assignments

| Bits   | Name             | Function                  |
|--------|------------------|---------------------------|
| [31:9] | -                | Reserved.                 |
| [8:0]  | CTRL_ENABLE[8:0] | PVT sensors Enable input: |
|        |                  | 0b0: Not enabled.         |
|        |                  | 0b1: Enabled.             |
|        |                  | Reset value 0x000.        |

## CTRL\_AUTOCLEAR Register

The CTRL\_AUTOCLEAR Register characteristics are:

#### **Purpose**

Individually enables the nine PVT sensors autoclear functions.

## **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL\_AUTOCLEAR Register bit assignments.

Table 3-49 CTRL\_AUTOCLEAR Register bit assignments

| Bits   | Name                | Function   |
|--------|---------------------|--|
| [31:9] | -                   | Reserved.  |
| [8:0]  | CTRL_AUTOCLEAR[8:0] | Enable or disable PVT sensors autoclear functions:  0b0: Not enabled.  0b1: Enabled.  Reset value 0x1FF. |

## CTRL\_CLKSEL Register

The CTRL CLKSEL Register characteristics are:

#### **Purpose**

Individually selects the nine PVT sensors input clocks.

### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL CLKSEL Register bit assignments.

Table 3-50 CTRL\_CLKSEL Register bit assignments

| Bits   | Name             | Function  |
|--------|------------------|---|
| [31:9] | -                | Reserved.   |
| [8:0]  | CTRL_CLKSEL[8:0] | Selects the PVT sensor input clocks:  0b0: Ring oscillator clock.  0b1: REFCLK.  Reset value 0x000. |

### CTRL\_SAMPLE Register

The CTRL SAMPLE Register characteristics are:

## **Purpose**

Individually initiates the PVT measurements.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL SAMPLE Register bit assignments.

Table 3-51 CTRL\_SAMPLE Register bit assignments

| Bits   | Name             | Function                   |
|--------|------------------|----------------------------|
| [31:9] |                  | Reserved.                  |
| [8:0]  | CTRL_SAMPLE[8:0] | Initiate PVT measurements: |
|        |                  | 0b0: No effect.            |
|        |                  | 0b1: Initiate measurement. |
|        |                  | Reset value 0x000.         |

### CTRL\_PERIOD Register

The CTRL\_PERIOD Register characteristics are:

#### **Purpose**

Stores the reference counter period in REFCLK cycles.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CTRL PERIOD Register bit assignments.

Table 3-52 CTRL\_PERIOD Register bit assignments

| Bits   | Name             | Function   |
|--------|------------------|--|
| [31:0] | CTRL_PERIOD[8:0] | Reference counter period in <b>REFCLK</b> periods: |
|        |                  | Reset value 0x0000_00FF.                           |

### **OVERFLOW\_STATUS** Register

The OVERFLOW\_STATUS Register characteristics are:

## **Purpose**

Individually indicates the PVT sensors overflow status.

#### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the OVERFLOW\_STATUS Register bit assignments.

Table 3-53 OVERFLOW\_STATUS Register bit assignments

| Bits   | Name                 | Function                                   |
|--------|----------------------|--|
| [31:9] | -                    | Reserved.                                  |
| [8:0]  | OVERFLOW_STATUS[8:0] | Indicates the PVT sensors overflow status: |
|        |                      | 0b0: No overflow.                          |
|        |                      | 0b1: Overflow:                             |
|        |                      | Reset value 0x000.                         |

#### **INTR\_STATUS** Register

The INTR STATUS Register characteristics are:

#### **Purpose**

Indicates the reference counter interrupt status.

## **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the INTR STATUS bit assignments.

Table 3-54 INTR\_STATUS Register bit assignments

| Bits   | Name             | Function  |
|--------|------------------|---|
| [31:1] | -                | Reserved.   |
| [0]    | INTR_STATUS[8:0] | Indicates the reference counter interrupt status:  0b0: No interrupt. |
|        |                  | 0b1: Interrupt:   |
|        |                  | Reset value 0b0.  |

### **CLEARED\_STATUS** Register

The CLEARED STATUS Register characteristics are:

#### **Purpose**

Individually indicates the sensor counters cleared status.

#### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the CLEARED STATUS Register bit assignments.

Table 3-55 CLEARED\_STATUS Register bit assignments

| Bits   | Name                | Function                                      |
|--------|---------------------|---|
| [31:9] | -                   | Reserved.                                     |
| [8:0]  | CLEARED_STATUS[8:0] | Indicates the sensor counters cleared status: |
|        |                     | 0b0: Not cleared.                             |
|        |                     | 0b1: Cleared.                                 |
|        |                     | Reset value 0x000.                            |

### SAMPLED\_STATUS Register

The SAMPLED STATUS Register characteristics are:

#### **Purpose**

Individually indicates that PVT measurements are valid.

#### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SAMPLED STATUS Register bit assignments.

Table 3-56 SAMPLED\_STATUS Register bit assignments

| Bits   | Name                | Function                                   |
|--------|---------------------|--|
| [31:9] | -                   | Reserved.                                  |
| [8:0]  | SAMPLED_STATUS[8:0] | Indicates that PVT measurements are valid: |
|        |                     | 0b0: Not valid.                            |
|        |                     | 0b1: Valid.                                |
|        |                     | Reset value 0x000.                         |

### **COUNTER STATUS Register**

The COUNTER STATUS Register characteristics are:

#### **Purpose**

Stores the current value of the reference counter.

### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the COUNTER\_STATUS Register bit assignments.

Table 3-57 COUNTER\_STATUS Register bit assignments

| Bits   | Name                | Function   |
|--------|---------------------|--|
| [31:0] | COUNTER_STATUS[8:0] | Stores the current value of the reference counter. |
|        |                     | Reset value 0x0000_0000.                           |

### NO\_OF\_SENSORS Register

The NO\_OF\_SENSORS Register characteristics are:

### **Purpose**

Stores the number of PVT sensors that are implemented on the Musca-B1 test chip.

### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the NO\_OF\_SENSORS Register bit assignments.

#### Table 3-58 NO\_OF\_SENSORS Register bit assignments

| Bits   | Name          | Function   |
|--------|---------------|--|
| [31:6] | -             | Reserved.  |
| [5:0]  | NO_OF_SENSORS | Stores the number of PVT sensors.  Reset value 0b001001. |

### SENSOR0\_VAL Register

The SENSOR0 VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 0.

#### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR0 VAL Register bit assignments.

Table 3-59 SENSOR0\_VAL Register bit assignments

| Bits   | Name        | Function                        |
|--------|-------------|---------------------------------|
| [31:0] | SENSOR0_VAL | Value measured by PVT sensor 0. |
|        |             | Reset value 0x0000_0000.        |

## SENSOR1\_VAL Register

The SENSOR1 VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 1.

### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR1\_VAL Register bit assignments.

Table 3-60 SENSOR1\_VAL Register bit assignments

| Bits   | Name        | Function                                  |  |
|--------|-------------|---|--|
| [31:0] | SENSOR1_VAL | Value measured by PVT sensor 1.           |  |
|        |             | Reset value <b>0</b> x <b>0000_0000</b> . |  |

## SENSOR2\_VAL Register

The SENSOR2\_VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 2.

#### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR2 VAL Register bit assignments.

Table 3-61 SENSOR2\_VAL Register bit assignments

| Bits   | Name        | Function                        |  |
|--------|-------------|---------------------------------|--|
| [31:0] | SENSOR2_VAL | Value measured by PVT sensor 2. |  |
|        |             | Reset value 0x0000_0000.        |  |

### SENSOR3\_VAL Register

The SENSOR3 VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 3.

#### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR3\_VAL Register bit assignments.

Table 3-62 SENSOR3\_VAL Register bit assignments

| Bits   | Name        | Function                        |
|--------|-------------|---------------------------------|
| [31:0] | SENSOR3_VAL | Value measured by PVT sensor 3. |
|        |             | Reset value 0x0000_0000.        |

### SENSOR4\_VAL Register

The SENSOR4 VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 4.

### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR4 VAL Register bit assignments.

Table 3-63 SENSOR4\_VAL Register bit assignments

| Bits   | Name        | Function                         |  |
|--------|-------------|----------------------------------|--|
| [31:0] | SENSOR4_VAL | Value measured by PVT sensor 4.  |  |
|        |             | Reset value <b>0x0000_0000</b> . |  |

## SENSOR5\_VAL Register

The SENSOR5\_VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 5.

#### **Usage constraints**

This register is read-only.

### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR5\_VAL Register bit assignments.

Table 3-64 SENSOR5\_VAL Register bit assignments

| Bits   | Name        | Function                         |  |
|--------|-------------|----------------------------------|--|
| [31:0] | SENSOR5_VAL | Value measured by PVT sensor 5.  |  |
|        |             | Reset value <b>0x0000_0000</b> . |  |

### SENSOR6\_VAL Register

The SENSOR6 VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 6.

#### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR6\_VAL Register bit assignments.

Table 3-65 SENSOR6\_VAL Register bit assignments

| Bits   | Name        | Function                        |  |
|--------|-------------|---------------------------------|--|
| [31:0] | SENSOR6_VAL | Value measured by PVT sensor 6. |  |
|        |             | Reset value 0x0000_0000.        |  |

### SENSOR7\_VAL Register

The SENSOR7\_VAL Register characteristics are:

#### **Purpose**

Stores the value measured by PVT sensor 7.

### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR7\_VAL Register bit assignments.

Table 3-66 SENSOR7\_VAL Register bit assignments

| Bits   | Name        | Function                        |  |
|--------|-------------|---------------------------------|--|
| [31:0] | SENSOR7_VAL | Value measured by PVT sensor 7. |  |
|        |             | Reset value 0x0000_0000.        |  |

## SENSOR8\_VAL Register

The SENSOR8 VAL Register characteristics are:

### **Purpose**

Stores the value measured by PVT sensor 8.

## **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.9.1 PVT sensor control registers summary on page 3-114.

The following table shows the SENSOR8 VAL Register bit assignments.

Table 3-67 SENSOR8\_VAL Register bit assignments

| Bits   | Name        | Function                        |  |
|--------|-------------|---------------------------------|--|
| [31:0] | SENSOR8_VAL | Value measured by PVT sensor 8. |  |
|        |             | Reset value 0x0000_0000.        |  |

# 3.10 One-Time Programmable (OTP) security

The Musca-B1 test chip implements memory-mapped registers on the SSE-200 subsystem CoreSight-312 and the CryptoIsland-300 secure enclave. The *One-Time Programmable* (OTP) registers are used for life-cycle management, key storage, and Non-volatile firmware counters.

Once these memory cells have been programmed to 0b1, they are permanent and cannot be cleared.

Contact your Arm representative for information on the OTP security block.

## 3.11 Cryptolsland-300 remap at Musca-B1 test chip level

The Musca-B1 test chip supports remap for CryptoIsland-300 using the SCC registers. Configurable masks remove the MSB from CryptoIsland-300 and replace it with a programmable offset to direct transactions with the Musca-B1 test chip level memory map.

#### **Updating CryptoIsland-300 boot ROM code**

CryptoIsland-300 can be booted from either its internal ROM or from a dedicated region of eFlash. The AZ\_ROM\_REMAP\_OFFSET and AZ\_ROM\_REMAP\_MASK SCC registers control the selection of boot code.

## Setting Cryptolsland-300 Musca-B1 test chip remap address

CryptoIsland-300 requires 256KB of memory space for its boot code which can be anywhere in the range 0x3800\_0000 to 0x38FF\_FFFF of the host access port. But 0x3800\_0000 does not access the memory region of the Musca-B1 test chip code interface. SCC registers AZ\_CODE\_REMAP\_OFFSET and AZ\_CODE\_REMAP\_MASK set the remap address.

### Setting Cryptolsland-300 SSE-200 remap address

Remapping is necessary to enable CryptoIsland-300 to access the SSE-200 base elements and the EXP0 peripherals. 0xA000\_0000 must be remapped to 0x4000\_FFFF. SCC registers AZ\_SYS\_REMAP\_OFFSET and AZ\_SYS\_REMAP\_MASK set the remap address.

The following figure and table show the CryptoIsland-300 remapping scheme.




Figure 3-6 Cryptolsland-300 remap scheme

### Table 3-68 Cryptolsland-300 remap scheme

| Number | Cryptolsland-300 location       | Cryptolsland-300 address | Remapped address (SCC default) | Musca-B1:SSE-200<br>location |
|--------|---------------------------------|--------------------------|--------------------------------|------------------------------|
| 0      | Internal ROM                    | 0x0000_0000              | 0x103D_FFFF <sup>1</sup>       | Flash subsystem peripherals. |
|        |                                 | 0x0000_0000+X            | 0x103D_FFF+X                   | SSE-200 code interface.      |
|        |                                 | 0x0001_FFFF              | 0x103F_FFFF                    |                              |
| 1      | Code access through Host Access | 0x3800_0000              | 0x0000_0000                    | Flash subsystem peripherals. |
|        | Port                            | 0x3800_0000+X            | 0×0000_0000 <sup>2</sup> +X    | SSE-200 code interface.      |
| 2      | System Access Device expansion  | 0×A000_0000              | 0x4000_FFFF <sup>3</sup>       | SSE-200 base elements.       |
|        | through Host Access Port        | 0xA000_0000+X            | 0x4000_FFFF+X                  | EXP0 peripherals.            |
|        |                                 | 0xA000_0000+256KB        | 0x4000_FFFF+256KB              |                              |

- 1: SCC registers AZ\_ROM\_REMAP\_OFFSET and AZ\_ROM\_REMAP\_MASK select this address value. The table shows the default values selected by these registers.
- 2: SCC registers AZ\_CODE\_REMAP\_OFFSET and AZ\_CODE\_REMAP\_MASK select this address value. The table shows the default value that is selected by these registers.
- 3: SCC registers AZ\_SYS\_REMAP\_OFFSET and AZ\_SYS\_REMAP\_MASK select this address value. The table shows the default value that is selected by these registers.

### Related information

2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36

AZ ROM REMAP MASK Register on page 3-188

AZ ROM REMAP OFFSET Register on page 3-189

AZ CODE REMAP MASK Register on page 3-189

AZ CODE REMAP OFFSET Register on page 3-190

AZ SYS REMAP MASK Register on page 3-190

AZ SYS REMAP OFFSET Register on page 3-191

## 3.12 Serial Configuration Control registers

The *Serial Configuration Control* (SCC) registers contain the initial settings of blocks before bootup. Write and read accesses to the registers during runtime enable software to alter and to read the block settings.

This section contains the following subsections:

- 3.12.1 IOMUX registers on page 3-128.
- 3.12.2 SCC registers summary on page 3-132.

## 3.12.1 IOMUX registers

The IOMUX registers, which are a subset of the SCC register bank, control the multiplexer logic that drivesMusca-B1 test chip I/O pins PA37-PA0.

The multiplexer controlsMusca-B1 test chip I/O PA37-PA0. The following figure shows the multiplexer logic.




Figure 3-7 Test chip I/O multiplexer logic

The IOMUX registers control the IOMUX multiplexer logic. The following table shows the IOMUX registers in offset order from the SCC base memory address of 0x5010\_B000:

\_\_\_\_\_ Note \_\_\_\_\_

See 3.12.2 SCC registers summary on page 3-132 for the read/write access characteristics.

## Table 3-69 IOMUX registers

| Offset | Register                | Register function   | Register description                           |
|--------|-------------------------|---|--|
| 0x0068 | IOMUX_MAIN_INSEL_0      | ControlsMusca-B1 test chip I/O PA31-PA0. ConnectsMusca-B1 test chip input to either MAIN_IN or ALTF1.   | IOMUX_MAIN_INSEL_0 Register on page 3-160      |
| 0x006C | IOMUX_MAIN_INSEL_1      | Controls the Musca-B1 test chip I/O PA37-PA32.  ConnectsMusca-B1 test chip input to either MAIN IN or ALTF1.  | IOMUX_MAIN_INSEL_1 Register on page 3-160      |
| 0x0070 | IOMUX_MAIN_OUTSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  Connects either MAIN_OUT or ALTF1 toMusca-B1 test chip output.   | IOMUX_MAIN_OUTSEL_0 Register on page 3-161     |
| 0x0074 | IOMUX_MAIN_OUTSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.  Connects either MAIN_OUT or ALTF1 toMusca-B1 test chip output.  | IOMUX_MAIN_OUTSEL_1 Register on page 3-162     |
| 0x0078 | IOMUX_MAIN_OENSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  Selects either MAIN_OE or ALTF1_OENSEL asMusca-B1 test chip output enable signal.                        | IOMUX_MAIN_OENSEL_0 Register on page 3-163     |
| 0x007C | IOMUX_MAIN_OENSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.  Selects either MAIN_OE or ALTF1_OENSEL asMusca-B1 test chip output enable signal.                       | IOMUX_MAIN_OENSEL_1 Register on page 3-163     |
| 0×0080 | IOMUX_MAIN_DEFAULT_IN_0 | Controls the Musca-B1 test chip I/O PA31-PA0.  Drives unselected outputs of MAIN input multiplexers to defined logic levels to prevent floating nodes.  | IOMUX_MAIN_DEFAULT_IN_0 Register on page 3-164 |
| 0x0084 | IOMUX_MAIN_DEFAULT_IN_1 | Controls the Musca-B1 test chip I/O PA37-PA32.  Drives unselected outputs of MAIN input multiplexers to defined logic levels to prevent floating nodes. | IOMUX_MAIN_DEFAULT_IN_1 Register on page 3-165 |
| 0x0088 | IOMUX_ALTF1_INSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  Routes connection from MAIN input multiplexer to either ALTF1_IN or ALTF2.                               | IOMUX_ALTF1_INSEL_0 Register on page 3-165     |

## Table 3-69 IOMUX registers (continued)

| Offset | Register                 | Register function  | Register description                            |
|--------|--------------------------|--|---|
| 0x008C | IOMUX_ALTF1_INSEL_1      | Controls the Musca-B1 test chip I/O PA37-PA32.  Routes connection from MAIN input multiplexer to either ALTF1_IN or ALTF2.                               | IOMUX_ALTF1_INSEL_1 Register on page 3-166      |
| 0x0090 | IOMUX_ALTF1_OUTSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  Connects either ALTF1_OUT or ALTF2 to MAIN output multiplexer.  | IOMUX_ALTF1_OUTSEL_0 Register on page 3-167     |
| 0x0094 | IOMUX_ALTF1_OUTSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.  Connects either ALTF1_OUT or ALTF2 to MAIN output multiplexer.   | IOMUX_ALTF1_OUTSEL_1 Register on page 3-167     |
| 0x0098 | IOMUX_ALTF1_OENSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  Connects either ALTF1_OE or ALTF2 to MAIN_OESEL multiplexer.  | IOMUX_ALTF1_OENSEL_0 Register on page 3-168     |
| 0x009C | IOMUX_ALTF1_OENSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.  Connects either ALTF1_OE or ALTF2 to MAIN_OESEL multiplexer.   | IOMUX_ALTF1_OENSEL_1 Register on page 3-169     |
| 0x00A0 | IOMUX_ALTF1_DEFAULT_IN_0 | Controls the Musca-B1 test chip I/O PA31-PA0.  Drives unselected outputs of ALTF1 input multiplexers to defined logic levels to prevent floating nodes.  | IOMUX_ALTF1_DEFAULT_IN_0 Register on page 3-169 |
| 0x00A4 | IOMUX_ALTF1_DEFAULT_IN_1 | Controls the Musca-B1 test chip I/O PA37-PA32.  Drives unselected outputs of ALTF1 input multiplexers to defined logic levels to prevent floating nodes. | IOMUX_ALTF1_DEFAULT_IN_1 Register on page 3-170 |
| 0×00A8 | IOMUX_ALTF2_INSEL_0      | Controls the Musca-B1 test chip I/O PA31-PA0.  Routes connection from ALTF1 input multiplexers to either ALTF2_IN or ALTF3_IN.                           | IOMUX_ALTF2_INSEL_0 Register on page 3-171      |
| 0×00AC | IOMUX_ALTF2_INSEL_1      | Controls the Musca-B1 test chip I/O PA37-PA32.  Routes connection from ALTF1 input multiplexers to either ALTF2_IN or ALTF3_IN.                          | IOMUX_ALTF2_INSEL_1 Register on page 3-171      |

### Table 3-69 IOMUX registers (continued)

| Offset | Register                 | Register function  | Register description                            |
|--------|--------------------------|--|---|
| 0x00B0 | IOMUX_ALTF2_OUTSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  | IOMUX_ALTF2_OUTSEL_0 Register on page 3-172     |
|        |                          | Connects either ALTF1_OUT or ALTF3_OUT to ALTF1 output data multiplexer.                                 |   |
| 0x00B4 | IOMUX_ALTF2_OUTSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.   | IOMUX_ALTF2_OUTSEL_1 Register on page 3-173     |
|        |                          | Connects either ALTF1_OUT or ALTF3_OUT to ALTF1 output data multiplexer.                                 |   |
| 0x00B8 | IOMUX_ALTF2_OENSEL_0     | Controls the Musca-B1 test chip I/O PA31-PA0.  | IOMUX_ALTF2_OENSEL_0 Register on page 3-173     |
|        |                          | Connects either ALTF2_OE or ALTF3_OE to ALTF1_OENSEL multiplexer.  |   |
| 0x00BC | IOMUX_ALTF2_OENSEL_1     | Controls the Musca-B1 test chip I/O PA37-PA32.   | IOMUX_ALTF2_OENSEL_1 Register on page 3-174     |
|        |                          | Connects either ALTF2_OE or ALTF3_OE to ALTF1_OENSEL multiplexer.  |   |
| 0x00C0 | IOMUX_ALTF2_DEFAULT_IN_0 | Controls the Musca-B1 test chip I/O PA32-PA0.  | IOMUX_ALTF2_DEFAULT_IN_0 Register on page 3-175 |
|        |                          | Drives unselected outputs of ALTF2 input multiplexers to defined logic levels to prevent floating nodes. |   |
| 0x00C4 | IOMUX_ALTF2_DEFAULT_IN_1 | Controls the Musca-B1 test chip I/O PA37-PA32.   | IOMUX_ALTF2_DEFAULT_IN_1 Register on page 3-175 |
|        |                          | Drives unselected outputs of ALTF2 input multiplexers to defined logic levels to prevent floating nodes. |   |

See 2.2.2 Test chip multiplexed I/O on page 2-23 for the ALTF1 and ALTF2 pin functions.

### **Related** information

2.2.2 Test chip multiplexed I/O on page 2-23

## 3.12.2 SCC registers summary

The base memory address of the SCC registers is 0x5010\_B000 in the Secure region. The registers are not mapped to the Non-secure region.

The following table shows the registers in offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

## Table 3-70 SCC registers summary

| Offset | Name                      | Туре | Reset       | Width | Description   |
|--------|---------------------------|------|-------------|-------|---|
| 0x0000 | CLK_CTRL_SEL              | RW   | 0x0000_0072 | 32    | See CLK_CTRL_SEL Register on page 3-137.              |
| 0x0004 | CLK_PLL_PREDIV_CTRL       | RW   | 0×0000_0000 | 32    | See CLK_PLL_PREDIV_CTRL Register on page 3-139.       |
| 0x000C | CLK_POSTDIV_CTRL_FLASH    | RW   | 0x0000_0001 | 32    | See CLK_POSTDIV_CTRL_FLASH Register on page 3-140.    |
| 0x0010 | CLK_POSTDIV_QSPI          | RW   | 0x0000_0001 | 32    | See CLK_POSTDIV_CTRL_QSPI Register on page 3-140.     |
| 0x0014 | CLK_POSTDIV_RTC           | RW   | 0x0000_7FFF | 32    | See CLK_POSTDIV_CTRL_RTC Register on page 3-141.      |
| 0x0018 | CLK_POSTDIV_SD            | RW   | 0x0000_0001 | 32    | See CLK_POSTDIV_CTRL_SD Register on page 3-141.       |
| 0x001C | CLK_POSTDIV_TEST          | RW   | 0x0000_000A | 32    | See CLK_POSTDIV_CTRL_TEST Register on page 3-142.     |
| 0x0020 | CTRL_BYPASS_DIV           | RW   | 0x0000_0001 | 32    | See CTRL_BYPASS_DIV Register on page 3-142.           |
| 0x0024 | PLL_CTRL_PLL0_CLK         | RW   | 0×0000_0000 | 32    | See PLL_CTRL_PLL0_CLK Register on page 3-143.         |
| 0x0028 | PLL_POSTDIV_CTRL_PLL0_CLK | RW   | 0x0000_0000 | 32    | See PLL_POSTDIV_CTRL_PLL0_CLK Register on page 3-144. |
| 0x002C | PLL_CTRL_MULT_PLL0_CLK    | RW   | 0x0000_1388 | 32    | See PLL_CTRL_MULT_PLL0_CLK Register on page 3-145.    |
| 0x0030 | CLK_CTRL_ENABLE           | RW   | 0x0000_FFFF | 32    | See CLK_CTRL_ENABLE Register on page 3-145.           |
| 0x0034 | CLK_STATUS                | RW   | 0x0000_0003 | 32    | See CLK_STATUS Register on page 3-147.                |
| 0x0040 | RESET_CTRL                | RW   | 0xFFFF_FFFF | 32    | See RESET_CTRL Register on page 3-148.                |
| 0x0044 | PWR_CTRL                  | RW   | 0x0402_0000 | 32    | See PWR_CTRL Register on page 3-150.                  |
| 0x0048 | DBG_CTRL                  | RW   | 0x0000_001F | 32    | See DBG_CTRL Register on page 3-152.                  |
| 0x004C | SRAM_CTRL                 | RW   | 0x4810_0000 | 32    | See SRAM_CTRL Register on page 3-154.                 |
| 0x0050 | INTR_CTRL                 | RW   | 0x0000_0000 | 32    | See INTR_CTRL Register on page 3-156.                 |
| 0x0054 | CLK_TEST_CTRL             | RW   | 0x0000_0000 | 32    | See CLK_TEST_CTRL Register on page 3-157.             |
| 0x0058 | CPU0_VTOR                 | RW   | 0×1000_0000 | 32    | See CPU0_VTOR Register on page 3-158.                 |
| 0x0060 | CPU1_VTOR                 | RW   | 0×1000_0000 | 32    | See CPU1_VTOR Register on page 3-159.                 |
| 0x0064 | AZ_CPU_VTOR               | RW   | 0x00A0_3800 | 32    | See AZ_CPU_VTOR Register on page 3-159.               |

| Offset | Name                    | Туре | Reset       | Width | Description  |
|--------|-------------------------|------|-------------|-------|--|
| 0x0068 | IOMUX_MAIN_INSEL_0      | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_INSEL_0 Register on page 3-160. and 3.12.1 IOMUX registers on page 3-128.     |
| 0x006C | IOMUX_MAIN_INSEL_1      | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_INSEL_1 Register on page 3-160. and 3.12.1 IOMUX registers on page 3-128.     |
| 0x0070 | IOMUX_MAIN_OUTSEL_0     | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_OUTSEL_0 Register on page 3-161. and 3.12.1 IOMUX registers on page 3-128.    |
| 0x0074 | IOMUX_MAIN_OUTSEL_1     | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_OUTSEL_1 Register on page 3-162. and 3.12.1 IOMUX registers on page 3-128.    |
| 0x0078 | IOMUX_MAIN_OENSEL_0     | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_OUTSEL_1 Register on page 3-162. and 3.12.1 IOMUX registers on page 3-128.    |
| 0x007C | IOMUX_MAIN_OENSEL_1     | RW   | 0xffff_ffff | 32    | See IOMUX_MAIN_OENSEL_1 Register on page 3-163. and 3.12.1 IOMUX registers on page 3-128.    |
| 0x0080 | IOMUX_MAIN_DEFAULT_IN_0 | RW   | 0x0000_0000 | 32    | See IOMUX_MAIN_DEFAULT_IN_0 Register on page 3-164 and 3.12.1 IOMUX registers on page 3-128. |
| 0x0084 | IOMUX_MAIN_DEFAULT_IN_1 | RW   | 0x0000_0000 | 32    | See IOMUX_MAIN_DEFAULT_IN_1 Register on page 3-165 and 3.12.1 IOMUX registers on page 3-128. |
| 0x0088 | IOMUX_ALTF1_INSEL_0     | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF1_INSEL_0 Register on page 3-165 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x008C | IOMUX_ALTF1_INSEL_1     | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF1_INSEL_1 Register on page 3-166 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x0090 | IOMUX_ALTF1_OUTSEL_0    | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF1_OUTSEL_0 Register on page 3-167 and 3.12.1 IOMUX registers on page 3-128.    |
| 0x0094 | IOMUX_ALTF1_OUTSEL_1    | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF1_OUTSEL_1 Register on page 3-167 and 3.12.1 IOMUX registers on page 3-128.    |
| 0x0098 | IOMUX_ALTF1_OENSEL_0    | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF1_OENSEL_0 Register on page 3-168 and 3.12.1 IOMUX registers on page 3-128.    |

| Offset | Name                     | Туре | Reset       | Width | Description   |
|--------|--------------------------|------|-------------|-------|---|
| 0x009C | IOMUX_ALTF1_OENSEL_1     | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF1_OENSEL_1 Register on page 3-169 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x00A0 | IOMUX_ALTF1_DEFAULT_IN_0 | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF1_DEFAULT_IN_0 Register on page 3-169 and 3.12.1 IOMUX registers on page 3-128. |
| 0x00A4 | IOMUX_ALTF1_DEFAULT_IN_1 | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF1_DEFAULT_IN_1 Register on page 3-170 and 3.12.1 IOMUX registers on page 3-128. |
| 0x00A8 | IOMUX_ALTF2_INSEL_0      | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF2_INSEL_0 Register on page 3-171 and 3.12.1 IOMUX registers on page 3-128.      |
| 0x00AC | IOMUX_ALTF2_INSEL_1      | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF2_INSEL_1 Register on page 3-171 and 3.12.1 IOMUX registers on page 3-128.      |
| 0х00В0 | IOMUX_ALTF2_OUTSEL_0     | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF2_OUTSEL_0 Register on page 3-172 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x00B4 | IOMUX_ALTF2_OUTSEL_1     | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF2_OUTSEL_1 Register on page 3-173 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x00B8 | IOMUX_ALTF2_OENSEL_0     | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF2_OENSEL_0 Register on page 3-173 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x00BC | IOMUX_ALTF2_OENSEL_1     | RW   | 0xffff_ffff | 32    | See IOMUX_ALTF2_OENSEL_1 Register on page 3-174 and 3.12.1 IOMUX registers on page 3-128.     |
| 0x00C0 | IOMUX_ALTF2_DEFAULT_IN_0 | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF2_DEFAULT_IN_0 Register on page 3-175 and 3.12.1 IOMUX registers on page 3-128. |
| 0x00C4 | IOMUX_ALTF2_DEFAULT_IN_1 | RW   | 0x0000_0000 | 32    | See IOMUX_ALTF2_DEFAULT_IN_1 Register on page 3-175 and 3.12.1 IOMUX registers on page 3-128. |
| 0x00E8 | IOPAD_DSO_0              | RW   | 0xFFF0_FFFF | 32    | See IOPAD_DS0_0 and IOPAD_DS1_0 Registers on page 3-176.                                      |
| 0x00EC | IOPAD_DSO_1              | RW   | 0xFFFF_FFC0 | 32    | See IOPAD_DS0_1 and IOPAD_DS1_1 Registers on page 3-177.                                      |
| 0x00F0 | IOPAD_DS1_0              | RW   | 0x000F_FFFF | 32    | IOPAD_DS0_0 and IOPAD_DS1_0 Registers<br>on page 3-176  |

| Offset | Name             | Туре | Reset       | Width | Description  |
|--------|------------------|------|-------------|-------|--|
| 0x00F4 | IOPAD_DS1_1      | RW   | 0xFFFF_FFFF | 32    | See IOPAD_DS0_1 and IOPAD_DS1_1 Registers on page 3-177. |
| 0x00F8 | IOPAD_PE_0       | RW   | 0xFFFF_FFFF | 32    | See IOPAD_PE_0 and IOPAD_PE_1 Registers on page 3-178.   |
| 0x00FC | IOPAD_PE_1       | RW   | 0xFFFF_FFFF | 32    | See IOPAD_PE_0 and IOPAD_PE_1 Registers on page 3-178.   |
| 0x0100 | IOPAD_PS_0       | RW   | 0xFC1F_FFFF | 32    | See IOPAD_PS_0 and IOPAD_PS_1 Registers on page 3-178.   |
| 0x0104 | IOPAD_PS_1       | RW   | 0xFFFF_FFFF | 32    | See IOPAD_PS_0 and IOPAD_PS_1 Registers on page 3-178.   |
| 0x0108 | IOPAD_SR_0       | RW   | 0x0000_0000 | 32    | See IOPAD_SR_0 and IOPAD_SR_1 Registers on page 3-179.   |
| 0x010C | IOPAD_SR_1       | RW   | 0x0000_0000 | 32    | See IOPAD_SR_0 and IOPAD_SR_1 Registers on page 3-179.   |
| 0x0110 | IOPAD_IS_0       | RW   | 0xFFFF_FFFF | 32    | See IOPAD_IS_0 and IOPAD_IS_1 Registers on page 3-180.   |
| 0x0114 | IOPAD_IS_1       | RW   | 0xFFFF_FFFF | 32    | See IOPAD_IS_0 and IOPAD_IS_1 Registers on page 3-180.   |
| 0x0118 | PVT_CTRL         | RW   | 0x0000_0000 | 32    | See PVT_CTRL Register on page 3-180.                     |
| 0x0130 | SPARE0           | RW   | 0x0000_0000 | 32    | See SPAREO Register on page 3-181.                       |
| 0x013C | STATIC_CONF_SIG1 | RW   | 0x0000_0000 | 32    | See STATIC_CONF_SIG1 Register on page 3-182.             |
| 0x01A0 | FLASH_DIN_0      | RW   | 0x0000_0000 | 32    | See FLASH_DIN_0 Register on page 3-183.                  |
| 0x01A4 | FLASH_DIN_1      | RW   | 0x0000_0000 | 32    | See FLASH_DIN_1 Register on page 3-183.                  |
| 0x01A8 | FLASH_DIN_2      | RW   | 0x0000_0000 | 32    | See FLASH_DIN_2 Register on page 3-184.                  |
| 0x01AC | FLASH_DIN_3      | RW   | 0x0000_0000 | 32    | See FLASH_DIN_3 Register on page 3-184.                  |
| 0x01C0 | FLASH0_DOUT_0    | RO   | 0xFFFF_FFFF | 32    | See FLASH0_DOUT_0 Register on page 3-184.                |
| 0x01C4 | FLASH0_DOUT_1    | RO   | 0xFFFF_FFFF | 32    | See FLASH0_DOUT_1 Register on page 3-185.                |
| 0x01C8 | FLASH0_DOUT_2    | RO   | 0xFFFF_FFFF | 32    | See FLASH0_DOUT_2 Register on page 3-185.                |
| 0x01CC | FLASH0_DOUT_3    | RO   | 0xFFFF_FFFF | 32    | See FLASH0_DOUT_3 Register on page 3-186.                |
| 0x01D0 | FLASH1_DOUT_0    | RO   | 0xFFFF_FFFF | 32    | See FLASH1_DOUT_0 Register on page 3-186.                |
| 0x01D4 | FLASH1_DOUT_1    | RO   | 0xFFFF_FFFF | 32    | See FLASH1_DOUT_1 Register on page 3-186.                |
| 0x01D8 | FLASH1_DOUT_2    | RO   | 0xFFFF_FFFF | 32    | See FLASH1_DOUT_2 Register on page 3-187.                |

| Offset | Name                  | Туре | Reset       | Width | Description                                       |
|--------|-----------------------|------|-------------|-------|---|
| 0x01DC | FLASH1_DOUT_3         | RO   | 0xFFFF_FFFF | 32    | See FLASH1_DOUT_3 Register on page 3-187.         |
| 0x01E0 | SELECTION_CONTROL_REG | RW   | 0x0100_0200 | 32    | See SELECTION_CONTROL_REG Register on page 3-187. |
| 0x01E4 | AZ_ROM_REMAP_MASK     | RW   | 0x0001_FFFF | 32    | See AZ_ROM_REMAP_MASK Register on page 3-188.     |
| 0x01E8 | AZ_ROM_REMAP_OFFSET   | RW   | 0×1A20_0000 | 32    | See AZ_ROM_REMAP_OFFSET Register on page 3-189.   |
| 0x01EC | AZ_CODE_REMAP_MASK    | RW   | 0x00FF_FFFF | 32    | See AZ_CODE_REMAP_MASK Register on page 3-189.    |
| 0x01F0 | AZ_CODE_REMAP_OFFSET  | RW   | 0×0000_0000 | 32    | See AZ_CODE_REMAP_OFFSET Register on page 3-190.  |
| 0x01F4 | AZ_SYS_REMAP_MASK     | RW   | 0x0003_FFFF | 32    | See AZ_SYS_REMAP_MASK Register on page 3-190.     |
| 0x01F8 | AZ_SYS_REMAP_OFFSET   | RW   | 0x4001_0000 | 32    | See AZ_SYS_REMAP_OFFSET Register on page 3-191.   |
| 0x0200 | AZ_CTRL               | RW   | 0x0000_0600 | 32    | See AZ_CTRL Register on page 3-191.               |
| 0x0208 | SSE_OTP_RD_DATA       | RO   | 0×0000_0000 | 32    | See SSE200_OTP_RD_DATA Register on page 3-193.    |
| 0x0210 | AZ_OTP_RD_DATA        | RO   | 0x0000_0000 | 32    | See AZ_OTP_RD_DATA Register on page 3-193.        |
| 0x021C | SPARE_CTRL0           | RW   | 0x0000_0000 | 32    | See SPARE_CTRL0 Register on page 3-194.           |
| 0x0220 | SPARE_CTRL1           | RW   | 0x0000_0000 | 32    | See SPARE_CTRL1 Register on page 3-194.           |
| 0x0400 | CHIP_ID               | RO   | 0x07D0_0477 | 32    | See CHIP_ID Register on page 3-194.               |

## CLK\_CTRL\_SEL Register

The CLK\_CTRL\_SEL Register characteristics are:

### **Purpose**

Controls the clock select multiplexers.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_CTRL\_SEL Register bit assignments.

## Table 3-71 CLK\_CTRL\_SEL Register bit assignments

| Bits    | Name                       | Function                         |
|---------|----------------------------|----------------------------------|
| [31:12] | -                          | Reserved.                        |
| [11:7]  | CTRL_SEL_TEST_MUX_CLK[4:0] | Select TESTMUX input:            |
|         |                            | 0b00000: No output.              |
|         |                            | 0b00001: JTAG_TCK.               |
|         |                            | 0b00010: PRE_MUX_CLK.            |
|         |                            | 0b00011: SCCCLK.                 |
|         |                            | 0b00100: SSE_200_SWCLK.          |
|         |                            | 0b00101: 32K.                    |
|         |                            | 0b00110: REF_MUX_CLK.            |
|         |                            | 0b00111: RM38K.                  |
|         |                            | 0b01000: FASTCLK.                |
|         |                            | 0b01001: PLL0_CLK.               |
|         |                            | 0b01010: PRE_MUX_CLK.            |
|         |                            | 0b01011: PRE_PLL_CLK.            |
|         |                            | 0b01100: SYSSYSUGCLK.            |
|         |                            | 0b01101: FLCLK.                  |
|         |                            | 0b01110: DAPSWCLK                |
|         |                            | 0b01111: MAINCLK.                |
|         |                            | 0b10000: REFCLK                  |
|         |                            | 0b10001: CLK1HZ.                 |
|         |                            | 0b10010: RM38KCLK                |
|         |                            | 0b10100: SDPHYCLK.               |
|         |                            | 0b10101: QSPIPHYCLK.             |
|         |                            | 0b10110: RFMOD_CLK.              |
|         |                            | 0b10111: PVT_SENSOR_OUT.         |
|         |                            | 0b11000: I2SCLK0.                |
|         |                            | 0b11001: I2SCLK1.                |
|         |                            | 0b11010: I2SCLK2.                |
|         |                            | Undefined settings are reserved. |
|         |                            | Reset value 0b00000.             |
| [6]     | SEL_RM38P4_PREMUX_CLK      | Select RM38KPREMUX input:        |
|         |                            | 0b0: SYSSYSSUGCLK.               |
|         |                            | 0b1: NRM138P4.                   |
|         |                            | Reset value 0b1.                 |
|         |                            |                                  |

## Table 3-71 CLK\_CTRL\_SEL Register bit assignments (continued)

| Name             | Function  |
|------------------|---|
| SEL_SCCMUX_CLK   | Select SCCMUX input:  |
|                  | øbø: SCCCLK.  |
|                  | 0b1: PRE_MUX_CLK.   |
|                  | Reset value 0b1.  |
| SEL_RM38KMUX_CLK | Select RM38KMUX input:  |
|                  | 0b0: REF_MUX_CLK.   |
|                  | 0b1: RM38K.   |
|                  | Reset value 0b1.  |
| SEL_REFMUX_CLK   | Select REFMUX input:  |
|                  | 0b0: PRE_MUX_CLK.   |
|                  | 0b1: PRE_PLL_CLK.   |
|                  | Reset value 0b0.  |
| SEL_MAINMUX_CLK  | Select MAINMUX input:   |
|                  | 0b0: PLL0_CLK.  |
|                  | 0b1: PRE_MUX_CLK.   |
|                  | Reset value 0b0.  |
| SEL_DAPSWMUX_CLK | Select DAPSWMUX input:  |
|                  | 0b0: PRE_MUX_CLK.   |
|                  | 0b1: TCK.   |
|                  | Reset value 0b1.  |
| SEL_PREMUX_CLK   | Select PREMUX input:  |
|                  | øbø: 32К.   |
|                  | 0b1: FASTCLK.   |
|                  | Reset value 0b0.  |
|                  | SEL_RM38KMUX_CLK  SEL_REFMUX_CLK  SEL_MAINMUX_CLK  SEL_DAPSWMUX_CLK |

## CLK\_PLL\_PREDIV\_CTRL Register

The CLK\_PLL\_PREDIV\_CTRL Register characteristics are:

### **Purpose**

Controls the PLL pre-divider division value.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_PLL\_PREDIV\_CTRL Register bit assignments.

## Table 3-72 CLK\_PLL\_PREDIV\_CTRL Register bit assignments

| Bits    | Name             | Function                                    |
|---------|------------------|---|
| [31:10] | -                | Reserved.                                   |
| [9:0]   | PREDIV_CTRL[9:0] | PLL0 pre-divider value:                     |
|         |                  | Divison value =PREDIV_CTRL+1.               |
|         |                  | 0x00: Minimum divide value =1, no division. |
|         |                  | 0x3FF: Maximum divide value =1024.          |
|         |                  | Reset value 0x000, no division.             |

## CLK\_POSTDIV\_CTRL\_FLASH Register

The CLK POSTDIV CTRL FLASH Register characteristics are:

### **Purpose**

Controls the eFlash controller clock divider, FLASHDIV, division value.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the bit assignments.

Table 3-73 CLK\_POSTDIV\_CTRL\_FLASH Register bit assignments

| Bits   | Name                       | Function   |
|--------|----------------------------|--|
| [31:8] | -                          | Reserved.  |
| [7:0]  | POSTDIV_CTRL_FLASH_DIV[7:0 | eFlash controller clock divider, FLASHDIV, division value: |
|        |                            | Divison value =POSTDIV_CTRL_RFMOD_DIV+1.                   |
|        |                            | 0x00: Minimum division value =1 (no division).             |
|        |                            | 0xFF: Maximum division value =256.                         |
|        |                            | Reset value 0x01, division value=2.                        |

#### CLK\_POSTDIV\_CTRL\_QSPI Register

The CLK POSTDIV CTRL QSPI Register characteristics are:

### **Purpose**

Controls the QSPI clock post PLL clock divider, QSPIDIV, division value.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK POSTDIV CTRL QSPI bit assignments.

Table 3-74 CLK\_POSTDIV\_CTRL\_QSPI Register bit assignments

| Bits   | Name                       | Function   |
|--------|----------------------------|--|
| [31:8] | -                          | Reserved.  |
| [7:0]  | POSTDIV_CTRL_QSPI_DIV[7:0] | QSPI clock divider, QSPIDIV, division value: Divison value = POSTDIV_CTRL_QSPI_DIV +1. |
|        |                            | 0x00: Minimum division value =1 (no division).   |
|        |                            | 0xFF: Maximum division value =256.  Reset value 0x01, division value = 2.              |

### CLK\_POSTDIV\_CTRL\_RTC Register

The CLK POSTDIV CTRL RTC Register characteristics are:

#### Purpose

Controls the RTC clock post PLL clock divider, RTCDIV, division value.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_POSTDIV\_CTRL\_RTC Register bit assignments.

Table 3-75 CLK\_POSTDIV\_CTRL\_RTC Register bit assignments

| Bits   | Name                       | Function                                       |
|--------|----------------------------|--|
| [31:0] | POSTDIV_CTRL_RTC_DIV[31:0] | RTC clock divider division value:              |
|        |                            | Divison value =POSTDIV_CTRL_RTC_DIV +1.        |
|        |                            | 0x00: Minimum division value =1 (no division). |
|        |                            | 0xFFFF_FFFF: Maximum division value =32768.    |
|        |                            | Reset value 0xFFFF_FFFF.                       |

## CLK\_POSTDIV\_CTRL\_SD Register

The CLK\_POSTDIV\_CTRL\_SD Register characteristics are:

### **Purpose**

Controls the SD clock post PLL clock divider, SDDIV, division value.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_POSTDIV\_CTRL\_SD Register bit assignments.

### Table 3-76 CLK\_POSTDIV\_CTRL\_SD Register bit assignments

| Bits   | Name                     | Function  |
|--------|--------------------------|---|
| [31:8] | -                        | Reserved.   |
| [7:0]  | POSTDIV_CTRL_SD_DIV[7:0] | SD clock divider, SDDIV, division value: Divison value =POSTDIV_CTRL_SD_DIV +1. |
|        |                          | 0x00: Minimum division value =1 (no division).                                  |
|        |                          | 0xFF: Maximum division value =256.<br>Reset value 0x01, division value = 2.     |

### CLK\_POSTDIV\_CTRL\_TEST Register

The CLK\_POSTDIV\_CTRL\_TEST Register characteristics are:

#### **Purpose**

Controls the TEST CLK clock post PLL clock divider, TESTDIV, division value.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_POSTDIV\_CTRL\_TEST Register bit assignments.

Table 3-77 CLK\_POSTDIV\_CTRL\_TEST Register bit assignments

| Bits   | Name                       | Function   |
|--------|----------------------------|--|
| [31:8] | -                          | Reserved.  |
| [7:0]  | POSTDIV_CTRL_TEST_DIV[7:0] | TEST_CLK clock divider, TESTDIV, division value: |
|        |                            | Divison value =POSTDIV_CTRL_SD_DIV +1.           |
|        |                            | 0x00: Minimum division value =1 (no division).   |
|        |                            | 0xFF: Maximum division value =256.               |
|        |                            | Reset value 0x0A.                                |

#### CTRL\_BYPASS\_DIV Register

The CTRL BYPASS DIV Register characteristics are:

### **Purpose**

Controls the post PLL clock divider bypass functions.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CTRL\_BYPASS\_DIV Register bit assignments.

## Table 3-78 CTRL\_BYPASS\_DIV Register bit assignments

| Bits   | Name                          | Function                      |
|--------|-------------------------------|-------------------------------|
| [31:7] | -                             | Reserved.                     |
| [6]    | BYPASS_TEST_DIV_CLK           | Bypass clock divider TESTDIV: |
|        |                               | 0b0: Not bypass.              |
|        |                               | 0b1: Bypass.                  |
|        |                               | Reset value 0b0.              |
| [5]    | BYPASS_SD_DIV_CLK             | Bypass clock divider SDDIV:   |
|        |                               | 0b0: Not bypass.              |
|        |                               | 0b1: Bypass.                  |
|        |                               | Reset value 0b0.              |
| [4]    | BYPASS_RTC_DIV_CLK            | Bypass clock divider RTCDIV:  |
|        |                               | 0b0: Not bypass.              |
|        |                               | 0b1: Bypass.                  |
|        |                               | Reset value 0b0.              |
| [3]    | BYPASS_QSPI_DIV_CLK           | Bypass clock divider QSPIDIV: |
|        |                               | 0b0: Not bypass.              |
|        |                               | 0b1: Bypass.                  |
|        |                               | Reset value 0b0.              |
| [2:1]  | -                             | Reserved.                     |
| [0]    | BYPASS_DIV_PLL_DIV_PREDIV_CLK | Bypass clock divider PREDIV:  |
|        |                               | 0b0: Not bypass.              |
|        |                               | 0b1: Bypass.                  |
|        |                               | Reset value 0b1.              |
|        |                               | 1                             |

## PLL\_CTRL\_PLL0\_CLK Register

The PLL\_CTRL\_PLL0\_CLK Register characteristics are:

## **Purpose**

Controls PLL0.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the PLL\_CTRL\_PLL0\_CLK Register bit assignments.

## Table 3-79 PLL\_CTRL\_PLL0\_CLK Register bit assignment

| Bits   | Name              | Function   |
|--------|-------------------|--|
| [31:5] | -                 | Reserved.  |
| [4]    | BYPASS_PLL0       | Bypass PLL0:  Øb@: Not bypassed.  Øb@: Bypassed.  Reset value Øb@.                       |
| [3]    | PD_FOUTVCOPD      | Power down FOUTVCOPD:  Øb0: Not powered down.  Øb0: Powered down.  Reset value Øb0.      |
| [2]    | PD_FOUTPOSTDIV2PD | Power down FOUTPOSTDIV2PD:  Øb@: Not powered down.  Øb@: Powered down.  Reset value Øb@. |
| [1]    | PD_FOUTPOSTDIV1PD | Power down FOUTPOSTDIV1PD:  0b0: Not powered down.  0b0: Powered down.  Reset value 0b0. |
| [0]    | PD_PLL0           | Power down PLL0:  Øb0: Not powered down.  Øb0: Powered down.  Reset value Øb0.           |

## PLL\_POSTDIV\_CTRL\_PLL0\_CLK Register

The PLL\_POSTDIV\_CTRL\_PLL0\_CLK Register characteristics are:

## **Purpose**

Controls clock post PLL clock divider, POSTDIV, division value.

## **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the PLL\_POSTDIV\_CTRL\_PLL0\_CLK Register bit assignments.

# Table 3-80 PLL\_POSTDIV\_CTRL\_PLL0\_CLK Register bit assignment

| Bits   | Name                           | Function                                      |
|--------|--------------------------------|---|
| [31:4] | -                              | Reserved.                                     |
| [3:0]  | PLL_POSTDIV_CTRL_PLL0_CLK[3:0] | PLL clock divider, POSTDIV, division value:   |
|        |                                | Divison value =PLL_POSTDIV_CTRL_PLL0_CLK+1.   |
|        |                                | 0x0: Minimum division value =1 (no division). |
|        |                                | 0xF: Maximum division value =16.              |
|        |                                | Reset value 0x00, division value = 1.         |

### PLL\_CTRL\_MULT\_PLL0\_CLK Register

The PLL CTRL\_MULT\_PLL0\_CLK Register characteristics are:

#### **Purpose**

Controls PLL clock multiplication value by controlling the PLL feedback divider.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the PLL\_CTRL\_MULT\_PLL0\_CLK Register bit assignments.

Table 3-81 PLL\_CTRL\_MULT\_PLL0\_CLK Register bit assignment

| Bits    | Name                   | Function  |
|---------|------------------------|---|
| [31:14] | -                      | Reserved.   |
| [13:0]  | PLL_CTRL_MULT_PLL0_CLK | PLL feedback divider division value:  Divison value  =PLL_CTRL_MULT_PLL0_CL+1.  0x00: Minimum division value =1 (no division).  0x3FFF: Maximum division value =16386.  Reset value 0x1388. |

# **CLK\_CTRL\_ENABLE** Register

The CLK CTRL ENABLE Register characteristics are:

### **Purpose**

Controls clock gate enable functions.

# Usage constraints

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_CTRL\_ENABLE Register bit assignments.

# Table 3-82 CLK\_CTRL\_ENABLE Register bit assignment

| Bits    | Name                     | Function                    |
|---------|--------------------------|-----------------------------|
| [31:16] | -                        | Reserved.                   |
| [15]    | CTRL_ENABLE_TESTCLK      | Enable TEST_CLK clock gate: |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [14]    | -                        | Reserved.                   |
| [13]    | CTRL_ENABLE_SDPHYCLK     | Enable SD PHY clock gate:   |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [12]    | CTRL_ENABLE_SCCCLK       | Enable SCCCLK clock gate:   |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [11]    | CTRL_ENABLE_RM38CLK      | Enable RM38KCLK clock gate: |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value <b>0b1</b> .    |
| [10]    | CTRL_ENABLE_REFCLK       | Enable REFCLK clock gate:   |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [9]     | CTRL_ENABLE_QSPI_PHY_CLK | Enable QSPI PHY clock gate: |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [8]     | CTRL_ENABLE_MAINCLK      | Enable MAINCLK clock gate:  |
|         |                          | 0b0: Not enabled.           |
|         |                          | 0b1: Enabled.               |
|         |                          | Reset value 0b1.            |
| [7:6]   | -                        | Reserved                    |
|         |                          |                             |

# Table 3-82 CLK\_CTRL\_ENABLE Register bit assignment (continued)

| Bits | Name                 | Function                               |
|------|----------------------|--|
| [5]  | CTRL_ENABLE_I2SCLK2  | Enable IS2CLK2 SYSSYSUGCLK clock gate: |
|      |                      | 0b0: Not enabled.                      |
|      |                      | 0b1: Enabled.                          |
|      |                      | Reset value 0b1.                       |
| [4]  | CTRL_ENABLE_I2SCLK1  | Enable I2SCLK1 SYSSYSUGCLK clock gate: |
|      |                      | 0b0: Not enabled.                      |
|      |                      | 0b1: Enabled.                          |
|      |                      | Reset value 0b1.                       |
| [3]  | CTRL_ENABLE_I2SCLK0  | Enable I2SCLK0 SYSSYSUGCLK clock gate: |
|      |                      | 0b0: Not enabled.                      |
|      |                      | 0b1: Enabled.                          |
|      |                      | Reset value 0b1.                       |
| [2]  | CTRL_ENABLE_GPIOHCLK | Enable GPIO SYSSYSUGCLK clock gate:    |
|      |                      | 0b0: Not enabled.                      |
|      |                      | Øb1: Enabled.                          |
|      |                      | Reset value <b>0b1</b> .               |
| [1]  | CTRL_ENABLE_DAPSWCLK | Enable DAPSWCLK clock gate:            |
|      |                      | 0b0: Not enabled.                      |
|      |                      | Øb1: Enabled.                          |
|      |                      | Reset value 0b1.                       |
| [0]  | CTRL_ENABLE_IHZ      | Enable RTC clock gate:                 |
|      |                      | 0b0: Not enabled.                      |
|      |                      | 0b1: Enabled.                          |
|      |                      | Reset value 0b1.                       |
|      |                      |  |

# **CLK\_STATUS** Register

The CLK\_STATUS Register characteristics are:

# Purpose

Stores PLL status values.

# **Usage constraints**

This register is read-only.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK STATUS Register bit assignments.

Table 3-83 CLK\_STATUS Register bit assignment

| Bits   | Name                         | Function                 |
|--------|------------------------------|--------------------------|
| [31:2] | -                            | Reserved.                |
| [1]    | STATUS_LOCK_SIGNAL_PLL0_CLK  | PLL lock status:         |
|        |                              | 0b0: Not locked.         |
|        |                              | 0b1: Locked.             |
|        |                              | Reset value 0b1.         |
| [0]    | STATUS_OUT_CLK_MAINCLK_READY | Main clock ready status: |
|        |                              | 0b0: Not ready.          |
|        |                              | 0b1: Ready.              |
|        |                              | Reset value 0b1.         |

# **RESET\_CTRL** Register

The RESET\_CTRL Register characteristics are:

### **Purpose**

Resets Musca-B1 test chip peripherals.

# **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the RESET\_CTRL Register bit assignments.

Table 3-84 RESET\_CTRL Register bit assignment

| Bits    | Name       | Function                 |
|---------|------------|--------------------------|
| [31:15] | -          | Reserved.                |
| [14]    | RTC_RESET  | Reset Real Time Clock:   |
|         |            | 0b0: Reset.              |
|         |            | 0b1: No effect.          |
|         |            | Reset value <b>0b1</b> . |
| [13]    | PWM2_RESET | Reset PWM2:              |
|         |            | 0b0: Reset.              |
|         |            | 0b1: No effect.          |
|         |            | Reset value <b>0b1</b> . |
| [12]    | PWM1_RESET | Reset PWM1:              |
|         |            | 0b0: Reset.              |
|         |            | 0b1: No effect.          |
|         |            | Reset value <b>0b1</b> . |

# Table 3-84 RESET\_CTRL Register bit assignment (continued)

|   | Bits | Name        | Function                 |
|---|------|-------------|--------------------------|
| 0b1: No effect.   Reset value 0b1.  | [11] | PWM0_RESET  | Reset PWM0:              |
| Reset value \( \text{\text{\$0\$b1}}. \)  |      |             | 0b0: Reset.              |
| Reset PVT:  |      |             | 0b1: No effect.          |
| 0b0: Reset.   0b1: No effect.   Reset value 0b1.     [9]  |      |             | Reset value 0b1.         |
| Ob1: No effect.   Reset value Ob1.  | [10] | PVT_RESET   | Reset PVT:               |
| Reset value 0b1.  |      |             | 0b0: Reset.              |
| GPIO_RESET  |      |             | 0b1: No effect.          |
| 0b0: Reset.   0b1: No effect.   Reset value 0b1.  |      |             | Reset value 0b1.         |
|   | [9]  | GPIO_RESET  | Reset GPIO:              |
| Reset value 0b1.  |      |             | 0b0: Reset.              |
| Reset UART1:   0b0: Reset.   0b1: No effect.   Reset VART0:   0b0: Reset.   0b1: No effect.   Reset UART0:   0b0: Reset.   0b1: No effect.   Reset value 0b1.   Compared to the compared to |      |             | 0b1: No effect.          |
| 0b0: Reset.   0b1: No effect.   Reset value 0b1.  |      |             | Reset value 0b1.         |
| 0b1: No effect.   Reset value 0b1.  | [8]  | UART1_RESET | Reset UART1:             |
| Reset value 0b1.  [7] UARTO_RESET  Reset UARTO: 0b0: Reset. 0b1: No effect. Reset value 0b1.  [6] QSPI_RESET  Reset QSPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.  [5] SPI_RESET  Reset SPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.  |      |             | 0b0: Reset.              |
| [7] UART0_RESET Reset UART0:  |      |             | 0b1: No effect.          |
| 0b0: Reset.   0b1: No effect.   Reset value 0b1.  |      |             | Reset value 0b1.         |
| Ob1: No effect.   Reset value Ob1.  | [7]  | UART0_RESET | Reset UART0:             |
| Reset value 0b1.  [6] QSPI_RESET Reset QSPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.  [5] SPI_RESET Reset SPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.  |      |             | 0b0: Reset.              |
| [6] QSPI_RESET Reset QSPI:  |      |             | 0b1: No effect.          |
| 0b0: Reset.   0b1: No effect.   Reset value 0b1.  |      |             | Reset value <b>0b1</b> . |
| <ul> <li>Øb1: No effect.</li> <li>Reset value Øb1.</li> </ul> [5] SPI_RESET <ul> <li>Reset SPI:</li> <li>Øb0: Reset.</li> <li>Øb1: No effect.</li> <li>Reset value Øb1.</li> </ul>  | [6]  | QSPI_RESET  | Reset QSPI:              |
| Reset value 0b1.  [5] SPI_RESET Reset SPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.   |      |             | 0b0: Reset.              |
| [5] SPI_RESET Reset SPI: 0b0: Reset. 0b1: No effect. Reset value 0b1.   |      |             | 0b1: No effect.          |
| ØbØ: Reset. Øb1: No effect. Reset value Øb1.  |      |             | Reset value <b>0b1</b> . |
| 0b1: No effect. Reset value 0b1.  | [5]  | SPI_RESET   | Reset SPI:               |
| Reset value 0b1.  |      |             | 0b0: Reset.              |
|   |      |             | 0b1: No effect.          |
| [4] Inc. Deget  |      |             | Reset value <b>0b1</b> . |
| $\begin{bmatrix} 14 \end{bmatrix}$ $\begin{bmatrix} 125 \end{bmatrix}$ Reset $I^2S$ :   | [4]  | I2S_RESET   | Reset I <sup>2</sup> S:  |
| ØbØ: Reset.   |      |             | 0b0: Reset.              |
| 0b1: No effect.   |      |             | 0b1: No effect.          |
| Reset value 0b1.  |      |             | Reset value 0b1.         |

Table 3-84 RESET\_CTRL Register bit assignment (continued)

| Bits | Name          | Function                     |
|------|---------------|------------------------------|
| [3]  | I2C1_RESET    | Reset I <sup>2</sup> C1:     |
|      |               | 0b0: Reset.                  |
|      |               | 0b1: No effect.              |
|      |               | Reset value <b>0b1</b> .     |
| [2]  | I2C0_RESET    | Reset I <sup>2</sup> C0:     |
|      |               | 0b0: Reset.                  |
|      |               | 0b1: No effect.              |
|      |               | Reset value <b>0b1</b> .     |
| [1]  | GPTIMER_RESET | Reset general-purpose timer: |
|      |               | 0b0: Reset.                  |
|      |               | 0b1: No effect.              |
|      |               | Reset value <b>0b1</b> .     |
| [0]  | -             | Reserved.                    |

# PWR\_CTRL Register

The PWR\_CTRL Register characteristics are:

# **Purpose**

Power control.

### **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the PWR\_CTRL Register bit assignments.

Table 3-85 PWR\_CTRL Register bit assignment

| Bits    | Name           | Function  |
|---------|----------------|---|
| [31:27] | -              | Reserved.   |
| [26]    | ISOLATEN_VCORE | Isolation enable signal used with CHSEC:_MISC[7], DPA_PGEN. |
|         |                | 0b0: Clamp.   |
|         |                | 0b1: Normal operation.                                      |
|         |                | Reset value 0b1.  |

# Table 3-85 PWR\_CTRL Register bit assignment (continued)

| Bits | Name           | Function   |
|------|----------------|--|
| [25] | NPWRUP_HAMMER  | Enables power gating of CryptoCell-312<br>Hammer chain.  |
|      |                | 0b0: Power up.   |
|      |                | 0b1: No effect.  |
|      |                | Reset value 0b0.   |
| [24] | NPWRUP_TRICKLE | Enables power gating of CryptoCell-312 Trickle chain.  |
|      |                | 0b0: Power up.   |
|      |                | 0b1: No effect.  |
|      |                | Reset value 0b0.   |
| [23] | DPA_PORBYPSEL  | Select signal to bypass POR logic. This bit is used in conjunction with DPA_PORBYP. <sup>a</sup> |
|      |                | 0b0: Not bypass.   |
|      |                | 0b1: Bypass.   |
|      |                | Reset value 0b0.   |
|      |                | Reset value 0b0.   |
| [22] | DPA_PORBYP     | POR bypass signal. This bit is used in conjunction with DPA_PORBYPSEL.                           |
|      |                | 0b0: Not bypass.   |
|      |                | 0b1: Bypass.   |
|      |                | Reset value 0b0.   |
| [21] | DPA_ERSOFF     | Enables low power, 0% discharge of capacitors, mode.   |
|      |                | <b>0b0</b> : Normal operation, 100% or 50% discharge, depending on state of DPA_ERSRT.           |
|      |                | <b>0b1</b> : Low-power mode, 0% discharge, regardless of state of DPA_ERSRT.                     |
|      |                | Reset value 0b0.   |
| [20] | DPA_NPWRUP     | Enables power down of analog Secure Frame.   |
|      |                | 0b0: Power up.   |
|      |                | 0b1: Power down.   |
|      |                | Reset value 0b0.   |
| ĺ    |                |  |

Table 3-85 PWR\_CTRL Register bit assignment (continued)

| Bits   | Name       | Function   |
|--------|------------|--|
| [19]   | DPA_BYP    | External supply bypasses analog Secure Frame to power digital logic directly (unsecure). |
|        |            | 0b0: Logic-powered by analog Secure Frame.   |
|        |            | <b>0b1</b> : External supply powers logic directly.                                      |
|        |            | Reset value 0b0.   |
| [18]   | DPS_ERSRT  | Sets capacitor discharge rate to 50% or 100%, when DPA_ERSOFF is 0b0.                    |
|        |            | 0b0: 100% discharge rate, most secure.   |
|        |            | 0b1: 50% discharge rate.   |
|        |            | Reset value 0b0.   |
| [17]   | DPA_SECNTL | Selects single-ended or differential mode.   |
|        |            | <b>0b0</b> : Differential mode, both power and ground disconnected.                      |
|        |            | <b>0b1</b> : Single-ended mode, only power is disconnected.                              |
|        |            | Reset value <b>0b1</b> .   |
| [16:0] | -          | Reserved.  |

\_\_\_\_\_ Note \_\_\_\_\_

Set DPA\_PORBYPSEL to 0b1 before setting DPA\_PORBYP to 0b1.

Clear DPA PORBY to 0b0 before clearing DPA PORBYPSEL to 0b0.

# **DBG\_CTRL** Register

The DBG\_CTRL Register characteristics are:

### **Purpose**

Controls debug authentication signals.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the DBG\_CTRL Register bit assignments.

# Table 3-86 DBG\_CTRL Register bit assignment

| Bits    | Name              | Function  |
|---------|-------------------|---|
| [31:30] | DBG_DCU_FORCE     | SSE-200 debug ports control:  |
|         |                   | 0b00: Use Crypto DCU.   |
|         |                   | 0b01: Use PSI_FEATURE_EN.   |
|         |                   | 0x1X: Use SCC signals (Force).  |
|         |                   | Reset value 0b00.   |
| [29:9]  | -                 | Reserved.   |
| [8]     | TODBGENSEL1       | Enable or mask, bypass, Flush input from the Cross Trigger interface:   |
|         |                   | 0b0: Enabled.   |
|         |                   | 0b1: Mask, or bypass.   |
|         |                   | Reset value 0b0.  |
| [7]     | TODBGENSEL0       | Enable or mask, bypass, Trigger input from the Cross Trigger interface: |
|         |                   | 0b0: Enabled.   |
|         |                   | 0b1: Mask, or bypass.   |
|         |                   | Reset value 0b0.  |
| [6:4]   | -                 | Reserved.   |
| [3]     | SSE-200 SPNIDENIN | Secure Privilege Non-Invasive Debug Enable Input:                       |
|         |                   | 0b0: Not enabled.   |
|         |                   | 0b1: Enabled.   |
|         |                   | Reset value 0b1.  |
| [2]     | SSE-200 SPIDENIN  | Secure Privilege Invasive Debug Enable<br>Input:                        |
|         |                   | 0b0: Not enabled.   |
|         |                   | 0b1: Enabled.   |
|         |                   | Reset value 0b0.  |
| [1]     | SSE-200 NIDENIN   | Non-Invasive Debug Enable Input:  |
|         |                   | 0b0: Not enabled.   |
|         |                   | 0b1: Enabled.   |
|         |                   | Reset value 0b0.  |
| [0]     | SSE-200 DBGENIN   | Debug Enable Input:   |
|         |                   | 0b0: Not enabled.   |
|         |                   | 0b1: Enabled.   |
|         |                   | Reset value 0b0.  |
|         |                   |   |

# SRAM\_CTRL Register

The SRAM\_CTRL Register characteristics are:

### **Purpose**

Controls SRAM power gate enable signals.

# **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SRAM\_CTRL Register bit assignments.

Table 3-87 SRAM\_CTRL Register bit assignment

| Bits    | Name             | Function                                |
|---------|------------------|---|
| [31:16] | -                | Reserved.                               |
| [15]    | CODE_SRAM15_PGEN | 16th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | 0b1: Enabled.                           |
|         |                  | Reset value 0b0.                        |
| [14]    | CODE_SRAM14_PGEN | 15th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | 0b1: Enabled.                           |
|         |                  | Reset value 0b0.                        |
| [13]    | CODE_SRAM13_PGEN | 14th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | <b>0b1</b> : Enabled.                   |
|         |                  | Reset value 0b0.                        |
| [12]    | CODE_SRAM12_PGEN | 13th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | 0b1: Enabled.                           |
|         |                  | Reset value 0b0.                        |
| [11]    | CODE_SRAM11_PGEN | 12th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | 0b1: Enabled.                           |
|         |                  | Reset value 0b0.                        |
| [10]    | CODE_SRAM10_PGEN | 11th 128KB SRAM cell power gate enable: |
|         |                  | 0b0: Not enabled.                       |
|         |                  | 0b1: Enabled.                           |
|         |                  | Reset value 0b0.                        |

# Table 3-87 SRAM\_CTRL Register bit assignment (continued)

| Bits | Name            | Function   |
|------|-----------------|--|
| [9]  | CODE_SRAM9_PGEN | 10th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0. |
| [8]  | CODE_SRAM8_PGEN | 9th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [7]  | CODE_SRAM7_PGEN | 8th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [6]  | CODE_SRAM6_PGEN | 7th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [5]  | CODE_SRAM5_PGEN | 6th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [4]  | CODE_SRAM4_PGEN | 5th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [3]  | CODE_SRAM3_PGEN | 4th 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |
| [2]  | CODE_SRAM2_PGEN | 3rd 128KB SRAM cell power gate enable: 0b0: Not enabled. 0b1: Enabled. Reset value 0b0.  |

Table 3-87 SRAM\_CTRL Register bit assignment (continued)

| Bits | Name            | Function                               |
|------|-----------------|--|
| [1]  | CODE_SRAM1_PGEN | 2nd 128KB SRAM cell power gate enable: |
|      |                 | 0b0: Not enabled.                      |
|      |                 | 0b1: Enabled.                          |
|      |                 | Reset value 0b0.                       |
| [0]  | CODE_SRAM0_PGEN | 1st 128KB SRAM cell power gate enable: |
|      |                 | 0b0: Not enabled.                      |
|      |                 | 0b1: Enabled.                          |
|      |                 | Reset value 0b0.                       |

# **INTR\_CTRL** Register

The INTR\_CTRL Register characteristics are:

### **Purpose**

Controls PPC and MPC interrupt signals.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the INTR\_CTRL Register bit assignments.

Table 3-88 INTR\_CTRL Register bit assignment

| Bits   | Name                    | Function  |
|--------|-------------------------|---|
| [31:7] | -                       | Reserved.   |
| [6]    | AZ_MPC_CFG_INIT_VALUE   | Initial security map at startup for CryptoIsland-300 MPC:  0b0: Secure mode |
|        |                         | 0b1: Non-secure mode.   |
|        |                         |   |
|        |                         | Reset value 0b0.  |
| [5]    | SRAM_MPC_CFG_INIT_VALUE | Initial security map at startup for Code SRAM MPC:                          |
|        |                         | 0b0: Secure mode.   |
|        |                         | 0b1: Non-secure mode.   |
|        |                         | Reset value 0b0.  |
| [4]    | -                       | Reserved.   |

# Table 3-88 INTR\_CTRL Register bit assignment (continued)

| Bits  | Name                    | Function                                      |
|-------|-------------------------|---|
| [3]   | QSPI_MPC_CFG_INIT_VALUE | Initial security map at startup for QSPI MPC: |
|       |                         | 0b0: Secure mode.                             |
|       |                         | 0b1: Non-secure mode.                         |
|       |                         | Reset value 0b0.                              |
| [2:0] | -                       | Reserved.                                     |

# **CLK\_TEST\_CTRL** Register

The CLK\_TEST\_CTRL Register characteristics are:

#### **Purpose**

Controls clock test signals.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CLK\_TEST\_CTRL Register bit assignments.

Table 3-89 CLK\_TEST\_CTRL Register bit assignments

| Bits   | Name               | Function  |
|--------|--------------------|---|
| [31:7] | -                  | Reserved.                                       |
| [6]    | CLK_MAIN_FORCE_RDY | Select CLK_MAIN_RDY source:                     |
|        |                    | 0b0: CLK_MAIN_RDY depends on lock and MUX_SELs. |
|        |                    | 0b1: CLK_MAIN_RDY forced to 0b1.                |
|        |                    | Reset value 0b0.                                |

Table 3-89 CLK\_TEST\_CTRL Register bit assignments (continued)

| Bits  | Name         | Function                         |
|-------|--------------|----------------------------------|
| [5]   | CLK_TEST_EN  | Enable test clock:               |
|       |              | 0b0: Not enabled.                |
|       |              | 0b1: Enabled.                    |
|       |              | Reset value 0b0.                 |
| [4:0] | CLK_TEST_SEL | Select TESTMUX input:            |
|       |              | 0b00000: No output.              |
|       |              | 0b00001: JTAG_TCK.               |
|       |              | 0b00010: PRE_MUX_CLK.            |
|       |              | 0b00011: SCCCLK.                 |
|       |              | 0b00100: SSE_200_SWCLK.          |
|       |              | 0b00101: 32K.                    |
|       |              | 0b00110: REF_MUX_CLK.            |
|       |              | 0b00111: I_RM38KCLK.             |
|       |              | 0b01000: FASTCLK.                |
|       |              | 0b01001: PLL0_CLK.               |
|       |              | 0b01010: PRE_MUX_CLK.            |
|       |              | 0b01011: PRE_PLL_CLK.            |
|       |              | 0b01100: SYSSYSUGCLK.            |
|       |              | 0b01101: FCLK.                   |
|       |              | 0b01110: DAPSWCLK                |
|       |              | 0b01111: MAINCLK.                |
|       |              | 0b10000: REFCLK.                 |
|       |              | 0b10001: CLK1HZ.                 |
|       |              | 0b10010: O_RM38KCLK              |
|       |              | 0b10100: SDPHYCLK.               |
|       |              | 0b10101: QSPIPHYCLK.             |
|       |              | 0b10111: PVT_SENSOR_OUT.         |
|       |              | 0b11000: I2SCLK0.                |
|       |              | 0b11001: I2SCLK1.                |
|       |              | 0b11010: I2SCLK2.                |
|       |              | Undefined settings are reserved. |
|       |              | Reset value 0b00000.             |

# CPU0\_VTOR Register

The CPU0\_VTOR Register characteristics are:

#### **Purpose**

Controls reset vector for CPU0 secure mode.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CPU0\_VTOR Register bit assignments.

Table 3-90 CPU0\_VTOR Register bit assignments

| Bits   | Name             | Function                           |
|--------|------------------|------------------------------------|
| [31:7] | CPU0_VTOR_SECURE | Reset vector for CPU0 secure mode: |
|        |                  | Reset value 0x020_0000.            |
| [6:0]  | -                | Reserved.                          |

### **CPU1\_VTOR Register**

The CPU1\_VTOR Register characteristics are:

#### **Purpose**

Controls reset vector for CPU1 secure mode.

### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CPU1\_VTOR Register bit assignments.

Table 3-91 CPU1\_VTOR Register bit assignments

| Bits   | Name             | Function                           |
|--------|------------------|------------------------------------|
| [31:7] | CPU1_VTOR_SECURE | Reset vector for CPU1 secure mode: |
|        |                  | Reset value 034_8000.              |
| [6:0]  | -                | Reserved.                          |

# AZ\_CPU\_VTOR Register

The AZ\_CPU\_VTOR Register characteristics are:

# **Purpose**

Controls reset vector for CryptoIsland-300 secure enclave.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_CPU\_VTOR Register bit assignments.

Table 3-92 AZ\_CPU\_VTOR Register bit assignments

| Bits    | Name          | Function   |
|---------|---------------|--|
| [31:24] | -             | Reserved.  |
| [23:16] | AZ_SYS_REMAP  | Remap vector for CryptoIsland-300 System address space.  Reset value 0xA0. |
| [15:8]  | AZ_CODE_REMAP | Remap vector for CryptoIsland-300 Code address space.  Reset value 0x38.   |
| [7:0]   | AZ_ROM_REMAP  | Remap vector for CryptoIsland-300 ROM address space.  Reset value 0x00.    |

### IOMUX\_MAIN\_INSEL\_0 Register

The IOMUX MAIN INSEL 0 Register characteristics are:

#### **Purpose**

Selects either MAIN\_IN or ALTF1 as destination of input signals from multiplexed Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

# **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_INSEL\_0 Register bit assignments.

Table 3-93 IOMUX\_MAIN\_INSEL\_0 Register bit assignments

| Bits   | Name                     | Function   |
|--------|--------------------------|--|
| [31:0] | IOMUX_MAIN_INSEL_0[31:0] | Main function input data select for Musca-B1 test chip multiplexed I/O PA31-PA0:   |
|        |                          | 0b0: Select ALTF1.   |
|        |                          | 0b1: Select MAIN_IN.   |
|        |                          | Reset value 0xFFFF_FFFF.   |
|        |                          | Note   |
|        |                          | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

# IOMUX\_MAIN\_INSEL\_1 Register

The IOMUX\_MAIN\_INSEL\_1 Register characteristics are:

#### **Purpose**

Selects either MAIN\_IN or ALTF1 as destination of input signals from Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_INSEL\_1 Register bit assignments.

Table 3-94 IOMUX\_MAIN\_INSEL\_1 Register bit assignments

| Bits   | Name                    | Function   |
|--------|-------------------------|--|
| [31:6] | -                       | Reserved.  |
| [5:0]  | IOMUX_MAIN_INSEL_1[5:0] | Main function input data select for Musca-B1 test chip multiplexed I/O PA37-PA32:  |
|        |                         | 0b0: Select ALTF1.   |
|        |                         | 0b1: Select MAIN_IN.   |
|        |                         | Reset value 0x3F.  |
|        |                         | Note   |
|        |                         | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|        |                         |  |

### IOMUX\_MAIN\_OUTSEL\_0 Register

The IOMUX\_MAIN\_OUTSEL\_0 Register characteristics are:

#### **Purpose**

Selects either MAIN\_OUT or ALTF1 as output data for Musca-B1 test chip I/O PA31-PA0. See *3.12.1 IOMUX registers* on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

# **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX MAIN OUTSEL 0 bit assignments.

Table 3-95 IOMUX\_MAIN\_OUTSEL\_0 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:0] | IOMUX_MAIN_OUTSEL_0[31:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA31-PA0:  0b0: Select ALTF1.  0b1: Select MAIN_OUT.  Reset value 0xFFFF_FFF.  Note See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|        |                           | <ul> <li>0b0: Select ALTF1.</li> <li>0b1: Select MAIN_OUT.</li> <li>Reset value 0xFFFF_FFFF.</li> <li>Note</li> <li>See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test</li> </ul>  |

# IOMUX\_MAIN\_OUTSEL\_1 Register

The IOMUX MAIN OUTSEL 1 Register characteristics are:

### **Purpose**

Selects either MAIN\_OUT or ALTF1 as output data for Musca-B1 test chip I/O PA37-PA32. See *3.12.1 IOMUX registers* on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_OUTSEL\_1 Register bit assignments.

Table 3-96 IOMUX\_MAIN\_OUTSEL\_1 Register bit assignments

| Bits   | Name                     | Function  |
|--------|--------------------------|---|
| [31:6] | -                        | Reserved.   |
| [5:0]  | IOMUX_MAIN_OUTSEL_1[5:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF1.  0b1: Select MAIN_OUT.  Reset value 0x3F.  Note See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

#### IOMUX\_MAIN\_OENSEL\_0 Register

The IOMUX MAIN OENSEL 0 Register characteristics are:

#### **Purpose**

Selects either MAIN\_OE or ALTF1 as output enable signal for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_OENSEL\_0 Register bit assignments.

Table 3-97 IOMUX\_MAIN\_OENSEL\_0 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:0] | IOMUX_MAIN_OENSEL_0[31:0] | I/O main function output enable select for Musca-B1 test chip multiplexed I/O PA31-PA0:  |
|        |                           | 0b0: Select ALTF1.   |
|        |                           | 0b1: Select MAIN_OE.   |
|        |                           | Reset value 0xFFFF_FFFF.   |
|        |                           | Note   |
|        |                           | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_MAIN\_OENSEL\_1 Register

The IOMUX MAIN OENSEL 1 Register characteristics are:

#### **Purpose**

Selects either MAIN\_OE or ALTF1 as output enable signal for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

# **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_OENSEL\_1 Register bit assignments.

Table 3-98 IOMUX\_MAIN\_OENSEL\_1 Register bit assignments

| Bits   | Name                     | Function   |
|--------|--------------------------|--|
| [31:6] | -                        | Reserved.  |
| [5:0]  | IOMUX_MAIN_OENSEL_1[5:0] | I/O main function output enable select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF1.  0b1: Select MAIN_OE.  Reset value 0x3F.  Note See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_MAIN\_DEFAULT\_IN\_0 Register

The IOMUX MAIN DEFAULT IN 0 Register characteristics are:

### **Purpose**

Musca-B1 test chip I/O PA31-PA0: Drives unselected outputs of MAIN input multiplexers to defined logic levels to prevent floating nodes.

See *3.12.1 IOMUX registers* on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

# Usage constraints

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_DEFAULT\_IN\_0 Register bit assignments.

Table 3-99 IOMUX\_MAIN\_DEFAULT\_IN\_0 Register bit assignments

| Bits   | Name                          | Function   |
|--------|-------------------------------|--|
| [31:0] | IOMUX_MAIN_DEFAULT_IN_0[31:0] | Defines value of unselected outputs of ALTF1 input multiplexers for Musca-B1 test chip multiplexed I/O PA31-PA0:                 |
|        |                               | 0b0: Default to 0b0.   |
|        |                               | 0b1: Default to 0b1.   |
|        |                               | Reset value 0x0000_0000.   |
|        |                               | Note   |
|        |                               | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

#### IOMUX\_MAIN\_DEFAULT\_IN\_1 Register

The IOMUX MAIN DEFAULT IN 1 Register characteristics are:

#### **Purpose**

Test chip I/O PA37-PA32: Drives unselected outputs of MAIN input multiplexers to defined logic levels to prevent floating nodes.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_MAIN\_DEFAULT\_IN\_1 Register bit assignments.

Table 3-100 IOMUX\_MAIN\_DEFAULT\_IN\_1 Register bit assignments

| Bits   | Name                          | Function  |
|--------|-------------------------------|---|
| [31:6] | -                             | Reserved.   |
| [5:0]  | IOMUX_MAIN_DEFAULT_IN_1[31:0] | Defines value of unselected outputs of MAIN input multiplexers for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Default to 0b0.  0b1: Default to 0b1.  Reset value 0x00.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_ALTF1\_INSEL\_0 Register

The IOMUX\_ALTF1\_INSEL\_0 Register characteristics are:

# **Purpose**

Selects either ALTF1 or ALTF2 as destination of input signals from MAIN input multiplexer for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF1 INSEL 0 Register bit assignments.

Table 3-101 IOMUX\_ALTF1\_INSEL\_0 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:0] | IOMUX_ALTF1_INSEL_0[31:0] | Selects either ALTF1 or ALTF2 as destination of MAIN input multiplexer for Musca-B1 test chip multiplexed I/O PA31-PA0:  0b0: Select ALTF1_IN.  0b1: Select ALTF2. |
|        |                           | Reset value 0x0000_0000.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O.   |

# IOMUX\_ALTF1\_INSEL\_1 Register

The IOMUX ALTF1 INSEL 1 Register characteristics are:

### **Purpose**

Selects either ALTF1 or ALTF2 as destination of input signals from MAIN input multiplexer for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF1 INSEL 1 Register bit assignments.

Table 3-102 IOMUX\_ALTF1\_INSEL\_1 Register bit assignments

| Bits   | Name                     | Function   |
|--------|--------------------------|--|
| [31:6] | -                        | Reserved.  |
| [5:0]  | IOMUX_ALTF1_INSEL_1[5:0] | Selects either ALTF1 or ALTF2 as destination of MAIN input multiplexer for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF1_IN.  0b1: Select ALTF2.  Reset value 0x00. |

#### IOMUX\_ALTF1\_OUTSEL\_0 Register

The IOMUX ALTF1 OUTSEL 0 Register characteristics are:

#### **Purpose**

Selects either ALTF1\_OUT or ALTF2 as output data for Musca-B1 test chip I/O PA31-PA0. See *3.12.1 IOMUX registers* on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF1\_OUTSEL\_0 Register bit assignments.

Table 3-103 IOMUX ALTF1 OUTSEL 0 Register bit assignments

| Bits   | Name                       | Function  |
|--------|----------------------------|---|
| [31:0] | IOMUX_ALTF1_OUTSEL_0[31:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA31-PA0:  0b0: Select ALTF2.  0b1: Select ALTF1_OUT.  Reset value 0xFFFF_FFFF.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|        |                            |   |

### IOMUX\_ALTF1\_OUTSEL\_1 Register

The IOMUX ALTF1 OUTSEL 1 Register characteristics are:

#### **Purpose**

Selects either ALTF1\_OUT or ALTF2 as output data for Musca-B1 test chip I/O PA37-PA32. See *3.12.1 IOMUX registers* on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF1 OUTSEL 1 Register bit assignments.

Table 3-104 IOMUX\_ALTF1\_OUTSEL\_1 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:6] | -                         | Reserved.  |
| [5:0]  | IOMUX_ALTF1_OUTSEL_1[5:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF1.  0b1: Select MAIN_OUT.  Reset value 0x3F. |

### IOMUX\_ALTF1\_OENSEL\_0 Register

The IOMUX ALTF1 OENSEL 0 Register characteristics are:

### **Purpose**

Selects either ALTF1\_OE or ALTF2 as output enable signal for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF1\_OENSEL\_0 Register bit assignments.

Table 3-105 IOMUX\_ALTF1\_OENSEL\_0 Register bit assignments

| Bits   | Name                       | Function   |
|--------|----------------------------|--|
| [31:0] | IOMUX_ALTF1_OENSEL_0[31:0] | I/O main function output enable select for Musca-B1 test chip multiplexed I/O PA31-PA0:  |
|        |                            | 0b0: Select ALTF2.   |
|        |                            | 0b1: Select ALTF1_OE.  |
|        |                            | Reset value 0xFFFF_FFFF.   |
|        |                            | Note   |
|        |                            | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

#### IOMUX\_ALTF1\_OENSEL\_1 Register

The IOMUX ALTF1 OENSEL 1 Register characteristics are:

#### **Purpose**

Selects either ALTF1\_OE or ALTF2 as output enable signal for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF1\_OENSEL\_1 Register bit assignments.

Table 3-106 IOMUX\_ALTF1\_OENSEL\_1 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:6] | -                         | Reserved.  |
| [5:0]  | IOMUX_ALTF1_OENSEL_1[5:0] | I/O main function output enable select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF2.  0b1: Select ALTF1_OE.  Reset value 0x3F.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_ALTF1\_DEFAULT\_IN\_0 Register

The IOMUX ALTF1 DEFAULT IN 0 Register characteristics are:

# **Purpose**

Test chip I/O PA31-PA0: Drives unselected outputs of ALTF1 input multiplexers to defined logic levels to prevent floating nodes.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF1 DEFAULT IN 0 Register bit assignments.

Table 3-107 IOMUX\_ALTF1\_DEFAULT\_IN\_0 Register bit assignments

| Name                           | Function   |
|--------------------------------|--|
| IOMUX_ALTF1_DEFAULT_IN_0[31:0] | Defines value of unselected outputs of ALTF1 input multiplexers for Musca-B1 test chip multiplexed I/O PA31-PA0:                 |
|                                | 0b0: Default to 0b0.   |
|                                | 0b1: Default to 0b1.   |
|                                | Reset value 0x0000_0000.   |
|                                | Note   |
|                                | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|                                |  |

# IOMUX\_ALTF1\_DEFAULT\_IN\_1 Register

The IOMUX ALTF1 DEFAULT IN 1 Register characteristics are:

### **Purpose**

Test chip I/O PA37-PA32: Drives unselected outputs of ALTF1 input multiplexers to defined logic levels to prevent floating nodes.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF1 DEFAULT IN 1 Register bit assignments.

Table 3-108 IOMUX\_ALTF1\_DEFAULT\_IN\_1 Register bit assignments

| Bits   | Name                           | Function  |
|--------|--------------------------------|---|
| [31:6] | -                              | Reserved.   |
| [5:0]  | IOMUX_ALTF1_DEFAULT_IN_1[31:0] | Defines value of unselected outputs of ALTF1 input multiplexers for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Default to 0b0.  0b1: Default to 0b1.  Reset value 0x00.  Note See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

#### IOMUX\_ALTF2\_INSEL\_0 Register

The IOMUX ALTF2 INSEL 0 Register characteristics are:

### **Purpose**

Selects either ALTF2\_IN or ALTF3\_IN as destination of input signals from ALTF1 input multiplexer for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF2\_INSEL\_0 Register bit assignments.

Table 3-109 IOMUX\_ALTF2\_INSEL\_0 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:0] | IOMUX_ALTF2_INSEL_0[31:0] | Selects either ALTF2_IN or ALTF3_IN as destination of ALTF1 input multiplexer for Musca-B1 test chip multiplexed I/O PA31-PA0:  0b0: Select ALTF3_IN.  0b1: Select ALTF2_IN.  Reset value 0x0000_0000. |

#### **IOMUX ALTF2 INSEL 1 Register**

The IOMUX ALTF2 INSEL 1 Register characteristics are:

#### **Purpose**

Selects either ALTF2\_IN or ALTF3\_IN as destination of input signals from ALTF1 input multiplexer for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF2 INSEL 1 Register bit assignments.

Table 3-110 IOMUX\_ALTF2\_INSEL\_1 Register bit assignments

| Bits   | Name                      | Function   |
|--------|---------------------------|--|
| [31:6] | -                         | Reserved.  |
| [5:0]  | IOMUX_ALTF2_INSEL_1[31:0] | Selects either ALTF2_IN or ALTF3_IN as destination of ALTF1 input multiplexer for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF3_IN.  0b1: Select ALTF2_IN.  Reset value 0x00. |

# IOMUX\_ALTF2\_OUTSEL\_0 Register

The IOMUX\_ALTF2\_OUTSEL\_0 Register characteristics are:

#### **Purpose**

Selects either ALTF2\_OUT or ALTF3\_OUT as output data for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF2\_OUTSEL\_0 Register bit assignments.

Table 3-111 IOMUX\_ALTF2\_OUTSEL\_0 Register bit assignments

| Bits   | Name                       | Function  |
|--------|----------------------------|---|
| [31:0] | IOMUX_ALTF2_OUTSEL_0[31:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA31-PA0:  0b0: Select ALTF3_OUT.  0b1: Select ALTF2_OUT.  Reset value 0xFFFF_FFFF. |
|        |                            | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O.                            |

#### IOMUX\_ALTF2\_OUTSEL\_1 Register

The IOMUX ALTF2 OUTSEL 1 Register characteristics are:

#### **Purpose**

Selects either ALTF2\_OUT or ALTF3\_OUT as output data for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF2\_OUTSEL\_1 Register bit assignments.

Table 3-112 IOMUX\_ALTF2\_OUTSEL\_1 Register bit assignments

| Bits   | Name                      | Function  |
|--------|---------------------------|---|
| [31:6] | -                         | Reserved.   |
| [5:0]  | IOMUX_ALTF2_OUTSEL_1[5:0] | Main function output data select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF3_OUT.  0b1: Select ALTF2_OUT.  Reset value 0x3F.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_ALTF2\_OENSEL\_0 Register

The IOMUX ALTF2 OENSEL 0 Register characteristics are:

# **Purpose**

Selects either ALTF2\_OE or ALTF3 as output enable signal for Musca-B1 test chip I/O PA31-PA0.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

# Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF2 OENSEL 0 Register bit assignments.

Table 3-113 IOMUX\_ALTF2\_OENSEL\_0 Register bit assignments

| Name                       | Function   |
|----------------------------|--|
| IOMUX_ALTF2_OENSEL_0[31:0] | I/O main function output enable select for<br>Musca-B1 test chip multiplexed I/O<br>PA31-PA0:                                    |
|                            | 0b0: Select ALTF3.   |
|                            | <b>0b1</b> : Select ALTF2_OE.  |
|                            | Reset value 0xFFFF_FFFF.   |
|                            | Note   |
|                            | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|                            |  |

# IOMUX\_ALTF2\_OENSEL\_1 Register

The IOMUX ALTF2 OENSEL 1 Register characteristics are:

### **Purpose**

Selects either ALTF2\_OE or ALTF3\_OE as output enable signal for Musca-B1 test chip I/O PA37-PA32.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF2 OENSEL 1 Register bit assignments.

Table 3-114 IOMUX\_ALTF2\_OENSEL\_1 Register bit assignments

| Bits   | Name                      | Function  |
|--------|---------------------------|---|
| [31:6] | -                         | Reserved.   |
| [5:0]  | IOMUX_ALTF2_OENSEL_1[5:0] | I/O main function output enable select for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Select ALTF3_OE.  0b1: Select ALTF2_OE.  Reset value 0x3F.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_ALTF2\_DEFAULT\_IN\_0 Register

The IOMUX ALTF2 DEFAULT IN 0 Register characteristics are:

#### **Purpose**

Test chip I/O PA31-PA0: Drives unselected outputs of ALTF1 input multiplexers to defined logic levels to prevent floating nodes.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

#### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX ALTF2 DEFAULT IN 0 Register bit assignments.

Table 3-115 IOMUX\_ALTF2\_DEFAULT\_IN\_0 Register bit assignments

| Bits   | Name                           | Function   |
|--------|--------------------------------|--|
| [31:0] | IOMUX_ALTF2_DEFAULT_IN_0[31:0] | Defines value of unselected outputs of ALTF2 input multiplexers for Musca-B1 test chip multiplexed I/O PA31-PA0:                 |
|        |                                | 0b0: Default to 0b0.   |
|        |                                | 0b1: Default to 0b1.   |
|        |                                | Reset value 0x0000_0000.   |
|        |                                | Note   |
|        |                                | See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |

### IOMUX\_ALTF2\_DEFAULT\_IN\_1 Register

The IOMUX ALTF2 DEFAULT IN 1 Register characteristics are:

### **Purpose**

Test chip I/O PA37-PA32: Drives unselected outputs of ALTF2 input multiplexers to defined logic levels to prevent floating nodes.

See 3.12.1 IOMUX registers on page 3-128 for information on the Musca-B1 test chip I/O multiplexer.

# **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the IOMUX\_ALTF2\_DEFAULT\_IN\_1 Register bit assignments.

Table 3-116 IOMUX\_ALTF2\_DEFAULT\_IN\_1 Register bit assignments

| Bits   | Name                           | Function   |
|--------|--------------------------------|--|
| [31:6] | -                              | Reserved.  |
| [5:0]  | IOMUX_ALTF2_DEFAULT_IN_1[31:0] | Defines value of unselected outputs of ALTF1 input multiplexers for Musca-B1 test chip multiplexed I/O PA37-PA32:  0b0: Default to 0b0.  0b1: Default to 0b1.  Reset value 0x00.  Note  See 2.2.2 Test chip multiplexed I/O on page 2-23 for the functions that are available on the multiplexed Musca-B1 test chip I/O. |
|        |                                | chip I/O.  |

# IOPAD\_DS0\_0 and IOPAD\_DS1\_0 Registers

The IOPAD DS0 0 and IOPAD DS1 0 Register characteristics are:

# Purpose

The corresponding bits of the two registers combine to form two-bit values that define the corresponding drive strengths of Musca-B1 test chip I/O PA31-PA0. The following table shows how the bits of the IOPAD\_DS0\_0 and IOPAD\_DS1\_0 Registers define the drive strengths.

Table 3-117 Test chip I/O drive strengths

| IOPAD_DS1_0/DS0_0 | Drive strength (mA)      |
|-------------------|--------------------------|
| 0b00              | 2                        |
| 0b01              | 8, default for PA31-PA20 |
| 0b10              | 4, default for PA19-PA0  |
| 0b11              | 12                       |

# **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD DS0 0 and IOPAD DS1 0 Register bit assignments.

Table 3-118 IOPAD\_DS0\_0 Register bit assignments

| Bits   | Name            | Function  |
|--------|-----------------|---|
| [31:0] | DRIVE_STRENGTH0 | Least significant bits of the two-bit values that define drive strengths ofMusca-B1 test chip I/O PA31-PA0.  Reset value 0xFFF0_0000. |

# Table 3-119 IOPAD\_DS1\_0 Register bit assignments

| Bits   | Name            | Function   |
|--------|-----------------|--|
| [31:0] | DRIVE_STRENGTH1 | Most significant bits of the two-bit values that define drive strengths ofMusca-B1 test chip I/O PA31-PA0.  Reset value 0x000F_FFFF. |

# IOPAD\_DS0\_1 and IOPAD\_DS1\_1 Registers

The IOPAD DS0 1 and IOPAD DS1 1 Register characteristics are:

### **Purpose**

The corresponding bits of the two registers combine to form two-bit values that define the corresponding drive strengths of Musca-B1 test chip I/O PA37-PA32. The following table shows how the bits of the IOPAD\_DS0\_1 and IOPAD\_DS1\_1 Registers define the drive strengths.

Table 3-120 Test chip I/O drive strengths

| IOPAD_DS1_1/DS0_1 | Drive strength (mA) |
|-------------------|---------------------|
| 0b00              | 2                   |
| 0b01              | 8                   |
| 0b10              | 4, default          |
| 0b11              | 12                  |

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD\_DS0\_1 and IOPAD\_DS1\_1 Register bit assignments.

Table 3-121 IOPAD\_DS0\_1 Register bit assignments

| Bits   | Name             | Function  |
|--------|------------------|---|
| [31:6] | -                | Reserved.   |
| [5:0]  | DRIVE_STRENGTH_0 | Least significant bits of the two-bit values that define drive strengths ofMusca-B1 test chip I/O PA37-PA32.  Reset value 0x00. |

Table 3-122 IOPAD\_DS1\_1 Register bit assignments

| Bits   | Name             | Function   |
|--------|------------------|--|
| [31:6] | -                | Reserved.  |
| [5:0]  | DRIVE_STRENGTH_1 | Most significant bits of the two-bit values that define drive strengths ofMusca-B1 test chip I/O PA37-PA32.  Reset value 0x3F. |

### IOPAD\_PE\_0 and IOPAD\_PE\_1 Registers

The IOPAD PE 0 and IOPAD PE 1 Register characteristics are:

#### **Purpose**

- Register IOPAD PE 0 enables pull resistors on Musca-B1 test chip I/O PA31-PA0.
- Register IOPAD PE 1 enables pull resistors on Musca-B1 test chip I/O PA37-PA32.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD\_PE\_0 and IOPAD\_PE\_1 Register bit assignments.

Table 3-123 IOPAD PE 0 Register bit assignments

| Bits   | Name        | Function  |
|--------|-------------|---|
| [31:0] | PULL_ENABLE | Enable pull resistors of Musca-B1 test chip I/O PA31-PA0. |
|        |             | 0b0: Not enabled.   |
|        |             | 0b1: Enabled.   |
|        |             | Reset value 0xFFFF_FFFF.                                  |

Table 3-124 IOPAD\_PE\_1 Register bit assignments

| Bits   | Name        | Function   |
|--------|-------------|--|
| [31:6] | -           | Reserved.  |
| [5:0]  | PULL_ENABLE | Enable pull resistors of Musca-B1 test chip I/O PA37-PA32. |
|        |             | 0b0: Not enabled.  |
|        |             | 0b1: Enabled.  |
|        |             | Reset value 0×3F.  |

# IOPAD\_PS\_0 and IOPAD\_PS\_1 Registers

The IOPAD\_PS\_0 and IOPAD\_PS\_1 Register characteristics are:

### **Purpose**

- Register IOPAD\_PS\_0 controls the pull resistor modes onMusca-B1 test chip I/O PA31-PA0.
- Register IOPAD\_PS\_1 controls the pull resistor modes onMusca-B1 test chip I/O PA37-PA32.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD\_PS\_0 and IOPAD\_PS\_1 Register bit assignments.

# Table 3-125 IOPAD\_PS\_0 Register bit assignments

| Bits   | Name        | Function   |
|--------|-------------|--|
| [31:0] | PULL_SELECT | Selects pull mode of pull resistors onMusca-B1 test chip I/O PA31-PA0. |
|        |             | 0b0: Pull down.  |
|        |             | 0b1: Pull up.  |
|        |             | Reset value 0xFFFF_FFFF.   |

### Table 3-126 IOPAD\_PS\_1 Register bit assignments

| Bits   | Name        | Function  |
|--------|-------------|---|
| [31:6] | -           | Reserved.   |
| [5:0]  | PULL_SELECT | Selects pull mode of pull resistors onMusca-B1 test chip I/O PA37-PA32. |
|        |             | 0b0: Pull down.   |
|        |             | 0b1: Pull up.   |
|        |             | Reset value 0x3F.   |

### IOPAD\_SR\_0 and IOPAD\_SR\_1 Registers

The IOPAD\_SR\_0 and IOPAD\_SR\_1 Register characteristics are:

#### **Purpose**

- Register IOPAD SR 0 controls the slew rates of Musca-B1 test chip I/O PA31-PA0.
- Register IOPAD\_SR\_1 controls the slew rates ofMusca-B1 test chip I/O PA37-PA32.

### **Usage constraints**

There are no usage constraints.

### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD\_SR\_0 and IOPAD\_SR\_1 Register bit assignments.

Table 3-127 IOPAD\_SR\_0 Register bit assignments

| Bits   | Name      | Function   |
|--------|-----------|--|
| [31:0] | SLEW_RATE | Selects the slew rate ofMusca-B1 test chip I/O I/O PA31-PA0. |
|        |           | 0b0: Fast.   |
|        |           | 0b1: Slow.   |
|        |           | Reset value 0xFFFF_FFFF.                                     |

Table 3-128 IOPAD\_SR\_1 Register bit assignments

| Bits   | Name      | Function  |
|--------|-----------|---|
| [31:6] | -         | Reserved.   |
| [5:0]  | SLEW_RATE | Selects the slew rate ofMusca-B1 test chip I/O PA37-PA32. |
|        |           | 0b0: Fast.  |
|        |           | 0b1: Slow.  |
|        |           | Reset value 0x3F.   |

### IOPAD\_IS\_0 and IOPAD\_IS\_1 Registers

The IOPAD\_IS\_0 and IOPAD\_IS\_1 Register characteristics are:

# **Purpose**

- Register IOPAD IS 0 controls the input modes on Musca-B1 test chip I/O PA31-PA0.
- Register IOPAD\_IS\_1 controls the input modes onMusca-B1 test chip I/O PA37-PA32.

PA32.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following tables show the IOPAD\_IS\_0 and IOPAD\_IS\_1 Register bit assignments.

Table 3-129 IOPAD\_IS\_0 Register bit assignments

| Bits   | Name         | Function  |
|--------|--------------|---|
| [31:0] | INPUT_SELECT | Selects input mode onMusca-B1 test chip I/O PA31-PA0. |
|        |              | ØbØ: CMOS.  |
|        |              | 0b1: Schmitt.   |
|        |              | Reset value 0xFFFF_FFFF.                              |

Table 3-130 IOPAD\_IS\_1 Register bit assignments

| Bits   | Name         | Function   |
|--------|--------------|--|
| [31:6] | -            | Reserved.  |
| [5:0]  | INPUT_SELECT | Selects input mode onMusca-B1 test chip I/O PA37-PA32. |
|        |              | 0b0: CMOS.   |
|        |              | 0b1: Schmitt.  |
|        |              | Reset value 0x3F.                                      |

# **PVT\_CTRL** Register

The PVT CTRL Register characteristics are:

#### **Purpose**

Selects which PVT sensor is the active sensor to write to and read from.

# **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the PVT CTRL Register bit assignments.

Table 3-131 PVT\_CTRL Register bit assignments

| Bits   | Name      | Function                                     |
|--------|-----------|--|
| [31:5] | -         | Reserved.                                    |
| [4:0]  | TSTSENNUM | Select PVT sensor to write to and read from: |
|        |           | <b>0b00000</b> : Sensor 0.                   |
|        |           | <b>0b00001</b> : Sensor 1.                   |
|        |           | <b>0b00010</b> : Sensor 2.                   |
|        |           | <b>0b00011</b> : Sensor 3.                   |
|        |           | <b>0b00100</b> : Sensor 4.                   |
|        |           | <b>0b00101</b> : Sensor 5.                   |
|        |           | <b>0b00110</b> : Sensor 6.                   |
|        |           | <b>0b00111</b> : Sensor 7.                   |
|        |           | <b>0b01000</b> : Sensor 8.                   |
|        |           | Undefined settings are reserved.             |
|        |           | Reset value 0b00000.                         |

## **SPARE0** Register

The SPARE0 Register characteristics are:

#### **Purpose**

Spare read/write register for use by software.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SPARE0 Register bit assignments.

Table 3-132 SPARE0 Register bit assignments

| Bits   | Name         | Function                                |
|--------|--------------|---|
| [31:0] | SPARE0[31:0] | Spare read/write register for software. |
|        |              | Software assigns the bit meanings.      |
|        |              | Reset value 0x0000_0000.                |

## STATIC\_CONF\_SIG1 Register

The STATIC CONF SIG1 Register characteristics are:

## **Purpose**

Static configuration control register.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the STATIC CONF SIG1 Register bit assignments.

Table 3-133 STATIC\_CONF\_SIG1 Register bit assignments

| Bits    | Name       | Function  |
|---------|------------|---|
| [31:28] | -          | Reserved.   |
| [27:24] | TODBGENSEL | DBGEN mask on CTITRIGOUT:   |
|         |            | <b>0b0</b> : Mask trigger output of associated Cross<br>Trigger Interface output when <b>DBGEN</b> is<br>LOW. |
|         |            | <b>0b1</b> : Not mask trigger output of associated Cross Trigger Interface output.                            |
|         |            | Reset value 0b0000.   |
| [23:16] | TINIDENSEL | NIDEN mask on CTITRIGINT:   |
|         |            | ØbØ: Mask trigger input of associated Cross<br>Trigger Interface output when <b>NIDEN</b> is<br>LOW.          |
|         |            | <b>Øb1</b> : Not mask trigger output of associated Cross Trigger Interface output.                            |
|         |            | Reset value 0x00.   |
| [15:12] | TIHSBYPASS | Cross Trigger Interface handshake bypass on CTITRIGOUT.   |
|         |            | Disables the SPIDEN selector logic and forces SPIDEN to use SPIDENIN:   |
|         |            | 0b0: Not disable.   |
|         |            | 0b1: Disable.   |
|         |            | Reset value 0b0000.   |

Table 3-133 STATIC\_CONF\_SIG1 Register bit assignments (continued)

| Bits   | Name         | Function  |
|--------|--------------|---|
| [11:8] | TISBYPASSACK | Cross Trigger Interface synchronous bypass on CTITRIGOUTACK.  |
|        |              | Set HIGH to bypass the synchronization logic if the CTITRIGOUTACK input is synchronous with DBGSYSCLK and is driven from the same clock domain: |
|        |              | 0b0: Not bypass.  |
|        |              | 0b1: Bypass.  |
|        |              | Reset value 0b0000.   |
| [7:0]  | TISBYPASSIN  | Cross Trigger Interface synchronous bypass on CTITRIGIN.  |
|        |              | Set HIGH to bypass the synchronization logic if the CTITRIGIN input is synchronous with DBGSYSCLK and is driven from the same clock domain:     |
|        |              | 0b0: Not bypass.  |
|        |              | 0b1: Bypass.  |
|        |              | Reset value 0x00.   |

## FLASH\_DIN\_0 Register

The FLASH DIN 0 Register characteristics are:

#### **Purpose**

eFlash 0 and eFlash 1 memory data input[31:0].

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH DIN 0 Register bit assignments.

Table 3-134 FLASH\_DIN\_0 Register bit assignments

| Bits   | Name           | Function                                |
|--------|----------------|---|
| [31:0] | SCC_FLASH_DIN0 | eFlash 0 and eFlash 1 data input[31:0]. |
|        |                | Reset value 0x0000_0000.                |

## FLASH\_DIN\_1 Register

The FLASH\_DIN\_1 Register characteristics are:

## Purpose

eFlash 0 and eFlash 1 memory data input[63:32].

## **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH\_DIN\_1 Register bit assignments.

Table 3-135 FLASH\_DIN\_1 Register bit assignments

| Bits   | Name           | Function                                 |
|--------|----------------|--|
| [31:0] | SCC_FLASH_DIN1 | eFlash 0 and eFlash 1 data input[63:32]. |
|        |                | Reset value 0x0000_0000.                 |

## FLASH\_DIN\_2 Register

The FLASH DIN 2 Register characteristics are:

#### **Purpose**

eFlash 0 and eFlash 1 memory data input[95:64].

#### **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH DIN 2 Register bit assignments.

Table 3-136 FLASH\_DIN\_2 Register bit assignments

| Bits   | Name           | Function                                 |
|--------|----------------|--|
| [31:0] | SCC_FLASH_DIN2 | eFlash 0 and eFlash 1 data input[95:64]. |
|        |                | Reset value 0x0000_0000.                 |

## FLASH\_DIN\_3 Register

The FLASH DIN 3 Register characteristics are:

#### Purpose

eFlash 0 and eFlash 1 memory data input[127:96].

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH DIN 3 Register bit assignments.

Table 3-137 FLASH\_DIN\_3 Register bit assignments

| Bits   | Name           | Function                                  |
|--------|----------------|---|
| [31:0] | SCC_FLASH_DIN3 | eFlash 0 and eFlash 1 data input[127:96]. |
|        |                | Reset value 0x0000_0000.                  |

## FLASH0\_DOUT\_0 Register

The FLASH0\_DOUT\_0 Register characteristics are:

#### **Purpose**

eFlash 0 memory data output[31:0].

#### **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH0\_DOUT\_0 Register bit assignments.

#### Table 3-138 FLASH0 DOUT 0 Register bit assignments

| Bits   | Name             | Function                    |
|--------|------------------|-----------------------------|
| [31:0] | SCC_FLASH0_DOUT0 | eFlash 0 data output[31:0]. |
|        |                  | Reset value 0xFFFF_FFFF.    |

## FLASH0\_DOUT\_1 Register

The FLASH0 DOUT 1 Register characteristics are:

#### **Purpose**

eFlash 0 memory data output[63:32].

#### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH0 DOUT 1 Register bit assignments.

Table 3-139 FLASH0\_DOUT\_1 Register bit assignments

| Bits   | Name             | Function                     |
|--------|------------------|------------------------------|
| [31:0] | SCC_FLASH0_DOUT1 | eFlash 0 data output[63:32]. |
|        |                  | Reset value 0xFFFF_FFFF.     |

## FLASH0\_DOUT\_2 Register

The FLASH0\_DOUT\_2 Register characteristics are:

#### **Purpose**

eFlash 0 memory data output[95:64].

## **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH0\_DOUT\_2 Register bit assignments.

Table 3-140 FLASH0\_DOUT\_2 Register bit assignments

| Bits   | Name             | Function                     |
|--------|------------------|------------------------------|
| [31:0] | SCC_FLASH0_DOUT2 | eFlash 0 data output[95:64]. |
|        |                  | Reset value 0xFFFF_FFFF.     |

#### FLASH0\_DOUT\_3 Register

The FLASHO DOUT 3 Register characteristics are:

#### **Purpose**

eFlash 0 memory data output[127:96].

## **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH0\_DOUT\_3 Register bit assignments.

## Table 3-141 FLASH0\_DOUT\_3 Register bit assignments

| Bits   | Name             | Function                      |
|--------|------------------|-------------------------------|
| [31:0] | SCC_FLASH0_DOUT3 | eFlash 0 data output[127:96]. |
|        |                  | Reset value 0xFFFF_FFFF.      |

## FLASH1\_DOUT\_0 Register

The FLASH1 DOUT 0 Register characteristics are:

#### **Purpose**

eFlash 1 memory data output[31:0].

#### **Usage constraints**

This register is read-only.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH1 DOUT 0 Register bit assignments.

Table 3-142 FLASH1\_DOUT\_0 Register bit assignments

| Bits   | Name             | Function                    |
|--------|------------------|-----------------------------|
| [31:0] | SCC_FLASH1_DOUT0 | eFlash 1 data output[31:0]. |
|        |                  | Reset value 0xFFFF_FFFF.    |

## FLASH1\_DOUT\_1 Register

The FLASH1 DOUT 1 Register characteristics are:

## **Purpose**

eFlash 1 memory data output[63:32].

#### **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH1\_DOUT\_1 Register bit assignments.

## Table 3-143 FLASH1\_DOUT\_1 Register bit assignments

| Bits   | Name             | Function                     |
|--------|------------------|------------------------------|
| [31:0] | SCC_FLASH1_DOUT1 | eFlash 1 data output[63:32]. |
|        |                  | Reset value 0xFFFF_FFFF.     |

## FLASH1\_DOUT\_2 Register

The FLASH1 DOUT 2 Register characteristics are:

#### **Purpose**

eFlash 1 memory data output[95:64].

## **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH1 DOUT 2 Register bit assignments.

#### Table 3-144 FLASH1 DOUT 2 Register bit assignments

| Bits   | Name             | Function                     |
|--------|------------------|------------------------------|
| [31:0] | SCC_FLASH1_DOUT2 | eFlash 1 data output[95:64]. |
|        |                  | Reset value 0xFFFF_FFFF.     |

## FLASH1\_DOUT\_3 Register

The FLASH1\_DOUT\_3 Register characteristics are:

#### **Purpose**

eFlash 1 memory data output[127:96].

#### **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the FLASH1\_DOUT\_3 Register bit assignments.

# Table 3-145 FLASH1\_DOUT\_3 Register bit assignments

| Bits   | Name             | Function                      |
|--------|------------------|-------------------------------|
| [31:0] | SCC_FLASH1_DOUT3 | eFlash 1 data output[127:96]. |
|        |                  | Reset value 0xFFFF_FFFF.      |

## SELECTION\_CONTROL\_REG Register

The SELECTION CONTROL REG Register characteristics are:

## **Purpose**

Controls clock phase shift control signals.

#### **Usage constraints**

| There are no usage register read or write constraints.                          |  |  |
|---|--|--|
| Note  |  |  |
| Arm recommends that you do not alter the default values during normal operation |  |  |

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SELECTION CONTROL REG Register bit assignments.

Table 3-146 SELECTION\_CONTROL\_REG Register bit assignments

| Bits    | Name                       | Function  |
|---------|----------------------------|---|
| [31:10] | -                          | Reserved.   |
| [9:8]   | SDIO_MASK_DELAY            | SDIO mask delay:  |
|         |                            | 0b00: Mask one clock cycle.   |
|         |                            | 0b01: Mask two clock cyces.   |
|         |                            | 0b10: Mask three clock cycles.  |
|         |                            | 0b11: Mask four clock cycles.   |
|         |                            | Reset value 0b10.   |
| [7:3]   | -                          | Reserved.   |
| [2]     | CLOCK_PHASE_SHIFTER_BYPASS | QSPI input clock phase shift control:   |
|         |                            | 0b0: Clock phase shift activated.   |
|         |                            | <b>0b1</b> : Clock phase shift is bypassed and clock delayed is selected from the pad SCLK_OUT. |
|         |                            | Reset value 0b0.  |
| [1:0]   | CLOCK_PHASE_SHIFTER_SELECT | QSPI input clock phase shift control:   |
|         |                            | 0b00: No phase shift.   |
|         |                            | 0b01: 90° phase shift.  |
|         |                            | Øb10: 180° phase shift.   |
|         |                            | Øb11: 270° phase shift.   |
|         |                            | Reset value 0b00.   |

## AZ\_ROM\_REMAP\_MASK Register

The AZ\_ROM\_REMAP\_MASK Register characteristics are:

#### **Purpose**

CryptoIsland-300 ROM remap mask.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_ROM\_REMAP\_MASK Register bit assignments.

Table 3-147 AZ\_ROM\_REMAP\_MASK Register bit assignments

| Bits   | Name              | Function                         |
|--------|-------------------|----------------------------------|
| [31:0] | AZ_ROM_REMAP_MASK | CryptoIsland-300 ROM remap mask. |
|        |                   | Reset value 0x0001_FFFF.         |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## AZ\_ROM\_REMAP\_OFFSET Register

The AZ ROM REMAP OFFSET Register characteristics are:

#### **Purpose**

CryptoIsland-300 ROM remap offset.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ ROM REMAP OFFSET Register bit assignments.

Table 3-148 AZ\_ROM\_REMAP\_OFFSET Register bit assignments

| Bits   | Name                | Function                           |
|--------|---------------------|------------------------------------|
| [31:0] | AZ_ROM_REMAP_OFFSET | CryptoIsland-300 ROM remap offset. |
|        |                     | Reset value 0×1A20_0000.           |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## AZ\_CODE\_REMAP\_MASK Register

The AZ\_ROM\_REMAP\_MASK Register characteristics are:

#### **Purpose**

CryptoIsland-300 code remap mask.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

#### **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_ROM\_REMAP\_MASK bit assignments.

## Table 3-149 AZ\_CODE\_REMAP\_MASK Register bit assignments

| Bits   | Name               | Function                          |
|--------|--------------------|-----------------------------------|
| [31:0] | AZ_CODE_REMAP_MASK | CryptoIsland-300 code remap mask. |
|        |                    | Reset value 0x00FF_FFFF.          |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## AZ\_CODE\_REMAP\_OFFSET Register

The AZ\_CODE\_REMAP\_OFFSET Register characteristics are:

#### **Purpose**

CryptoIsland-300 code remap offset.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ CODE REMAP OFFSET Register bit assignments.

#### Table 3-150 AZ CODE REMAP OFFSET Register bit assignments

| Bits   | Name                 | Function                            |
|--------|----------------------|-------------------------------------|
| [31:0] | AZ_CODE_REMAP_OFFSET | CryptoIsland-300 code remap offset. |
|        |                      | Reset value 0x0000_0000.            |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## AZ\_SYS\_REMAP\_MASK Register

The AZ\_SYS\_REMAP\_MASK Register characteristics are:

#### **Purpose**

CryptoIsland-300 system remap mask.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

#### **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ SYS REMAP MASK Register bit assignments.

#### Table 3-151 AZ\_SYS\_REMAP\_MASK Register bit assignments

| Bits   | Name | Function  |
|--------|------|---|
| [31:0] |      | CryptoIsland-300 system remap mask.  Reset value 0x0003_FFFF. |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

## AZ\_SYS\_REMAP\_OFFSET Register

The AZ SYS REMAP OFFSET Register characteristics are:

#### **Purpose**

CryptoIsland-300 system remap offset.

See 3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126 and 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36.

## **Usage constraints**

There are no usage constraints.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_SYS\_REMAP\_OFFSET Register bit assignments.

Table 3-152 AZ\_SYS\_REMAP\_OFFSET Register bit assignments

| Bits   | Name                | Function                              |
|--------|---------------------|---------------------------------------|
| [31:0] | AZ_SYS_REMAP_OFFSET | CryptoIsland-300 system remap offset. |
|        |                     | Reset value 0x4001_0000.              |

#### Related information

3.11 CryptoIsland-300 remap at Musca-B1 test chip level on page 3-126

#### AZ\_CTRL Register

The AZ\_CTRL Register characteristics are:

#### **Purpose**

CryptoIsland-300 control register.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_CTRL Register bit assignments.

Table 3-153 AZ\_CTRL Register bit assignments

| Bits    | Name                   | Function  |
|---------|------------------------|---|
| [31:12] | -                      | Reserved.   |
| [11]    | SCC_PSI_FEATURE_EN_SEL | Select PSI_FEATURE_EN source:  0b0: Select PSI_FEATURE_EN value from SCC.                     |
|         |                        | <b>0b1</b> : Select PSI_FEATURE_EN[18] value from CryptoIsland-300.  Reset value <b>0b0</b> . |

## Table 3-153 AZ\_CTRL Register bit assignments (continued)

| Bits  | Name                         | Function  |
|-------|------------------------------|---|
| [10]  | SCC_PSI_FEATURE_EN           | Value of SCC_PSI_FEATURE_EN from SCC.   |
|       |                              | Reset value 0b1.  |
| [9]   | SCC_nPORESETAON_nPORESET_SEL | CryptoIsland-300 reset control:   |
|       |                              | 0b0: CryptoIsland-300 resets, HOST0HRESETn, HOST1HRESETn, PORESETn, are set to nPORESET.    |
|       |                              | 0b1: CryptoIsland-300 resets, HOST0HRESETn, HOST1HRESETn, PORESETn, are set to nPORESETAON. |
|       |                              | Reset value <b>0b1</b> .  |
| [8]   | HRESETn                      | CryptoIsland-300 reset HRESETn:   |
|       |                              | ØbØ: Reset.   |
|       |                              | 0b1: Not reset.   |
|       |                              | Reset value 0b0.  |
| [7]   | DBGRESETn                    | CryptoIsland-300 reset <b>DBGRESETn</b> :   |
|       |                              | ØbØ: Reset.   |
|       |                              | 0b1: Not reset.   |
|       |                              | Reset value 0b0.  |
| [6:4] | -                            | Reserved.   |
| [3]   | REMOVE_GHASH_ENGINE          | CryptoIsland-300 CryptoCell remove Ghash engine:  |
|       |                              | 0b0: Not remove Ghash engine.   |
|       |                              | 0b1: Remove Ghash engine.   |
|       |                              | Reset value 0b0.  |
| [2]   | REMOVE_CHACHA_ENGINE         | CryptoIsland-300 CryptoCell remove CHACHA engine:   |
|       |                              | 0b0: Not remove Ghash engine.   |
|       |                              | 0b1: Remove Ghash engine.   |
|       |                              | Reset value 0b0.  |
|       |                              |   |

Table 3-153 AZ\_CTRL Register bit assignments (continued)

| Bits | Name          | Function                                     |
|------|---------------|--|
| [1]  | CPUWAIT       | CryptoIsland-300 CPU wait at boot:           |
|      |               | 0b0: Not wait at boot.                       |
|      |               | 0b1: Wait at boot.                           |
|      |               | Reset value 0b0.                             |
| [0]  | AZ_BOOT_REMAP | CryptoIsland-300 remap at boot:              |
|      |               | 0b0: No remap, boot from internal            |
|      |               | CryptoIsland-300 ROM.                        |
|      |               | 0b1: Remap. External boot. Boot location set |
|      |               | in SCC remap registers.                      |
|      |               | Reset value 0b0.                             |

## SSE200\_OTP\_RD\_DATA Register

The SSE200 OTP RD DATA Register characteristics are:

#### **Purpose**

SSE-200 OTP read data.

## **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SSE200 OTP RD DATA Register bit assignments.

Table 3-154 SSE200\_OTP\_RD\_DATA Register bit assignments

| Bits   | Name            | Function                 |
|--------|-----------------|--------------------------|
| [31:0] | SSE_OTP_RD_DATA | SSE-200 OTP read data.   |
|        |                 | Reset value 0x0000_0000. |

## AZ\_OTP\_RD\_DATA Register

The AZ\_OTP\_RD\_DATA Register characteristics are:

## **Purpose**

CryptoIsland-300 OTP read data.

## Usage constraints

This register is read-only.

#### Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the AZ\_OTP\_RD\_DATA Register bit assignments.

#### Table 3-155 AZ\_OTP\_RD\_DATA Register bit assignments

| Bits   | Name           | Function                        |
|--------|----------------|---------------------------------|
| [31:0] | AZ_OTP_RD_DATA | CryptoIsland-300 OTP read data. |
|        |                | Reset value 0x0000_0000.        |

## SPARE\_CTRL0 Register

The SPARE CTRL0 Register characteristics are:

#### **Purpose**

Spare control register.

#### **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SPARE CTRL0 Register bit assignments.

#### Table 3-156 SPARE CTRL0 Register bit assignments

| Bits   | Name        | Function                           |
|--------|-------------|------------------------------------|
| [31:0] | SPARE_CTRL0 | Spare control register.            |
|        |             | Software assigns the bit meanings. |
|        |             | Reset value 0x0000_0000.           |

## SPARE\_CTRL1 Register

The SPARE CTRL1 Register characteristics are:

#### **Purpose**

Spare control register.

## **Usage constraints**

There are no usage constraints.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the SPARE CTRL1 Register bit assignments.

Table 3-157 SPARE\_CTRL1 Register bit assignments

| Bits   | Name        | Function                           |
|--------|-------------|------------------------------------|
| [31:0] | SPARE_CTRL1 | Spare control register.            |
|        |             | Software assigns the bit meanings. |
|        |             | Reset value 0x0000_0000.           |

#### CHIP\_ID Register

The CHIP\_ID Register characteristics are:

## **Purpose**

Stores component identification information.

## **Usage constraints**

This register is read-only.

## Memory offset and full register reset value

See 3.12.2 SCC registers summary on page 3-132.

The following table shows the CHIP\_ID Register bit assignments.

Table 3-158 CHIP\_ID Register bit assignments

| Bits   | Name    | Function   |
|--------|---------|--|
| [31:0] | CHIP_ID | Component ID information.                                    |
|        |         | The value in the Musca-B1 test chip is $0\times07D0\_0477$ . |

# 3.13 UART control registers

The Musca-B1 test chip contains registers that control the two UARTs, UART0 and UART1.

The base memory addresses of UART0 are:

- 0x4010\_5000 in the Non-secure region.
- 0x5010\_5000 in the Secure region.

The base memory addresses of UART1 are:

- 0x4010 6000 in the Non-secure region.
- 0x5010 6000 in the Secure region.

| See the PrimeCell UART (PL011) Technical Reference Manual.                |
|---|
| Note  |
| The UART on the Musca-B1 test chip does not support hardware flow control |

The following table shows the UART0 and UART1 control registers in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-159 UART control registers summary

| Offset | Name              | Туре | Reset value | Width | Function                                      |
|--------|-------------------|------|-------------|-------|---|
| 0x0000 | UART0DR           | RW   | -           | 32    | Data Register.                                |
| 0x0004 | UART0RSR/UART0ECR | RW   | 0x0000_0000 | 32    | Receive Status Register/Error Clear Register. |
| 0x0018 | UART0FR           | RO   | 0x0000_0012 | 32    | Flag Register.                                |
| 0x0020 | UART0ILPR         | RW   | 0x0000_0000 | 32    | IrDA Low-Power Counter Register.              |
| 0x0024 | UART0IBRD         | RW   | 0x0000_0000 | 32    | Integer Baud Rate Register.                   |
| 0x0028 | UART0FBRD         | RW   | 0x0000_0000 | 32    | Fractional Baud Rate Register.                |
| 0x002C | UART0LCR_H        | RW   | 0x0000_0000 | 32    | Line Control Register.                        |
| 0x0030 | UART0CR           | RW   | 0x0000_0300 | 32    | Control Register.                             |
| 0x0034 | UART0IFLS         | RW   | 0x0000_0012 | 32    | Interrupt FIFO Level Select Register.         |
| 0x0038 | UART0IMSC         | RW   | 0x0000_0000 | 32    | Interrupt Mask Set/Clear Register.            |
| 0x003C | UART0RIS          | RO   | 0x0000_0000 | 32    | Raw Interrupt Status Register.                |
| 0x0040 | UART0MIS          | RO   | 0x0000_0000 | 32    | Masked Interrupt Status Register.             |
| 0x0044 | UART0ICR          | WO   | -           | 32    | Interrupt Clear Register.                     |
| 0x0048 | UART0DMACR        | RW   | 0x0000_0000 | 32    | DMA Control Register.                         |
| 0x0FE0 | UART0PeriphID0    | RO   | 0x0000_0011 | 32    | UART0 peripheral ID Register 0.               |
| 0x0FE4 | UART0PeriphID1    | RO   | 0x0000_0010 | 32    | UART0 peripheral ID Register 1.               |
| 0x0FE8 | UART0PeriphID2    | RO   | 0x0000_0004 | 32    | UART0 peripheral ID Register 2.               |

## Table 3-159 UART control registers summary (continued)

| Offset | Name              | Туре | Reset value | Width | Function                                      |
|--------|-------------------|------|-------------|-------|---|
| 0x0FEC | UART0PeriphID3    | RO   | 0x0000_0000 | 32    | UART0 peripheral ID Register 3.               |
| 0x0FF0 | UART0PCellID0     | RO   | 0x0000_000D | 32    | UART0 component ID Register 0.                |
| 0x0FF4 | UART0PCellID1     | RO   | 0x0000_00F0 | 32    | UART0 component ID Register 1.                |
| 0x0FF8 | UART0PCellID2     | RO   | 0x0000_0005 | 32    | UART0 component ID Register 2.                |
| 0x0FFC | UART0PCellID3     | RO   | 0x0000_00B1 | 32    | UART0 component ID Register 3.                |
| 0×1000 | UART1DR           | RW   | -           | 32    | Data Register.                                |
| 0x1004 | UART1RSR/UART1ECR | RW   | 0x0000_0000 | 32    | Receive Status Register/Error Clear Register. |
| 0×1018 | UART1FR           | RO   | 0x0000_0012 | 32    | Flag Register.                                |
| 0x1020 | UART1ILPR         | RW   | 0x0000_0000 | 32    | IrDA Low Power Counter Register.              |
| 0x1024 | UART1IBRD         | RW   | 0x0000_0000 | 32    | Integer Baud Rate Register.                   |
| 0x1028 | UART1FBRD         | RW   | 0x0000_0000 | 32    | Fractional Baud Rate Register.                |
| 0x102C | UART1LCR_H        | RW   | 0x0000_0000 | 32    | Line Control Register.                        |
| 0x1030 | UART1CR           | RW   | 0x0000_0300 | 32    | Control Register.                             |
| 0x1034 | UART1IFLS         | RW   | 0x0000_0012 | 32    | Interrupt FIFO Level Select Register.         |
| 0x1038 | UART1IMSC         | RW   | 0x0000_0000 | 32    | Interrupt Mask Set/Clear Register.            |
| 0x103C | UART1RIS          | RO   | 0x0000_0000 | 32    | Raw Interrupt Status Register.                |
| 0x1040 | UART1MIS          | RO   | 0x0000_0000 | 32    | Masked Interrupt Status Register.             |
| 0x1044 | UART1ICR          | WO   | -           | 32    | Interrupt Clear Register.                     |
| 0x1048 | UART1DMACR        | RW   | 0x0000_0000 | 32    | DMA Control Register.                         |
| 0x1FE0 | UART1PeriphID0    | RO   | 0x0000_0011 | 32    | UART1 peripheral ID Register 0.               |
| 0x1FE4 | UART1PeriphID1    | RO   | 0x0000_0010 | 32    | UART1 peripheral ID Register 1.               |
| 0x1FE8 | UART1PeriphID2    | RO   | 0x0000_0004 | 32    | UART1 peripheral ID Register 2.               |
| 0x1FEC | UART1PeriphID3    | RO   | 0x0000_0000 | 32    | UART1 peripheral ID Register 3.               |
| 0x1FF0 | UART1PCellID0     | RO   | 0x0000_000D | 32    | UART1 component ID Register 0.                |
| 0x1FF4 | UART1PCellID1     | RO   | 0x0000_00F0 | 32    | UART1 component ID Register 1.                |
| 0x1FF8 | UART1PCellID2     | RO   | 0x0000_0005 | 32    | UART1 component ID Register 2.                |
| 0x1FFC | UART1PCellID3     | RO   | 0x0000_00B1 | 32    | UART1 component ID Register 3.                |

## 3.14 GPIO control registers

The Musca-B1 test chip implements GPIO registers which control the GPIO interface.

Bits [15:0] control the Musca-B1 test chip I/O to the Arduino Expansion Shield interface. Bits [31:16] are reserved.

The base memory addresses of the GPIO control registers is:

0x5100\_0000 in the Secure region.
 Note
 GPIO can only be accessed by Secure Privileged access. Non-secure privileged access is not possible.

See the *Arm*<sup>®</sup> *Cortex*<sup>®</sup>-*M System Design Kit Technical Reference Manual*.

The following table shows the GPIO control registers in the Musca-B1 test chip in address offset order from the base memory address. Undefined registers are reserved. Software must not attempt to access these registers.

Table 3-160 GPIO control registers summary

| Offset | Name           | Туре | Reset       | Width | Function  |
|--------|----------------|------|-------------|-------|---|
| 0x0000 | GPIODATA       | RW   | 0x0000_0000 | 32    | Data value.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0004 | GPIODATAOUT    | RW   | 0×0000_0000 | 32    | Data output value.  |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0010 | GPIOOUTENSET   | RW   | 0x0000_0000 | 32    | Output enable set.  |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0014 | GPIOOUTENCLR   | RW   | 0×0000_0000 | 32    | Output enable clear.  |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0020 | GPIOINTENSET   | RW   | 0x0000_0000 | 32    | Interrupt enable set.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0024 | GPIOINTENCLR   | RW   | 0x0000_0000 | 32    | Interrupt enable clear.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0028 | GPIOINTTYPESET | RW   | 0x0000_0000 | 32    | Interrupt type set.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x002C | GPIOINTTYPECLR | RW   | 0x0000_0000 | 32    | Interrupt type clear.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0030 | GPIOINTPOLSET  | RW   | 0×0000_0000 | 32    | Polarity-level, edge IRQ configuration. Set interrupt polarity bit.   |
|        |                |      |             |       | Bits [31:16] are reserved.  |
| 0x0034 | GPIOINTPOLCLR  | RW   | 0×0000_0000 | 32    | Polarity-level, edge IRQ configuration. Clear interrupt polarity bit. |
|        |                |      |             |       | Bits [31:16] are reserved.  |

## Table 3-160 GPIO control registers summary (continued)

| Offset | Name          | Туре | Reset       | Width | Function                   |
|--------|---------------|------|-------------|-------|----------------------------|
| 0x0038 | GPIOINTSTATUS | RW   | 0x0000_0000 | 32    | Clear interrupt request.   |
|        | INTCLEAR      |      |             |       | Bits [31:16] are reserved. |
| 0x0FD0 | GPIOPID4      | RW   | 0×0000_0000 | 32    | Peripheral ID Register 4.  |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FE0 | GPIOPID0      | RW   | 0×0000_0000 | 32    | Peripheral ID Register 0.  |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FE4 | GPIOPID1      | RW   | 0×0000_0000 | 32    | Peripheral ID Register 1.  |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FE8 | GPIOPID2      | RW   | 0×0000_0000 | 32    | Peripheral ID Register 2.  |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FEC | GPIOPID3      | RW   | 0×0000_0000 | 32    | Peripheral ID Register 3.  |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FF0 | GPIOCID0      | RW   | 0×0000_0000 | 32    | Component ID Register 0.   |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FF4 | GPIOCID1      | RW   | 0×0000_0000 | 32    | Component ID Register 1.   |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FF8 | GPIOCID2      | RW   | 0x0000_0000 | 32    | Component ID Register 2.   |
|        |               |      |             |       | Bits [31:8] are reserved.  |
| 0x0FFC | GPIOCID3      | RW   | 0×0000_0000 | 32    | Component ID Register 3.   |
|        |               |      |             |       | Bits [31:8] are reserved.  |

# 3.15 Third-party IP

The Musca-B1 test chip implements third-party IP, including control registers.

The Musca-B1 test chip implements the following Cadence IP:

- QSPI controller (IP6514E), no DMA support:
  - Base memory address 0x4280 0000 in the Non-secure region.
  - Base memory address 0x5280 0000 in the Secure region.
- I<sup>2</sup>C interface (IP6510), master only:
  - I2C0: Base memory address 0x4010 8000 in the Non-secure region.
  - I2C0: Base memory address 0x5010\_8000 in the Secure region.
  - I2C1: Base memory address 0x4010 9000 in the Non-secure region.
  - I2C1: Base memory address 0x5010\_9000 in the Secure region.
- I<sup>2</sup>S-MT/MR controller (IP6718E), three channels, master only:
  - Base memory address 0x4010\_4000 in the Non-secure region.
  - Base memory address 0x5010\_4000 in the Secure region.
- Pulse Width Modulator IP (IP6512):
  - PWM0: Base memory address 0x4010\_1000 in the Non-secure region.
  - PWM0: Base memory address 0x5010\_1000 in the Secure region.
  - PWM1: Base memory address 0x4010\_2000 in the Non-secure region.
  - PWM1: Base memory address 0x5010 2000 in the Secure region.
  - PWM2: Base memory address 0x4010\_3000 in the Non-secure region.
  - PWM2: Base memory address 0x5010\_3000 in the Secure region.
- SPI master interface (IP6524), master only:
  - Base memory address 0x4010 A000 in the Non-secure region.
  - Base memory address 0x5010 A000 in the Secure region.
- SDIO interface (IP6040), no DMA support:
  - Base memory address 0x4010 F000 in the Non-secure region.
  - Base memory address 0x5010 F000 in the Secure region.

Contact your local Cadence representative for information about the QSPI, I2C, I2S, PWM, SPI, and SDIO blocks.

# Appendix A **Signal descriptions**

This appendix describes the signals that are present at the board interface connectors.

It contains the following sections:

- A.1 Arduino Expansion Shield connectors on page Appx-A-202.
- A.2 Debug connector on page Appx-A-205.
- A.3 USB connector on page Appx-A-206.

# A.1 Arduino Expansion Shield connectors

Connectors on the Musca-B1 board provide one Shield expansion interface. The interface provides 16 digital I/O and six analog I/O. The digital and analog I/O operating voltage is 3V3.

#### **Arduino Shield interface**

The following figure shows the Arduino Shield interface connectors.




Figure A-1 Arduino Shield interface connectors

## Digital I/O connectors, J12, J17

Connector J12 provides Shield digital I/O GPIO[15:8], and connector J17 provides Shield digital I/O GPIO[7:0]. Connector J12 also provides the analog I/O reference voltage.

The IOMUX registers select one of the Shield interface GPIO pin functions sets, ALTF1, ALTF2, or ALTF3. The IOMUX registers are part of the *Serial Configuration Control* (SCC) registers. See *3.12.1 IOMUX registers* on page 3-128 and *2.2.2 Test chip multiplexed I/O* on page 2-23.

The following table shows the pin mappings for connector J12.

Table A-1 Shield digital I/O connector J12 signal list

| Pin | Primary reset or powerup | ALTF1            | ALTF2    | ALTF3    |
|-----|--------------------------|------------------|----------|----------|
| 1   | GPIO[8]                  | MT_I2S_WS1       | Reserved | Reserved |
| 2   | GPIO[9]                  | MT_I2S_SCK       |          |          |
| 3   | GPIO[10]                 | SPI0 nSS0        |          |          |
| 4   | GPIO[11]                 | SPI0 MOSI        |          |          |
| 5   | GPIO[12]                 | SPI0 MISO        |          |          |
| 6   | GPIO[13]                 | SPI0 SCK         | TEST_CLK |          |
| 7   | GND                      | GND              | Reserved |          |
| 8   | N/C                      | N/C              |          |          |
| 9   | GPIO[14]                 | I2C0 Data (SDA)  | 1        |          |
| 10  | GPIO[15]                 | I2C0 Clock (SCL) |          |          |

The following table shows the pin mappings for connector J17.

Table A-2 Shield digital I/O connector J17 signal list

| Pin | Primary reset or powerup | ALTF1      | ALTF2    | ALTF3    |
|-----|--------------------------|------------|----------|----------|
| 1   | GPIO[0]                  | UARTO RxD  | Reserved | Reserved |
| 2   | GPIO[1]                  | UARTO TxD  |          |          |
| 3   | GPIO[2]                  | MR_I2S_SD  | PWM0     |          |
| 4   | GPIO[3]                  | MR_I2S_WS  | PWM1     |          |
| 5   | GPIO[4]                  | MR_I2S_SCK | PWM2     |          |
| 6   | GPIO[5]                  | MT_I2S_SD0 | Reserved |          |
| 7   | GPIO[6]                  | MT_I2S_WS0 |          |          |
| 8   | GPIO[7]                  | MT_I2S_SD1 |          |          |

## Shield analog I/O connector J16

Connector J16 provides six analog I/O for the Arduino Expansion Shield.

The following table shows the pin mapping for connector J16.

Table A-3 Analog I/O connector J16 signal list

| Pin | Signal |
|-----|--------|
| 1   | AN[0]  |
| 2   | AN[1]  |
| 3   | AN[2]  |
| 4   | AN[3]  |

## Table A-3 Analog I/O connector J16 signal list (continued)

| Pin | Signal |
|-----|--------|
| 5   | AN[4]  |
| 6   | AN[5]  |

## Shield power and voltage reference connector J13.

Connector J13 provides power and voltage references for the Arduino Expansion Shield.

The following table shows the pin mapping for connector J13.

Table A-4 Shield power and voltage reference connector J13 signal list

| Pin | Signal  |
|-----|---------|
| 1   | N/C     |
| 2   | IOREF   |
| 3   | CB_nRST |
| 4   | 3V3     |
| 5   | 5V      |
| 6   | GND     |
| 7   | GND     |
| 8   | VIN     |

## Related information

1.3 Location of components on page 1-14

2.12 Arduino Expansion Shield interface on page 2-42

# A.2 Debug connector

The Musca-B1 board provides one 3V3 20-pin debug connector. The connector supports P-JTAG processor debug to enable connection of DSTREAM or a compatible third-party debugger. The connector also supports *Serial Wire Debug* (SWD).

The following figure shows the 20-pin debug connector, J8.



Figure A-2 Debug connector

The following table shows the pin mapping for the P-JTAG and SWD on the debug connector.

Table A-5 Debug connector, J8, pin mapping

| Pin | Signal    | Pin | Signal     |
|-----|-----------|-----|------------|
| 1   | 3V3       | 2   | SWDIOTMS   |
| 3   | GND       | 4   | SWDCLKTCK  |
| 5   | GND       | 6   | SWOTDOEXTa |
| 7   | N/C       | 8   | NC/TDIEXTb |
| 9   | GNDDETECT | 10  | nSRST      |
| 11  | N/C       | 12  | N/C        |
| 13  | N/C       | 14  | N/C        |
| 15  | GND       | 16  | N/C        |
| 17  | GND       | 18  | N/C        |
| 19  | GND       | 20  | N/C        |

----- Note -----

Pins 2, 4, 6, 8, 9, and 10 have pullup resistors to 3V3.

## Related information

1.3 Location of components on page 1-14

2.15 Debug on page 2-46

## A.3 USB connector

The Musca-B1 board provides one mini-B USB connector that enables access to the CoreSight block in the Musca-B1 test chip. The connector also enables external 5V power to the board.

The following figure shows the USB connector.




Figure A-3 Mini-B USB connector

The following table shows the pin mapping of the mini-B USB connector.

Table A-6 Mini-B USB connector, J11

| Pin | Signal | Pin | Signal    |
|-----|--------|-----|-----------|
| 1   | 5V     | 2   | DATA-     |
| 3   | DATA+  | 4   | ID        |
| 5   | GND    | 6   | GND_EARTH |

\_\_\_\_\_Note \_\_\_\_

The GND EARTH connection is the casing of the mini-B connector.

## Related information

1.3 Location of components on page 1-14

2.9 Power on page 2-38

| Appendix B   |          |            |
|--------------|----------|------------|
| Hardware bug | software | workaround |

This appendix describes a software workaround for hardware bugs in Secure and Non-secure privilege registers.

It contains the following section:

• B.1 Secure and Non-secure privilege registers hardware bug on page Appx-B-208.

# B.1 Secure and Non-secure privilege registers hardware bug

The Musca-B1 test chip contains hardware bugs in register APBSPPPCEXP1 in the Secure Privilege control block, and in register APBNSPPPCEXP1 in the Non-secure Privilege control block. There is a software workaround for these bugs.

#### Description of hardware bug

The hardware bugs exist in the following APB Expansion 1 registers which enable or disable Unprivileged access:

- APBSPPPCEXP1, Secure Privilege control block, offset 0xC4:
  - When Secure access is selected for a peripheral, that is, APBNSPPCEXP1[n]=0b0.
- APNSPPPCEXP1, Non-secure Privilege control block, offset 0xC4:
  - When Non-secure access is selected for a peripheral, that is, APBNSPPCEXP1[n]=0b1.

The bugs prevent these registers from enabling Unprivileged access for the selected peripherals.

| The bugs prevent these registers from chabing outprivileged access for the selected periphe | Jais |
|---|------|
| Note  |      |
| Register APBNSPPCEXP1, Secure Privilege block, offset 0x84, operates correctly.             |      |

#### Software workaround

The software workaround involves writing to bit[0] of the following Expansion 0 AHB registers:

- AHBNSPPCEXP0: Secure Privilege block, offset 0x60.
- AHBSPPPCEXP0: Secure Privilege block, offset 0xA0.
- AHBNSPPPCEXP0: Non-secure Privilege block, offset 0xA0.

#### Secure access

When secure access is selected, that is APBNSPPCEXP1[n]=0b0, for a peripheral, the following table describes:

- The intended Privileged and Unprivileged access settings for the settings in register APBSPPCEXP1.
- The effects of the hardware bug in register APBSPPPCEXP1.
- · The software workaround.

Table B-1 Hardware bug in register APBSPPPCEXP1 (Secure Privilege control block)

| APBNSPPCEXP1 Secure privilege control block, offset 0x84 | Security<br>setting | APBSPPPCEXP1[n] Secure privilege block, offset 0xC4 | Intended Privileged and Unprivileged access settings for selected peripheral | Effect of the hardware bug                              | Software workaround  |
|--|---------------------|---|--|---|--|
| Bit[n]=0b0   | Secure access       | Bit[n]=0b0  | Privileged access only.  | Correct operation.                                      | -  |
|  |                     | Bit[n]=0b1  | Unprivileged and<br>Privileged access<br>for selected<br>peripheral.         | Incorrect operation. Cannot select Unprivileged access. | Write to the following registers: AHBNSPPCEXP0[0]=0b0. AHBSPPPCEXP0[0]=0b1 |

## Non-secure access

When Non-secure access is selected, that is APBNSPPCEXP1[n]=0b1, for a peripheral, the following table describes:

- The intended Privileged and Unprivileged access settings for the settings in register APBNSPPPCEXP1.
- The effects of the hardware bug in register APBNSPPPCEXP1.
- The software workaround.

Table B-2 Hardware bug in register APBNSPPPCEXP1 (Non-secure Privilege control block)

| APBNSPPCEXP1 Secure privilege control block, offset 0x84 | Security<br>setting | APBNSPPPCEXP1[n] Non-secure privilege block, offset 0xC4 | Intended Privileged and Unprivileged access settings for selected peripheral | Effect of<br>hardware<br>bug                             | Software workaround   |
|--|---------------------|--|--|--|---|
| Bit[n]=0b1   | Non-secure access   | Bit[n]=0b0   | Privileged access only.  | Works correctly  | -   |
|  |                     | Bit[n]=0b1   | Unprivileged and Privileged access.  | Incorrect operation.  Cannot select Unprivileged access. | Write to the following registers: AHBNSPPCEXP0[0]=0b1. AHBNSPPPCEXP0[0]=0b1 |

# Appendix C **Specifications**

This appendix contains electrical specifications of the Musca-B1 board.

It contains the following section:

• C.1 Electrical specifications on page Appx-C-211.

# C.1 Electrical specifications

The electrical specifications of the Musca-B1 board are as follows:

See 2.9 Power on page 2-38 for information on the Musca-B1 board power supply rails and maximum current loads.

# Appendix D Revisions

This appendix describes the technical changes between released issues of this book.

It contains the following section:

• D.1 Revisions on page Appx-D-213.

## D.1 Revisions

The following table lists the technical changes between released issues of this book.

Table D-1 Issue 101312\_0000\_00

| Change                     | Location | Affects |
|----------------------------|----------|---------|
| No changes, first release. | -        | -       |

Table D-2 Differences between issue 101312\_0000\_00 and issue 101312\_0000\_01

| Change   | Location  | Affects            |
|--|---|--------------------|
| Removed some Secure Privilege Control<br>Block registers.                | 3.4.6 Secure Privilege Control Block on page 3-70   | All board versions |
| Added SCC register PWR_CTRL.   | PWR_CTRL Register on page 3-150   | All board versions |
| Updated SCC register AZ_CTRL, marked bits [5:4] as reserved.             | AZ_CTRL Register on page 3-191  | All board versions |
| Added caution to Nested Vector Interrupt Controller (NVIC) section.      | 3.3.5 Interrupts on page 3-60   | All board versions |
| Corrected CPU0 and CPU1 maximum operating frequencies.                   | 2.2.1 Overview of the Musca-B1 test chip on page 2-20 2.6 Clocks on page 2-32 3.3 Processor elements on page 3-58     | All board versions |
| Added CryptoIsland RAM size.   | 2.2.1 Overview of the Musca-B1 test chip on page 2-20 2.7 CryptoCell-312 and CryptoIsland-300 subsystems on page 2-36 | All board versions |
| Added information on how to update DAPLink firmware from a Linux/Mac OS. | 2.3 Software, firmware, board, and tools setup on page 2-27   | All board versions |

Table D-3 Differences between issue 101312\_0000\_01 and issue 101312\_0000\_02

| Change   | Location  | Affects            |
|--|---|--------------------|
| Added description of software workaround for hardware bug in APB Expansion 1 registers in Secure and Non-secure Privilege control block. | B.1 Secure and Non-secure privilege registers hardware bug on page Appx-B-208                             | All board versions |
| Added explanatory text in registers affected by the hardware bug.  | APBSPPPCEXP1 Register on page 3-82 APBNSPPPCEXP1 Register on page 3-89                                    | All board versions |
| Added registers used in the software workaround for the hardware bug.  | AHBNSPPCEXP0 Register on page 3-77 AHBSPPPCEXP0 Register on page 3-79 AHBNSPPPCEXP0 Register on page 3-86 | All board versions |
| Updated CE Conformance Notice.   | Conformance Notices on page 3   | All board versions |
| Remove trace debug from document.  | Throughout document.  | All board versions |