



VFP10 R1P1 Errata List

CPU Cores Division

Document number: VFP10 REV1-PRDC-000715 5.0

Date of Issue: September 5, 2003

Author: Chris Hinds, Paul Garden

Authorised by: Ken Reimer

Copyright © 2001-2003, ARM Limited. All rights reserved.

Abstract

This document describes the known errata in the VFP10 design.

Keywords

Errata, bug, VFP10.

The information contained herein is the property of ARM Ltd. and is supplied without liability for errors or omissions. No part may be reproduced or used except as authorised by contract or other written permission. The copyright and the foregoing restriction on reproduction and use extend to all media in which this information may be embodied.

Contents

1	ABOUT THIS DOCUMENT	4
1.1	Change History	4
1.2	References	4
1.3	Scope	4
1.4	Terms and Abbreviations	4
2	CATEGORISATION OF ERRATA	5
2.1	Errata Summary	5
3	CATEGORY 1 ERRATA	7
4	CATEGORY 2 ERRATA	7
4.1	VFP10: N-bit Assertion In Double Precision	7
4.1.1	Summary	7
4.1.2	Description	7
4.1.3	Conditions	7
4.1.4	Implications	7
4.1.5	Workaround	7
4.1.6	Corrective Action	7
4.2	VFP10: Two-Coprocessor Configuration Dropping An Instruction	7
4.2.1	Summary	7
4.2.2	Description	7
4.2.3	Conditions	8
4.2.4	Implications	8
4.2.5	Workaround	8
4.2.6	Corrective Action	8
4.3	VFP10: Coprocessor Interface Failure On 2 Iteration STC Instruction	8
4.3.1	Summary	8
4.3.2	Description	8
4.3.3	Conditions	8
4.3.4	Implications	9
4.3.5	Workaround	9
4.3.6	Corrective Action	9
4.4	VFP10: RunFast Mode Limitations When Exceptions Are Enabled	9
4.4.1	Summary	9
4.4.2	Description	9
4.4.3	Conditions	9
4.4.4	Implications	9
4.4.5	Workaround	10
4.4.6	Corrective Action	10
4.5	FMAC with unlikesigned summation and product overflow may round incorrectly	10
4.5.1	Summary	10
4.5.2	Description	10
4.5.3	Conditions	10

4.5.4	Implications	10
4.5.5	Workaround	10
4.5.6	Corrective Action	11

1 ABOUT THIS DOCUMENT

1.1 Change History

Issue	Date	By	Change
A01	8/7/2001	John Hudson	First Draft
A02	9/6/2001	John Hudson	Reviewed by Designers
1.0	9/17/2001	John Hudson & Kerry McGuire	Authorized for Release
2.0	9/17/2001	Kerry McGuire	Domino.Doc number change
3.0	9/17/2001	Kerry McGuire	Domino.Doc number change
4.0	9/5/2003	Chris Hinds	Added Errata item 4.5
5.0	12/23/03	Ken Reimer	Correct Copyright add reference to r1p1

1.2 References

This document refers to the following documents.

Ref.	Document No	Author(s)	Title
------	-------------	-----------	-------

1.3 Scope

This document describes the errata discovered in the implementation of the ARM10200/ARM1020T/VFP10 Rev1, categorised by level of severity. Each description includes:

- where the implementation deviates from the specification
- the conditions under which erroneous behaviour occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a 'work-around' where possible
- the status of corrective action.

1.4 Terms and Abbreviations

This document uses the following terms and abbreviations.

Term	Meaning
Subnormal	A floating-point value in the range between the smallest negative normal value and the smallest positive normal value, excluding zero. Subnormal values have an exponent which is zero and a fraction which is non-zero.
Flush-to-Zero mode (FTZ)	In this mode all inputs to arithmetic operations which are in the subnormal range for the input precision ($-2^{E_{min}} < x < 2^{E_{min}}$) and all results which are in the given range, before rounding, are treated as positive zero, rather than interpreted as, or converted to, a subnormal value.

Term	Meaning
Default NaN Mode (DN)	A mode enabled by setting the DN bit in the FPSCR (FPSCR bit 25). In this mode, all operations, which result in a NaN, will return the default NaN, regardless of the cause of the NaN result. This mode is compliant with the IEEE 754 specification, but implies that all information contained in any input NaNs to an operation will be lost.
RunFast Mode	Describes the functionality of the VFP9-S Coprocessor in specified conditions. This is not a mode that is enabled by a specific control bit, but rather describes the response of the VFP9-S Coprocessor when specific combinations of architectural mode bits are enabled.
Bouncing	An instruction is said to be bounced by the VFP9-S Coprocessor if it is valid for the VFP9-S Coprocessor but not acknowledged by to the ARM9. This action initiates exception processing through the undefined instruction trap. The VFP9-S Coprocessor bounces an instruction by asserting ABSENT on the CHSDE or CHSEX pins.
ulp	The symbol ulp stands for "unit in the last place," the smallest increment in a variable that can be recorded internally by the machine. An ulp of a real number value is the distance between the floating-point numbers which bracket the real value. This corresponds to the distance between adjacent floating-point values.

2 CATEGORISATION OF ERRATA

Errata recorded in this document are split into three groups:

- Category 1** Features which are impossible to work around and severely restricts the use of the device in all or the majority of applications rendering the device unusable.
- Category 2** Features which contravene the specified behaviour and may limit or severely impair the intended use of specified features but does not render the device unusable in all or the majority of applications.
- Category 3** Features that were not the originally intended behaviour but should not cause any problems in applications.

2.1 Errata Summary

1 ABOUT THIS DOCUMENT

1.1 Change History

1.2 References

1.3 Scope

1.4 Terms and Abbreviations

2 CATEGORISATION OF ERRATA

2.1 Errata Summary

3 CATEGORY 1 ERRATA

4 CATEGORY 2 ERRATA

4.1 VFP10: N-bit Assertion In Double Precision

4.2 VFP10: Two-Coprocessor Configuration Dropping An Instruction

4.3 VFP10: Coprocessor Interface Failure On 2 Iteration STC Instruction

4.4 VFP10: RunFast Mode Limitations When Exceptions Are Enabled

4.5 FMAC with unlikesigned summation and product overflow may round incorrectly

3 CATEGORY 1 ERRATA

There are no errata in this group.

4 CATEGORY 2 ERRATA

4.1 VFP10: N-bit Assertion In Double Precision

Internal database reference: Arm10 Rev0 bugs #207 and Rev1 bugsr1 #302.

4.1.1 Summary

Portions of the VFP10 coprocessor undefined space may cause processor to hang if executed.

4.1.2 Description

The VFPv1 Architecture Specification states that in a double precision operation, the 22nd (D), 7th (N), and 5th (M) bits in the instruction must be set to zero. What is not defined is what will happen if these bits are not set to zero. Whilst testing these "undefined" cases, it was found that the VFP10 will hang when it encounters the N-bit asserted in a double precision instruction.

4.1.3 Conditions

To set up failing condition the N-bit set to 1 within a VFP10 coprocessor instruction for a double precision operation.

4.1.4 Implications

This category of malformed VFP10 coprocessor instruction when used within the undefined instruction space may cause the system to hang.

4.1.5 Workaround

Do not encode and execute this malformed VFP10 coprocessor instruction for undefined instruction trapping.

4.1.6 Corrective Action

Expected to be fixed in future revisions.

4.2 VFP10: Two-Coprocessor Configuration Dropping An Instruction

Internal database reference: Arm10 Rev1 bugsr1 #324.

4.2.1 Summary

Two-VFP10 coprocessor system configurations may drop either one of the coprocessor's instructions.

4.2.2 Description

If two coprocessors are connected to an ARM10 external coprocessor interface, when one coprocessor has an internal stall and the other coprocessor is issued an instruction, there is a chance that the second coprocessor will

drop that instruction. It should be noted that coprocessor instructions using CP15/CP14 are excluded from this errata.

4.2.3 Conditions

To setup the failing condition, a two-VFP10 coprocessor system must be implemented. The ARM program running on the system then must interleave code to both coprocessors wherein serializing instructions (MCRs to non-writable registers) are NOT placed in between instruction which reference the other coprocessor.

4.2.4 Implications

Expected executed code sequence may be missing some of either VFP10 coprocessor's instructions.

4.2.5 Workaround

Whenever an instruction is to be issued to a different coprocessor than the prior coprocessor instruction, precede that instruction with a serializing MCR to a non-writable register.

For example, replace

```
...
GADDD r5, r6          ; unknown coprocessor
FADDD s9, d4, s12     ; VFP10 instruction
...
```

With

```
...
GADDD r5, r6          ; unknown coprocessor
FMXR FPSID, r4        ; serializing move to non-writable register
FADDD s9, d4, s12     ; VFP10 instruction
...
```

4.2.6 Corrective Action

Expected to be fixed in future revisions.

4.3 VFP10: Coprocessor Interface Failure On 2 Iteration STC Instruction

ARM Bug tracking database entry: Arm10 Rev1 bugsr1 #331.

4.3.1 Summary

The VFP has demonstrated a condition that may result in lost data (silent data corruption) under certain circumstances.

4.3.2 Description

Silent data corruption may spuriously occur on the second transfer of VFP10 STC instruction containing exactly 2 iterations.

4.3.3 Conditions

The conditions under which the failure is exhibited requires at least three instructions.

The first one must cause a stall condition of the second instruction in the core E stage, asserting ASTOPCPE in the first stage of the second instruction.

The second instruction must be a floating-point store of exactly 2 iterations (this could be a FSTMS rx, {sx-sy}, with y-x == 2 or 3, selecting either 3 or 4 single-precision data to be transferred to the ARM, or a FSTMD or FSTMX rx, {dx - dy}, with y-x == 1, selecting exactly 2 double-precision data to be transferred to the ARM.)

The third instruction must be a floating-point store, either STC, MRC, or MRRC.

4.3.4 Implications

The indication is that the data of second transfer of the FSTMS, FSTMD or FSTMX in the second position is lost, i.e., is not written to memory, leaving the prior contents of the memory address of the second transfer unchanged. No exception or other indication of this event is made.

4.3.5 Workaround

1. Do not execute VFP store instructions of 2 iterations.
 2. Do not execute VFP store instructions of 2 iterations followed immediately by a VFP store.
 3. Do not execute two VFP store instructions in immediate succession.
- Note that this only applies to VFP10 Rev1, VFPv2 architecture.

4.3.6 Corrective Action

Expected to be corrected on future releases.

4.4 VFP10: RunFast Mode Limitations When Exceptions Are Enabled

4.4.1 Summary

A problem with preserving the source registers may exist for certain combinations of VFP FPSCR control bits.

4.4.2 Description

The following code is an example of code that could fail if some exceptions are enabled. The flds instruction may overwrite the source register, if an exception occurred on the fadds. This would prevent support code from recalculating the fadds because the source operands have changed.

```
...
fadds s2, s3, s4
flds s3, [r1]
...
```

4.4.3 Conditions

The supported configurations are as follows:

FZ	DN	exc enables	Mode
0	X	X	non-RunFast
X	0	X	non-RunFast
1	1	all 0	RunFast
1	1	any set	UNPREDICTABLE on VFP10

4.4.4 Implications

Enabling exceptions while FZ==DN==1 will cause an UNPREDICTABLE result if exceptions are taken.

4.4.5 Workaround

Do not set FZ==DN==1 with any exceptions enabled.

4.4.6 Corrective Action

The UNPREDICTABLE configuration space (FZ==DN==1 and some exception bits enabled) will become defined as non-RunFast in future implementations.

4.5 FMAC with unlikesigned summation and product overflow may round incorrectly

Internal database reference: TBD

4.5.1 Summary

It is possible under very particular circumstances for an FMAC family operation to round an unlike signed summation incorrectly, resulting in an error $\frac{1}{2}$ ulp greater than that guaranteed by the round-to-nearest rounding mode.

4.5.2 Description

An FMAC family operation may round incorrectly under the following conditions:

- the rounding mode is round-to-nearest
- the summation is unlike signed (the product and augend signs will result in an effective subtraction operation)
- the augend fraction is all zeros (the augend is a power of 2)
- the product is between the range (Augend * 2^{-53} , Augend * 2^{-54})
- the product overflowed the mantissa (the significand multiplication resulted in a value in the range $([2,4)$)

Under these circumstances, the VFP will increment the result, returning the Augend value and not the Augend less one ulp (unit in the last place). In these conditions, the error of the computation will be less than 1 ulp when compared to the infinitely precise result. Note that the round-to-nearest rounding mode guarantees an error of $\frac{1}{2}$ ulp or less for any computation. When the error condition exists, the error of the result will be less than 1 ulp, but greater than the error specified by the round to nearest rounding mode.

4.5.3 Conditions

This condition is possible only when the conditions listed above are manifest. Since the FMAC family operations are a chained operation, the component multiply (FMUL) and summation (FADD) will return the same results as the FMAC. In this case, the same operands applied to the sequence of FMUL and FADD will return the correct result.

4.5.4 Implications

Under these conditions the error in the computation may exceed the $\frac{1}{2}$ ulp guaranteed by the round-to-nearest rounding mode by an additional $\frac{1}{2}$ ulp, but will be less than 1 ulp.

4.5.5 Workaround

In programs which demonstrate this error and cannot tolerate the error, the FMUL and FADD instructions may be substituted for the FMAC operation.

4.5.6 Corrective Action

Expected to be corrected on future releases.