



## Arm® Cortex®-A65AE (MP082)

### Software Developer Errata Notice

Date of issue: 01-Apr-2022


Non-Confidential

Copyright © 2018-2022 Arm® Limited (or its affiliates). All rights reserved.

Document version: v6.0

Document ID: SDEN-1344564

This document contains all known errata since the r0p0 release of the product.



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2018-2022 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Product status

The information in this document is for a product in development and is not final.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm<sup>®</sup> Cortex<sup>®</sup>-A65AE (MP082), create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

# Contents

<b>Introduction</b>	5
Scope	5
Categorization of errata	5
<b>Change Control</b>	6
<b>Errata summary table</b>	7
<b>Errata descriptions</b>	8
Category A	8
Category A (rare)	8
Category B	9
1638571 Speculative AT instruction using out-of-context translation regime might cause subsequent request to generate an incorrect translation	9
Category B (rare)	10
2599525 Completion of affected memory accesses might not be guaranteed by completion of a TLBI	10
Category C	12
2599522 Atomic store instructions might not report an External abort or System Error	12
1638565 Cache debug Read operations might not correctly return cache data	14
1638563 Cache debug data register Read operations result in UNDEFINED exception when following the mnemonics specified in product documentation	16
1443622 Incorrect ETM timestamp value when timestamp and event generation happen on same cycle	18
1443418 Cycle count value in timestamp packet might be incorrect	19
1415199 TLB maintenance operations might not invalidate TLB entries in the presence of a persistent error in the TLB RAMs	20
1344572 VFP_SPEC and ASE_SPEC PMU events count incorrectly	21
1344569 Loads of mismatched size might not be single-copy atomic	22

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.

# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## 01-Apr-2022: Changes in document version v6.0

ID	Status	Area	Category	Summary
<a href="#">2599525</a>	New	Programmer	Category B (rare)	Completion of affected memory accesses might not be guaranteed by completion of a TLBI
<a href="#">2599522</a>	New	Programmer	Category C	Atomic store instructions might not report an External abort or System Error

## 16-Nov-2021: Changes in document version v5.0

No new or updated errata in this document version.

## 28-Feb-2020: Changes in document version v4.0

ID	Status	Area	Category	Summary
<a href="#">1638563</a>	Updated	Programmer	Category C	Cache debug data register Read operations result in UNDEFINED exception when following the mnemonics specified in product documentation

## 22-Nov-2019: Changes in document version v3.0

ID	Status	Area	Category	Summary
<a href="#">1638571</a>	New	Programmer	Category B	Speculative AT instruction using out-of-context translation regime might cause subsequent request to generate an incorrect translation
<a href="#">1638563</a>	New	Programmer	Category C	Cache debug data register Read operations result in UNDEFINED exception when following the mnemonics specified in product documentation
<a href="#">1638565</a>	New	Programmer	Category C	Cache debug Read operations might not correctly return cache data

## 29-Mar-2019: Changes in document version v2.0

ID	Status	Area	Category	Summary
<a href="#">1344572</a>	Updated	Programmer	Category C	VFP_SPEC and ASE_SPEC PMU events count incorrectly
<a href="#">1415199</a>	New	Programmer	Category C	TLB Maintenance operations might not invalidate TLB entries in the presence of a persistent error in the TLB RAMs
<a href="#">1443418</a>	New	Programmer	Category C	Cycle count value in timestamp packet might be incorrect
<a href="#">1443622</a>	New	Programmer	Category C	Incorrect ETM timestamp value when timestamp and event generation happen on same cycle

## 07-Dec-2018: Changes in document version v1.0

ID	Status	Area	Category	Summary
<a href="#">1344569</a>	New	Programmer	Category C	Loads of mismatched size might not be single-copy atomic
<a href="#">1344572</a>	New	Programmer	Category C	VFP_SPEC and ASE_SPEC PMU events count incorrectly

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">1638571</a>	Programmer	Category B	Speculative AT instruction using out-of-context translation regime might cause subsequent request to generate an incorrect translation	r0p0, r1p0, r1p1	Open
<a href="#">2599525</a>	Programmer	Category B (rare)	Completion of affected memory accesses might not be guaranteed by completion of a TLBI	r0p0, r1p0, r1p1	Open
<a href="#">2599522</a>	Programmer	Category C	Atomic store instructions might not report an External abort or System Error	r0p0, r1p0, r1p1	Open
<a href="#">1638565</a>	Programmer	Category C	Cache debug Read operations might not correctly return cache data	r0p0	r1p0
<a href="#">1638563</a>	Programmer	Category C	Cache debug data register Read operations result in UNDEFINED exception when following the mnemonics specified in product documentation	r0p0, r1p0, r1p1	Open
<a href="#">1443622</a>	Programmer	Category C	Incorrect ETM timestamp value when timestamp and event generation happen on same cycle	r0p0, r1p0, r1p1	Open
<a href="#">1443418</a>	Programmer	Category C	Cycle count value in timestamp packet might be incorrect	r0p0, r1p0, r1p1	Open
<a href="#">1415199</a>	Programmer	Category C	TLB Maintenance operations might not invalidate TLB entries in the presence of a persistent error in the TLB RAMs	r0p0	r1p0
<a href="#">1344572</a>	Programmer	Category C	VFP_SPEC and ASE_SPEC PMU events count incorrectly	r0p0, r1p0, r1p1	Open
<a href="#">1344569</a>	Programmer	Category C	Loads of mismatched size might not be single-copy atomic	r0p0	r1p0

# Errata descriptions

## Category A

There are no errata in this category.

## Category A (rare)

There are no errata in this category.



## Category B

1638571

### Speculative AT instruction using out-of-context translation regime might cause subsequent request to generate an incorrect translation

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r1p0, r1p1. Open

#### Description

A Speculative Address Translation (AT) instruction translates using registers that are associated with an out-of-context translation regime, and caches the resulting translation in the TLB. A subsequent translation request, generated when the out-of-context translation regime is current, uses the previous cached TLB entry producing an incorrect virtual to physical mapping.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. A Speculative AT instruction performs a table walk translating a virtual address to a physical address using registers that are associated with an out-of-context translation regime.
2. The address translation data that is generated during the walk is cached in the TLB.
3. The out-of-context translation regime becomes current and a subsequent memory access is translated using previously cached address translation data in the TLB, resulting in an incorrect virtual to physical mapping.

#### Implications

If the above conditions are met, then the resulting translation is incorrect.

#### Workaround

When context-switching the register state for an out-of-context translation regime, system software at EL2 or above must ensure that all intermediate states during the context switch report a Level 0 translation fault in response to an AT instruction that targets the out-of-context translation regime. Note that a workaround is only required if the system software contains an AT instruction as part of an executable page.

## Category B (rare)

2599525

### Completion of affected memory accesses might not be guaranteed by completion of a TLBI

#### Status

Fault Type: Programmer Category B (Rare)

Fault Status: Present in r0p0, r1p0, r1p1. Open

#### Description

The core might not guarantee completion of all memory accesses after completion of a TLB Invalidate (**TLBI**) instruction affecting those accesses on another core.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. Another PE in the system executes a **TLBI** or Instruction Cache (**IC**) instruction, followed by a Data Synchronization Barrier (**DSB**) instruction.
2. The core executes a store to a memory location A.
3. Another PE in the system modifies the descriptor used by the store to memory location A, using a break-before-make sequence.
  - The break-before-make sequence will include a **TLBI** instruction, followed by a **DSB** instruction.
4. Rare, timing-sensitive, microarchitectural conditions occur.

#### Implications

The **DSB** used after the **TLBI** as part of the break-before-make sequence might not guarantee the completion of the store to memory location A under very rare and unlikely timing conditions. For most systems and applications, the latency of the break-before-make sequence and time until later reuse is very likely to exceed the latency required to naturally complete the store.

#### Workaround

Given the rarity of the conditions needed to trigger this erratum, a workaround is not expected to be needed in most systems.

If a workaround is required, then the **TLBI, DSB** sequence from the break-before-make sequence can be repeated. After repeating the **TLBI, DSB** sequence, all memory accesses that use a translation changed by the break-before-make sequence will have completed.

## Category C

2599522

### Atomic store instructions might not report an External abort or System Error

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r1p0, r1p1. Open

#### Description

If the core receives read data from the interconnect where some beats of the data indicate an error, then, for certain types of atomic instruction, the core might not report the error.

#### Configurations Affected

This erratum affects all configurations.

However, if the system interconnect supports poisoning, then it is unlikely to meet the other conditions required.

#### Conditions

1. The CPUECTLR\_EL1.ATOMIC field is set to 0b01, which forces all store atomics to be performed in the L1 cache.
2. A core executes an atomic store instruction to Inner Write-Back, Outer Write-Back cacheable memory.
3. The address accessed by the instruction is not present in any cache in the cluster, so the DSU sends a read transaction to the system interconnect.
4. The interconnect returns data that contains an error.
  - On CHI, this means some data flits indicate DERR or NDERR.
  - On ACE, this means some data transfers indicate SLVERR or DECERR.

#### Implications

If these conditions are met, then the core will correctly discard the data from the atomic store and the data from the interconnect, however it will not report an External abort or System Error interrupt. Therefore, the software will be unaware that the data was discarded.

The software is unlikely to use an atomic store as the first instruction to access this address. Therefore, if the error response from the interconnect is because of a permanent fault such as the address not being mapped to any peripheral, then an abort would have been reported when the software initially wrote to that address with a normal store instruction.

Systems using a CHI interface and configured with ECC support would be expected to poison data that got an uncorrectable error, rather than returning a DERR or NDERR. These systems using poison would not be impacted by this erratum.

In systems that meet the configurations described, this erratum might cause a negligible increase in overall system failure rate.

## Workaround

For many systems that have not changed the default value of CPUECTLR\_EL1.ATOMIC, no workaround is necessary. The software should not set the CPUECTLR\_EL1.ATOMIC field to 0b01.

## 1638565

### Cache debug Read operations might not correctly return cache data

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r1p0

#### Description

The core provides a mechanism to read internal memory contents from the L1 instruction cache, L1 data cache, and TLB structures through IMPLEMENTATION DEFINED system registers. In some cases, the core might not provide correct instruction cache and TLB RAM read results and does not provide data cache data/tag/dirty RAM read data.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

For data cache data Read operations and data cache tag Read operations:

1. Perform a cache debug operation, either a data cache data Read operation or a data cache tag Read operation, as specified in the Technical Reference Manual and in the errata notice.
2. Read the cache debug data registers associated with the prior cache debug read operation.

For instruction cache tag read operations, instruction cache data Read operations, TLB tag Read operations, and TLB data Read operations:

1. On a given thread, perform one of the following cache debug operations as specified in the Technical Reference Manual and errata notice:
  - a. Instruction cache tag Read.
  - b. Instruction cache data Read.
  - c. TLB tag Read.
  - d. TLB data Read.
2. On the opposite thread, perform any cache debug read operation.
3. Read the cache debug data registers associated with the first cache debug operation.

#### Implications

If the above conditions are met, then the data associated with the cache debug read operations might not appear correctly in the cache debug data registers associated with the cache debug read operation.

## Workaround

There is no workaround for data cache data Read operations and data cache tag Read operations.

For all other cache debug Read operations, a software synchronization mechanism can be used to guarantee exclusive access to the cache debug Read operations and the associated cache debug data Read registers.

## 1638563

### Cache debug data register Read operations result in UNDEFINED exception when following the mnemonics specified in product documentation

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r1p0, r1p1. Open

#### Description

The core provides a mechanism to read the internal memory that is used by the L1 cache and TLB structures through IMPLEMENTATION DEFINED system registers. The memory and location are selected using a Write operation which dumps the data into various data registers (CDBGDR0\_EL3, CDBGDR1\_EL3, and CDBGDR2\_EL3) and the data is accessed using a Read operation of the data registers.

Cache debug data register Reads performed as specified in the Core Technical Reference Manual results in an UNDEFINED exception.

Additionally, MRS <xd>, s3\_3\_c15\_c0\_3 should return and UNDEFINED exception but does not.

#### Configurations Affected

This erratum affects all configurations.

#### Condition(s)

Read the cache debug data register using the mnemonics specified in the Core Technical Reference Manual.

#### Implications

The cache debug data register Read results in an UNDEFINED exception instead of reading the contents into the destination register. The cache debug data register Read operations are mapped to different locations with the Op1 field set to 6 instead of 3 and are accessible in EL3 only.

#### Workaround

The Op1 field for Read access of the three data registers should be 3 instead of 6.



That is, the following opcodes are to be used:

CDBGDR0\_EL3: MRS <Xd>, S3\_3\_c15\_c0\_0

CDBGDR1\_EL3: MRS <Xd>, S3\_3\_c15\_c0\_1

CDBGDR2\_EL3: MRS <Xd>, S3\_3\_c15\_c0\_2

Additionally, software should not be using MRS <xd>, s3\_3\_c15\_c0\_3 and expect an UNDEFINED exception.

## 1443622

### Incorrect ETM timestamp value when timestamp and event generation happen on same cycle

#### Status

Fault Type: Programmer Category C

Fault: Status: Present in r0p0, r1p0, r1p1. Open

#### Description

When an event packet and timestamp packet are generated on the same cycle, the value of the timestamp packet should be sampled at the time of that event. Because of this erratum, the value of the timestamp is sampled on the previous atom or event packet.

#### Configurations Affected

All configurations are affected.

#### Conditions

- Timestamping is enabled.
- Event packet generation is enabled.
- An event packet and a timestamp packet must be generated on the same cycle.

#### Implications

The timestamp value might be slightly out of date. In a typical system, atom packets and event packets are frequent relative to the global timestamp signal increment, which means that the amount of errors will be small.

#### Workaround

There is no workaround for this erratum.

## 1443418

### Cycle count value in timestamp packet might be incorrect

#### Status

Fault Type: Programmer Category C

Fault: Status: Present in r0p0, r1p0, r1p1. Open

#### Description

When a timestamp packet is generated in the trace, the timestamp packet can indicate the cycle count between the previous cycle count element and the element the timestamp is associated with. This can be used to infer the alignment between cycle count elements and the global timestamp. Timestamp packets can be inserted in the trace stream some time after the element the timestamp is associated with gets traced. Because of this erratum, the cycle count indicated in the timestamp packet will be determined by the time when the packet is inserted in the trace stream.

#### Configurations Affected

All configurations are affected.

#### Conditions

- Timestamping must be enabled, with TRCCONFIGR.TS== 1.
- Cycle counting must be enabled, with TRCCONFIGR.CCI== 1.

#### Implications

The cycle count for the timestamp packet will indicate a time after the element which was used to capture the timestamp. If there has been a gap in the tracing of elements which can be timestamped, this error can be large. This does not affect the incremental cycle count values which are related to instructions being committed.

#### Workaround

There is no workaround for this erratum.

## 1415199

# TLB maintenance operations might not invalidate TLB entries in the presence of a persistent error in the TLB RAMs

## Status

Fault Type: Programmer Cat C

Fault Status: Present in r0p0. Fixed in r1p0

## Description

Software should ensure that changes to the translation table are reflected correctly in the TLB RAMs through appropriate TLB maintenance operations. However, in the presence of a persistent error in the TLB tag/data RAMs, a TLB maintenance operation that encounters a parity error might not invalidate the required entries in the TLB.

## Configurations affected

This erratum affects all configurations.

## Conditions

1. A persistent (non-transient) parity error exists in the TLB tag/data RAM.
2. A TLB maintenance operation encounters a transient parity error.
3. The transient parity goes away on the entry associated with the maintenance operation.

## Implications

There is still substantial benefit being gained from the ECC logic. There might be a negligible increase in overall system failure rate because of this erratum.

## Workaround

No workaround is required.

## 1344572

### VFP\_SPEC and ASE\_SPEC PMU events count incorrectly

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r1p0, r1p1. Open

#### Description

The core implements several architectural and IMPLEMENTATION DEFINED performance monitor events. Because of this erratum, the partitioning of instructions to count the performance event monitors VFP\_SPEC and the ASE\_SPEC is different from what is specified in the architecture.

#### Configurations Affected

All configurations with NEON\_FP enabled are affected.

#### Conditions

PMU event counters are configured to count the 0x0074, ASE\_SPEC and/or 0x0075, VFP\_SPEC events.

#### Implications

Each ASE\_SPEC and VFP\_SPEC PMU event counts a collection of SIMD floating-point instructions as well as scalar floating-point instructions, however the sum of these two events should still be correct and count as if these event counters were implemented correctly.

#### Workaround

There is no workaround.

## 1344569

### Loads of mismatched size might not be single-copy atomic

#### Status

Fault type: Programmer Category C

Fault status: Present in r0p0. Fixed in r1p0

#### Description

A core executing a cacheable store followed some time later by a cacheable load of a larger size to the same address might not meet single-copy atomicity requirements.

#### Configurations affected

All configurations are affected.

#### Conditions

1. On one PE (PE0), a non-release store instruction which is required to be single-copy atomic is executed.
2. On a second PE (PE1), the following sequence must occur:
  - a. A cacheable store instruction is executed. This store must have a smaller access size than the store on first PE (PE0), and must be to an address with the bytes accessed by the first PE (PE0).
  - b. A cacheable load instruction that crosses a 128-bit boundary and requires single copy atomicity is executed. The load must have a larger access size than the store from the same PE, and at least one byte of the load must be to the same address as the store.

The Arm architecture requires that the load is single-copy atomic. However, in the conditions described, the load might observe a combination of the two stores, indicating that the PE0 store was ordered first. However, if the load is repeated a second time, then it might see only the data from the PE0 store indicating that the PE0 store was ordered second.

#### Implications

Concurrent, unordered stores are not common in multithreaded code. In the C11 standard, they are restricted to the family of "relaxed" atomics. In addition, using different size load and store instructions to access the same data is unusual. Therefore, most multithreaded software is not going to meet the conditions for this erratum.

#### Workaround

Most multithreaded software is not expected to meet the conditions for this erratum and therefore does not require a workaround. If a workaround is required, then the store on the second PE should be replaced with a store release instruction.