

# **AMD Bolton FCH Register Programming Requirements**

Publication # 51191 Revision: Rev 3.00

Issue Date: August 2014

51101 AMD Rolton Register Programming Paguiraments Pay 2 00	© 2014 Advanced Micro Devices, Inc.
51191 AMD Bolton Register Programming Requirements Rev 3.00 Page 2	© 2017 Advanced Micro Devices, IIIC.

#### © 2014 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### **Trademarks**

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

PCI Express and PCIe are registered trademarks of PCI-Special Interest Group (PCI-SIG).

HDMI is a trademark of HDMI Licensing, LLC.

Microsoft and Windows are registered trademarks of Microsoft Corporation.

#### Dolby Laboratories, Inc.

Manufactured under license from Dolby Laboratories.

#### **Rovi Corporation**

This device is protected by U.S. patents and other intellectual property rights. The use of Rovi Corporation's copy protection technology in the device must be authorized by Rovi Corporation and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Rovi Corporation.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

# **Revision History**

Date	Revision	Description
August 2014	3.00	Initial public release.

51191 AMD Bolton I	Register Programming	Requirements Re	ev 3.00	© 2014 Advance	ed Micro Devices, Inc

## **Table of Contents**

Re	evision History	3
1	Introduction	13
	1.1 About This Manual	
	1.2 AMD Bolton Block Diagram	
	1.3 How to Read the Information in this Document	
2	ACPI/SMBUS Controller (bus-0, dev-20, fun-0)	16
_	2.1 Revision ID 16	
	2.2 ACPI Memory Mapped I/O Enable	16
	2.3 MMIO Programming for Legacy Devices	
	2.4 Enable Boot Timer	
	2.5 RTC Wake Up	
	2.6 Keyboard Reset Settings for Legacy Free Systems	
	2.7 NB Power Good Control on System Reset	
	2.8 Enhancement of FanOut0 Control	
	2.9 Extend SerIrq Request	
	2.10 Mt C1e Enable	
	2.10 Mt Cre Ellable  2.11 HWM Sensor CLK	
	2.11 HWW Sensor CLK 2.12 Clear Status of SATA PERR	
	2.13 Enable Delayed SLP_S3/S5 to Motherboard	
	2.14 Enable C-State Wake-up before Warm Reset	
	2.16 IMC Enable	
	2.17 Adjust PM Timer Read Mechanism	
	2.18 PCIe® Wake Status and PME Wake Status	
	2.19 Set RTC OSC Output Drive	21
3	LPC Controller (bus-0, dev-20, fun-3)	
	3.1 SPI Controller MMIO Base Address	
	3.2 Enable SPI ROM Prefetch	
	3.3 Enable LPC DMA Function	23
	3.4 Enable ClkRun Function	
	3.5 Enable LPCCLK0 Power-Down Function	24
	3.6 Disable LPC A-Link Cycle Bypass	24
	3.7 LPC Cycle Abort Sync Threshold Setting	24
4	UMI and A/B-Link Settings - Indirect I/O Access	25
	4.1 Defining AB_REG_BAR	
	4.2 Upstream DMA Access	
	4.3 PCIB Prefetch Settings	
	4.4 OHCI Prefetch Settings	
	4.5 B-Link Client's Credit Variable Settings for the Downstream Arbitration Equation	
	4.6 Setting B-Link Prefetch Mode	
	4.7 Detection of Upstream Interrupts	
	2 to the or open and interest in the contract of the contr	20

	4.8	Downstream Posted Transactions to Pass Non-Posted Transactions	27
	4.9	AB and UMI/GPP Clock Gating	27
	4.10	AB Int_Arbiter Enhancement	27
	4.11	Requester ID	27
	4.12	UMI LOs/L1 NAK Reduction	28
	4.13	Power Saving Feature for UMI Lanes	. 28
	4.14	Non-Posted Memory Write Support 28	
	4.15	SMI Ordering	29
	4.16	Posted Pass Non-Posted Feature	29
		UMI Speed Change	
	4.18	UMI L1 Configuration	30
5	PCIe	® General Purpose Ports	31
	5.1	GPP Lane Configuration	31
	5.2	GPP Port 0/1/2/3	31
	5.3	GPP Reset	32
	5.4	PCIe® Ports De-emphasis Settings	33
	5.5	Write Capability for PCIe® Read-Only Registers	33
	5.6	Serial Number Capability	
	5.7	Multi-function Enable	34
	5.8	GPP Upstream Memory Write Arbitration Enhancement	34
	5.9	GPP Memory Write Max Payload Improvement	34
	5.10	Multiple GPP Device Support	35
	5.11	Separate Control for Release from Reset and Hold Training for each GPP Port	35
	5.12	GPP PCIe® Native Interrupt Support	35
	5.13	GPP Error Reporting Configuration	36
	5.14	Hot Plug: PCIe® Native Support	36
	5.15	Link Bandwidth Notification Capability Enable	36
	5.16	Power Saving Feature for GPP Lanes	37
	5.17	GPP L1 PM Request NAK Reduction	37
	5.18	GPP ASPM L1/L0s Enable	38
	5.19	GPP Immediate Ack PM_Active_State_Request_L1	38
	5.20	GPP Dynamic Power Saving	39
	5.	.20.1 GPP Power Saving with Hot Plug/Unplug	40
	5.	.20.2 GPP Power Saving – RX/TX Pads Power Up/Down Mapping Table	41
	5.21	GPP Gen2 Speed Change	42
6	PCIE	3 (PCI-bridge, bus-0, dev-20, fun-04)	43
	6.1	PCI-bridge Subtractive Decode	
	6.2	PCI-bridge Upstream Dual Address Window	
	6.3	One-Channel Mode	
	6.4	CLKRUN#	
	6.5	PCI Bus GNT3#	
7	USB	Controllers	45
	7.1	Device Mapping of OHCI, EHCI, and XHCI Controllers	
	7.	.1.1 Device List for Bolton	45

7.	2 Enabling USB Controllers	46
7.	3 USB S4/S5 Wake-up or PHY Power-down Support	46
7.		
7.	1	
7.	6 USB Advanced Sleep Control	47
7.	7 USB Delay UMI L1 State	48
7.	8 USB 2.0 Ports Driving Strength	48
7.	9 EHCI In and Out Data Packet FIFO Threshold	50
7.	10 OHCI MSI Function	50
7.	11 EHCI MSI Function	50
	12 USB SMI Handshake	
7.	13 EHCI Async Park Control	51
7.	14 Extend InterPacket Gap	51
7.	15 Empty List Mode	52
	16 L1 Early Exit	
7.	17 EHCI PING Response Fix Enable	52
	18 EHCI Async Stop Enhancement	
	19 Synchronize OHCI SOF	
	20 OHCI Periodic List Advance	
	21 OHCI Arbiter Mode	
	22 USB 2.0 Global Clock Gating	
	23 USB 1.1 Full-Speed False CRC Errors Detected - CDR Logic Enhancement	
	24 Allow LS Devices to Wake up System from Sx states when EHCI Owns the Port	
7.	25 Fix for Long Read Latency Delays during Frame List Read by EHCI Controller Causing	
_	Malfunction	
	26 Fix for EHCI's BLM Data Cache Issue	
	27 Fix for OHCI Arbiter Issue	
	28 Enhancement for USB Device Detection	
	29 Frame Babble Enhancement	
	30 EHCI Controller Data Babble to CRC Conversion Feature Disable	
	31 EHCI Controller Micro-Frame Counter Sync Enhancement	
7.	32 OHCI Packet Buffer Threshold Settings	58
7.	33 EHCI Frame List Processing Enhancement	58
	34 Speed Field Enhancement	
	35 Save Status of EHCI/OHCI Connect/Disconnect in S3	
/.	36 ISO Device CRC False Error Detection	39
7		50
	37 EHCI Data Cache Enhancement	
7.	<ul><li>37 EHCI Data Cache Enhancement</li></ul>	60
7. 7.	37 EHCI Data Cache Enhancement	60 60
7. 7. 7.	<ul> <li>37 EHCI Data Cache Enhancement</li></ul>	60 60 60
7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60
7. 7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60 61
7. 7. 7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60 61
7. 7. 7. 7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60 61 61
7. 7. 7. 7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60 61 61
7. 7. 7. 7. 7. 7.	37 EHCI Data Cache Enhancement	60 60 60 61 61

0.0 DIMM E 11	(2
8.2 BLM Message Enable	03
8.3 USB 3.0 (SuperSpeed) PHY Configuration	63
8.4 USB 3.0 Reference Clock	63
8.5 USB 3.0 Global Clock Gating	64
8.6 xHCI Controller PCI Configuration Space "Read Only" Registers Write Lock Enable	64
8.7 xHCI USB 2.0 PHY Settings	
8.8 Allow Access to EHCI/OHCI Register through JTAG	66
8.9 USB PHY Suspend State Enhancement	66
8.10 UMI Lane Configuration Information for xHCI Firmware to Calculate the Bandwidth for	
USB 3.0 ISOC Devices	
8.11 Fix for Incorrect Gated Signals in xhc_to_s5	
8.12 xHCI USB 2.0 PHY Clock Gating and Rise Time Configuration	
8.13 xHCI Clear Pending PME on Sx Entry	
8.14 D3Cold ccu Sequencing Enhancement	
8.15 Set HCI Version to 1.0	
8.16 xHCI 1.0 Sub-Features Supported	
8.17 xHCI USB 2.0 Loopback RX SE0	
8.18 xHC S0 BLM Reset Mode	
8.19 Enhance xHC Ent_Flag	
8.20 Enhance TRB Pointer when both MSE and SKIP TRB IOC EVT Open	
8.21 LPM Broadcast Disable	
8.22 Enhance xHC FS/LS Connect	
8.23 Enhance xHC ISOCH td_cmp	
8.24 LPM Clock 5us Select	
8.26 Enhance U2IF PME Enable	
8.27 Enhance U2IF S3 Disconnect Detection	
8.28 Stream Error Handling	
8.29 FLA Deassert	
8.30 LPM Ctrl Improvement	
8.31 Enhance Resume after Disconnect	
8.32 Enhance SS HD Detected on Plug-in during S3	
8.33 Frame Babble Reporting	
8.34 DCP Halt RSTSM OFF	
8.35 Enable DCP DPH Check	
8.36 DCP LTSSM Inactive to Rxdetect	
8.37 Enhance DCP EP State	
8.38 DCP Remote Wakeup Capable	
8.39 Enhance SS HS Detection during S3	
8.40 Enhance U1 Timer	
8.41 Enhance LPM U2Entry State	
8.42 Enhance SSIF PME	
8.43 Enable ERDY Send when DBC Detects HIT/HOT	75
8.44 Block HIT/HOT until Service Interval is Done	76
8.45 Enhance LPM Host Initial L1 Exit	76
8.46 xHCI ISO Device CRC False Error Detection	76

	8.47	Enable FW Enhancement on XHC Clock Control when Memory Power Saving is Disabled	. 77
	8.48	U2IF Remote Wake Select	. 77
	8.49	HS Data Toggle Error Handling	. 77
	8.50	L1 Residency Duration	. 77
		CCU Mode	
9	SAT	A (bus-0, dev-17, fun-0)	
	9.1	SATA Configuration	. 79
	9.2	Optionally Disable Unused SATA Ports	
	9.3	Staggered SATA PHY DLL Reset	. 80
	9.4	SATA Subclass Programming Sequence	. 80
	9.5	SATA PHY Programming Sequence	
	9.6	SATA Identification Programming Sequence for IDE Mode	. 82
	9.7	External SATA Ports Indication Registers	
	9.8	Optionally Disable Aggressive Link Power Management	. 85
	9.9	Optionally Disable Port Multiplier and FIS-based Switching Support	
	9.10	Disable CCC (Command Completion Coalescing) Support	
		CCC Interrupt Configuration	
		Optionally Disable SATA MSI Capability, Programming of MSI Related Registers, and	
		Disable D3 Power State	. 86
	9	12.1 SATA MSI Settings	86
		12.2 D3 Power State Settings	
		12.3 Capability Pointer Settings	
		Disable SATA FLR Capability	
		SATA PCI Watchdog Timer	
		SATA/IDE2 Controller Mode and Port Allocation	
		Optionally Disable SATA PHY PLL Dynamic Shutdown	
		SATA PHY Reference Clock Selections	
		Optionally Enable/Disable Unused IDE Channel	
		Enable Hot-removal Detection Enhancement	
		Enable E-SATA Power Saving Enhancement	
		Design Enhancement	
		Optionally Enable Support for RAS	
		Disable Performance Enhancement for Non NCQ	
		Identifying Bolton Variants	
	7.21		. , ,
10	SAT	A IDE Controller 2 (bus-0, dev-20, fun-01)	94
		Optionally Disable SATA IDE Controller 2	
		Hide MSI Capability	
		Optionally Disable Unused IDE Channel	
		1	
11	HD A	Audio (bus-0, dev-20, fun-02)	95
		Enabling/Disabling HD Audio Controller	
		HD Audio I/O Configuration	
		HD Audio MSI Capability	
12	On-C	Chip Clock Generator	96

	12.1 Internal Clock Generator Enable Status	96
	12.2 PLL 100Mhz Reference Clock Buffer Setting for Internal Clock Generator Mode	96
	12.3 OSC Clock Setting	96
	12.4 CG_PLL CMOS Clock Driver Setting for Power Saving	
	12.5 Global A-Link/B-Link Clock Gating	97
	12.6 SSC Setting	
	12.7 A-Link/B-Link Clock Low Speed Mode	98
	12.8 Internal Clock Generator Spread Profile	98
	12.9 Enable GPP_CLK_REQ# for Power Saving in Internal Clock Mode	
13	SD Host Controller	101
	13.1 SD Hold Time Enhancement	101
	13.2 SD Base Clock Frequency	101
	13.3 SD Disable MSI	

#### 1 Introduction

#### 1.1 About This Manual

This document lists the register settings required for the proper operation of the AMD Bolton FCH (fusion controller hub).

Most of the register settings described in this document are mandatory and should be implemented as described. The document will be updated periodically with new or revised settings that are determined during the qualification of the Bolton FCH. Please refer to the latest updated document on the AMD NDA site.

This document should be used in conjunction with the related AMD Bolton FCH BIOS Developer's Guide and the AMD Bolton Register Reference Guide.

**Note:** In this document, changes/additions from the previous release are highlighted in red. Refer to Revision History at the beginning of this document for change details.

#### 1.2 AMD Bolton Block Diagram

Figure 1 below shows the Bolton internal PCI devices and major functional blocks. Support of features may differ depending on the Bolton variants (Bolton-D2, D3, D4, M3, and E4). Please refer to respective databooks for details.




Figure 1. Bolton Block Diagram

#### 1.3 How to Read the Information in this Document

Tables within this document contain information showing the applicable revision(s), recommended settings, and comments associated with the register. Consider the following example:

	ASIC Rev Register Settings				ngs		Funct	ion/Comment
В	Bolton All Revs		PM_IO 0x52 [5:0] = 0x08			Recommended delay for S3/S4/S5 resume sequence		
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
			Х	BILIDOLO				Guide

- ASIC Rev --> Currently only Rev A0 exists. Newer revisions will be added as they appear in future.
- Register Settings --> Recommended register settings with the register address and controlling bits.
   For more detailed information about the registers found within this document, refer to the AMD Bolton Register Reference Guide. The applicable section in the Register Reference Guide where the information can be found is marked with "X" in the tables in this document.

## 2 ACPI/SMBUS Controller (bus-0, dev-20, fun-0)

#### 2.1 Revision ID

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Bolton A0 Smbus_PCI_Config x08 [7:0] = 0x15				0] = 0x15	Revision ID for Bolton revision A0				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference	
								Guide	

#### 2.2 ACPI Memory Mapped I/O Enable

ASIC Rev	Register Settings					Fund	ction/Comment	
Bolton All Revs PM_Reg x24 [0] = 1			Enable ACPI Memory mapped I/O space. In Bolton, PM_Reg can be accessed through the indirect I/O space (CD6/CD7) or memory mapped I/O. The default is indirect I/O. SBIOS needs to set the "AcpiMMioDecodeEn" bit for memory mapped I/O access.					
SATA US	3	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACI	PI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
		Х					Guide	

#### 2.3 MMIO Programming for Legacy Devices

The legacy devices LPC, IOAPIC, ACPI, TPM and Watchdog Timer require the base address of the Memory Mapped I/O registers to be assigned before these logic blocks are accessed. The Memory Mapped I/O register base address and its entire range should be mapped to non-posted memory region by programming the CPU register. See Bolton BIOS Developer's Guide for details.

#### 2.4 Enable Boot Timer

The settings below indicate the values to be programmed by BIOS if the Boot Timer is required to be enabled.

ASIC Rev	R	egister Setti	ngs		Fund	ction/Comment	
Bolton All Revs	PM_Reg x44 [	31] = 1		PM_Reg x44 is running. Setting this bit will not trigger LDT_PWRGD. Software shou	to 1 caus a system	this bit is set to 0. If the register then the boot timer will start es the boot timer to stop and so it reset or de-assertion on the NB/ bit to 1 after every reset or S3/S4/mer expires (1.17s).	
	PM_Reg x44 [:	27] = 1		This bit is set to 1 by default. Setting it to 0 disables the boot timer and it will stay disabled even after reset or Sx state.  This bit should be set to 0 to avoid system restarts when performing BIOS debug.			
	PM_Reg x44 [	28] = 0		when seeing a resume. Software shou	good cyc ld set this rantee a	ault. Setting it to 1 stops boot timer ele to FCH after reset or S3/S4/S5 bit to 0 to enable the boot timer good boot. This bit is not affected sume.	
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	1 01	sections check-marked in Bolton Register Reference	
	Х					Guide	

## 2.5 RTC Wake Up

	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment
Е	Bolton All Revs PM_Reg_x74[29] = 0					Enable RTC wake up in S1.		
	SATA USE		SMBUS PATA		HD AUDIO	LPC PCI		For register details refer to the sections check-marked in
	RTC ACP		PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide
	X X							Guide

## 2.6 Keyboard Reset Settings for Legacy Free Systems

A	SIC R	ev	Ro	egister Setti	ngs		Fun	ction/Comment	
Boltor	n All R	levs	PM_Reg xBE [	1] = 1		This bit must not be programmed by the BIOS. It should be left with the power up default value of 1.			
			Depends on sy	stem configu	ıration:	Case 1: This bit must be cleared by the platform system BIOS if the			
			Case 1: PM_F	Reg xBE[4] =	0	KBRST#/ GEVENT1# I/O pin is not connected to system keyboard reset or is configured as GEvent1 function.			
			Case 2: PM_F power-up defa	-	> Leave at	(Note: CIM-x does not support call back function to clear this bit.)			
			power-up derauit setting.			Case 2: For all other cases, the bit should not be programmed I the BIOS. It should remain at the power-up default sett			
SA	TA I	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
						sections check-marked in			
R	TC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	Bolton Register Referen Guide			
			х					Guide	

## 2.7 NB Power Good Control on System Reset

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton A	ll Revs	PM_Reg xBF [	0] = 0b		This bit must be set to 0 if system configuration uses internal clock generator for normal operation.  For external clock mode, BIOS does not need to program this bit.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	RTC ACPI PM_REG UMI/PCIe I/O BRIDGES		I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
		Х					Guide	

#### 2.8 Enhancement of FanOut0 Control

	ASIC F	Rev	Ro	egister Setti	ngs	Function/Comment			
В	Bolton All Revs		MISC_Reg x50	) [20] = 1		Set this bit to 1 to change the unit of LinearHoldCount0 (PM2_Reg x0D) to 128ms.			
			MISC_Reg x50 [11] = 1 PM_Reg xB6 [7:4] = 0x1			Set this bit to 1 to let FanOut0 change along with the current Temp when it is out of the temperature range specified by the LinearRange0 register			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	BRIDGES			I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide		
			X				Х	Cuide	

## 2.9 Extend SerIrq Request

	ASIC F	Rev	R	egister Setti	ngs		Fund	ction/Comment
В	Bolton All Revs		MISC_Reg x50 [29] = 1			Set this bit to 1 to extend SerIrq request from device order to participate in ClkRun# protocol.		
	SATA USE		SMBUS PATA		HD AUDIO	LPC PCI		For register details refer to the sections check-marked in
	RTC ACPI		PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide
						Х	Guide	

#### 2.10 Mt C1e Enable

**Note:** The programming below is required when Mt C1e is enabled on the CPU side.

ASIC Rev	v	R	egister Setti	ngs	Function/Comment		
Bolton All Re		PM_Reg x7A[1 PM_Reg x7A[3	•		this is enabled from CPU and package CPUs HALT messag before it initiate	, FCH will initiate C s, each pa e and FCI es C1e. B	Mt C1e message decoding. When monitor HALT message(s) coming 1e. For the case of multiple ackage CPU will issue its own H will collect all HALT messages its [3:0] specify the number of CH should monitor.
	PM_Reg 0x80[13] = 1 PM_Reg 0x80[7] = 1				Set to 1 to ena	ble Mt C1	e protocol.
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide
	X						Cuide

#### 2.11 HWM Sensor CLK

	ASIC F	Rev	R	egister Setti	ngs		Fund	ction/Comment	
В	PM		PM2_Reg xEF [3:0] = 0xA PM2_Reg xFF [1:0] = 0x2			These settings are required to make HWM work properly			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACP		PM2_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide	
			Х					Guide	

#### 2.12 Clear Status of SATA PERR

ASIC Re	ev	R	egister Setti	ngs	Function/Comment				
Bolton All Re	-	Write 1 to clea			BIOS should write a '1' to both registers to reset the SATA PERR status soon after a cold boot, warm boot and any S3/S1 resume events. The registers should also be written if the BIOS initiates a write to the CF9 register outside a warm boot event. (This programming should be done before any SATA activity is initiated).				
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
JAIA	036	X	FAIA	HD AUDIO	LFC	FCI	sections check-marked in		
RTC	RTC ACPI PM_REG UMI/PCIe I/O REG BRIDGES				XIOAPIC	MISC	Bolton Register Reference		
	BRIDGE						Guide		

#### 2.13 Enable Delayed SLP\_S3/S5 to Motherboard

	ASIC F	Rev	Re	egister Setti	ngs		Fun	ction/Comment
Е	Bolton All Revs PM_Reg xC1 [2] = 1					Set 1 to delay SLP_S3# and SLP_S5# to the board. This will allow the internal logic to put signals into the correct state before turning off the S0 power.		
	SATA USB SMBUS PATA HD AUDIO					LPC	PCI	For register details refer to the
	RTC ACPI PM_REG		PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide
	X							Guide

## 2.14 Enable C-State Wake-up before Warm Reset

	ASIC I	Rev	R	egister Setti	ngs		Fun	ction/Comment
E	Bolton All	Revs	PM_Reg xBE	[0] = 1		up the CPU fr	om C-state	will generate a break event to wake e before every warm reset. or C1e, unnecessary for Fusion.
	SATA	USB	SMBUS PATA HD AUDIO		HD AUDIO	LPC	PCI	For register details refer to the
	RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference
l			Х					Guide

#### 2.15 Enable DMAACTIVE#

ASIC I	Rev	Re	egister Setti	ngs	Function/Comment			
Bolton All F	Revs	_ 10 10			Set this bit to 1 to allow FCH to drive the DMAACTIVE# signal to APU to report DMA Activity in progress on downstream devices. This bit should only be set for the APU/CPU that support this feature. Please refer to the APU/CPU documentation for further information.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP		PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide	
		Х					Guide	

#### 2.16 IMC Enable

ASIC Rev Register Settings					Function/Comment			
Bolton All Revs		Misc_Reg x80	[2] = 1		When this bit is 1, IMC is enabled and running. IMC can be enabled by hardware strap or by software strap bits (by setting Misc_Reg 0x84 bit[31] and bit[2] to 1, and then performing a PCI reset)			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
		PM REG					sections check-marked in	
RTC	RTC ACPI		UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide	
						Х	Guide	

## 2.17 Adjust PM Timer Read Mechanism

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
E	olton All F	Revs	Misc_Reg x51	[0] = 1		Set this bit to '1' to prevent ACPI logic to select incorrect PM timer data source when there is concurrent DMA write traffic from downstream devices.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide	
							Х	Guide	

## 2.18 PCIe® Wake Status and PME Wake Status

ļ	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment	
Bolto	Bolton All Revs AcpiPmEvtBlk: x00[15:14] = 0					Clear PciExpWakeStatus and WakeStatus bits before entering sleep state.			
						When PCle wake is enabled, care must taken to ensure both of the status bits are cleared before entering into sleep states. Not clearing these status bits could result in the system either waking up immediately or failing to wake up from sleep states.			
_	ATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
3	MIA	USB	SIVIDUS	FAIA	HD AUDIO	LFC	PUI		
F	RTC	ACPI	PM_REG UMI/PCIe I/O REG BRIDGES		XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide		
		Х	Х					Guide	

## 2.19 Set RTC OSC Output Drive

	ASIC Rev Register Settings					Function/Comment			
В	Bolton All Revs PM_Reg x57[1			,0] = 11b		Clamp the RTC OSC drive to high output.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACPI PM_REG UMI/PCIe I/O RE		I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide			
			Х					Guide	

ACPI/SMBUS Controller (bus-0, dev-20, fun-0)	
1191 AMD Bolton Register Programming Requirements Rev 3.00	© 2014 Advanced Micro Devices, Inc

## 3 LPC Controller (bus-0, dev-20, fun-3)

#### 3.1 SPI Controller MMIO Base Address

ASIC Rev		Register Sett	ings	Function/Comment			
Bolton All Revs	LPC_PCI_C	onfig 0xA0 [31	:5]	Memory base address for SPI ROM control registers. SBIOS needs to program non-zero address value to enable the MMIO access.			
SATA USI	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
011111	0200	.,,,,,	112 716216	X		sections check-marked in	
RTC ACE	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide	
						Guide	

#### 3.2 Enable SPI ROM Prefetch

ASIC Rev	R	egister Sett	ings	Function/Comment			
Bolton All Revs	LPC_PCI_Co	nfig 0xBB [0]	= 1	Enable SPI RO	OM (64 by	rtes) prefetch for host access	
	LPC_PCI_Co	nfig 0xBA [7]	= 1	Enable SPI ROM (64 bytes) prefetch for usb access			
	LPC_PCI_Co	nfig 0xBA [2]	= 1	Enable SPI ROM (64 bytes) prefetch for IMC access. The bit can be programmed by IMC only.			
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
				X		sections check-marked in	
RTC ACPI	PM REG UMI/PCIe I/O REG BRIDGES		XIOAPIC		Bolton Register Reference		
						Guide	

#### 3.3 Enable LPC DMA Function

	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment	
В	olton All F		PM_Reg 0x04 system is in no			This is applicable to non-DOS mode only. Enables legacy DMA prefetch enhancement for channel 0 1, 2, and 3. This bit should be set to improve DMA out (e.g memory-to-floppy disk) performance.			
						<b>Note:</b> This bit should only be enabled in the ACPI method (called by the OS). This ensures that it is enabled only			
						when the system is in Windows <sup>®</sup> mode. Under DOS mode, this feature may not work properly and may cause the floppy to malfunction.			
			LPC_PCI_Cor	nfig 0x40 [2] =	= 1			LPC DMA work properly. This is ction is required on the LPC	
			LPC_PCI_Cor	nfig 0x78 [0] =	= 1	interface. Note: LPC_PC	CI_Config	0x78[3:2] has to be programmed	
	PM_Reg 0x08 [0] = 1					to enable the L	_drq0/Ldr	q1 input.	
l	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
						Х		sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC		Bolton Register Reference	
				BRIDGES				Guide	
Ш									

#### 3.4 Enable ClkRun Function

	ASIC	Rev	R	egister Setti	ings	Function/Comment			
E	Bolton All Revs		LPC_PCI_Co LPC_PCI_Co (default)			Allow LpcClk0/LpcClk1 to stop under ClkRun# protocol			
	0.4.7.4	1100	OMBUO	DATA	LID ALIDIO	1.00	DO!		
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
						X		sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference	
								Guide	

#### 3.5 Enable LPCCLK0 Power-Down Function

ASIC	Rev	R	egister Setti	ings	Function/Comment			
Bolton Al	Revs	PM_Reg 0xD	2 [3] = 1		Set to 1 to enable LPCCLK0 power-down (driven to 0) when the following are true: - IMC is not enabled - System is in S3 or S5 This will prevent leakage on LPCCLK0 during S3/S5.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	ACPI	PM REG	UMI/PCIe BRIDGES	VO REG	X XIOAPIC		sections check-marked in Bolton Register Reference Guide	

## 3.6 Disable LPC A-Link Cycle Bypass

	ASIC	Rev	R	egister Setti	ings	Function/Comment			
В	olton All I	Revs	MISC_Reg 0x	(50 [19] = 1		Tells the A-Link that the LPC cycle should not be bypasse when a retry has timed out			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
								Guide	

## 3.7 LPC Cycle Abort Sync Threshold Setting

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All Revs		LPC_PCI_Co	nfig 0xBB[3]	= 1	Set this bit to 1 to allow LPC controller to abort cycle if it observes three consecutive clocks without a defined SYNC.  Default = 0 LPC controller will abort cycle if it observes two consecutive clocks without a defined SYNC.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
OATA	000	OMBOO	IAIA	TID AUDIO	X	101	sections check-marked in	
RTC	ACPI	PM REG UMI/PCIe I/O REG BRIDGES		XIOAPIC		Bolton Register Reference Guide		

## 4 UMI and A/B-Link Settings - Indirect I/O Access

## 4.1 Defining AB\_REG\_BAR

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
В			PM_Reg 0xE0	[31:0] = ABI	RegBar	Defines the AB I/O base address. Refer to Bolton Register Reference Guide, <i>Chapter 5</i> : UM <i>PCIe Bridges</i> for more information.			
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
			Х					Guide	

#### 4.2 Upstream DMA Access

ASIC Rev	,	Re	egister Setti	ngs	Function/Comment						
Bolton All Rev	rs A	XCFG_Reg: (	0x04 [2] = 1		Enable Bolton to issue memory read/write requests in the upstream direction.						
Programming Sequence: OLIT AB INDX 0x80000004 //Load AB INDX with pointer to AXCEG Regr0x04											
IN AB_DATA OR TMP, (	OUT AB_INDX, 0x80000004  // Load AB_INDX with pointer to AXCFG_Reg:0x04  IN AB_DATA, TMP  // Read COMMAND register (AXCFG_Reg:0x04)  OR TMP, 0x00000004  // Set bit 4  OUT AB_DATA, TMP  // Set BUS_MASTER_EN										
SATA	SATA USB SMBUS PATA HD AUDIO LPC PCI For register details refer to the										
RTC ACPI PM REG UMI/PCIe I/O REG BRIDGES					XIOAPIC		sections check-marked in Bolton Register Reference Guide				
			Х								

## **4.3** PCIB Prefetch Settings

	ASIC F	Rev	Re	egister Setti	ngs		Function/Comment			
В	SATA USB		PCIB prefetch ABCFG_Reg ( ABCFG_Reg (	0x10060 [20]		revisions t	The settings on AB control the PCIB prefetch. For all revisions the prefetch needs to be enabled for performance enhancement.			
	SATA	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to the	
L									sections check-marked in	
_	RTC ACPI		PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC			Bolton Register Reference Guide	

## **4.4 OHCI Prefetch Settings**

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Е						This register in AB controls the USB OHCI controller prefetch used for enhancing performance of ISO out devices.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
								sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide	
l				X				Guide	

## 4.5 B-Link Client's Credit Variable Settings for the Downstream Arbitration Equation

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment				
Е	Bolton All Revs		ABCFG_Reg (	0x9C [0] = 1		Disable the credit variable in the downstream arbitration equation.				
	SATA USI		SMBUS PATA H		HD AUDIO			For register details refer to the		
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
				Х				Guide		

#### 4.6 Setting B-Link Prefetch Mode

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment				
В	Bolton All Revs		ABCFG_Reg (	)x80 [18:17] =	= 0x3	Set B-Link prefetch mode.				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in		
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide		
				Х				Guide		

## **4.7 Detection of Upstream Interrupts**

ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Solton All F		ABCFG_Reg (	0x94 [19:0] =	CPU interrupt	Enable UMI logic to detect upstream interrupts for the purposes of system management.			
SATA USE		SMBUS PATA		HD AUDIO	LPC	PCI	For register details refer to the	
							sections check-marked in	
RTC ACP		PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide	
	Solton All I	SATA USB	ABCFG_Reg (ABCFG_Reg (	ABCFG_Reg 0x94 [20] = 1   ABCFG_Reg 0x94 [19:0] =     ABCFG_Reg 0x94 [19:0] =     delivery address [39:20].     SATA	ABCFG_Reg 0x94 [20] = 1 ABCFG_Reg 0x94 [19:0] = CPU interrupt delivery address [39:20].  SATA USB SMBUS PATA HD AUDIO  RTC ACPI PM REG UMI/PCIe BRIDGES	ABCFG_Reg 0x94 [20] = 1 ABCFG_Reg 0x94 [19:0] = CPU interrupt delivery address [39:20].    SATA   USB   SMBUS   PATA   HD AUDIO   LPC	ABCFG_Reg 0x94 [20] = 1 ABCFG_Reg 0x94 [19:0] = CPU interrupt delivery address [39:20].  SATA USB SMBUS PATA HD AUDIO LPC PCI RTC ACPI PM REG UMI/PCIE I/O REG XIOAPIC	

#### 4.8 Downstream Posted Transactions to Pass Non-Posted Transactions

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All I	Revs	ABCFG_Reg (	)x10090 [8] =	1	Enable downstream posted transactions to pass non-posted transactions.			
	SATA USE		SMBUS PATA		HD AUDIO	LPC PCI		For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Bolton Register Reference Guide	
				Х					

#### 4.9 AB and UMI/GPP Clock Gating

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All	Revs	ABCFG_Reg ( ABCFG_Reg ( ABCFG_Reg (	0x10054 [23:1	16] = 0x4	Program the number of cycles to delay before gating AB and UMI/GPP clocks after idle condition.			
		ABCFG_Reg ( ABCFG_Reg ( ABCFG_Reg (	0x10054 [24]		Enable AB and UMI/GPP clock-gating.			
		ABCFG_Reg	0x90[0] = 1		Enable UMI TXCLK gating			
CATA	HOD	CMDIIC	DATA	LID ALIDIO	1.00	DOL		
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		Sections check-marked in Bolton Register Reference Guide	
			х				Guide	

## 4.10 AB Int\_Arbiter Enhancement

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
В	olton All I	Revs	ABCFG_Reg (	)x10054 [11:0	)] = 0x7FF	Enable the A-Link int_arbiter enhancement to allow the A Link bandwidth to be used more efficiently.			
	SATA USE		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
ı				X				Guide	

#### 4.11 Requester ID

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment				
Е	Bolton All I	Revs	ABCFG_Reg ( ABCFG_Reg (			Enable the requester ID for upstream traffic. [16]: for UMI link [17]: for GPP				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	ACPI		UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide.		
				X						

#### 4.12 UMI LOs/L1 NAK Reduction

ASIC Rev	Re	egister Settir	ngs		Fun	ction/Comment	
Bolton All Revs	AXINDP_Reg 0	xA0 [7:4] = 0	x3		Enter L1 sooner after ACK'ing PM request. This is done to reduce the number of NAK received with L1 enabled.		
	AXINDP_Reg 0	xB1 [19] = 0	<b>c</b> 1	Turn off receiver when UMI Root Complex transmitter is in L0s.			
	AXINDP_Reg 0	xB1 [28] = 0	<b>&lt;</b> 1	Enables de-assertion of PG2RX_CR_EN to lock clock recovery parameter when lane is in electrical idle.  0 = CR_EN is always asserted  1 = CR_EN is de-asserted when RX_EN is de-asserted during L0s/L1 and inactive lanes			
SATA USI	B SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
						sections check-marked in the	
RTC ACE	PI PM REG	A-LINK	I/O REG	XIOAPIC		Bolton Register Reference	
		Х				Guide.	

## **4.13** Power Saving Feature for UMI Lanes

ASIC Rev	R	egister Setti	ngs	Function/Comment			
Bolton All Revs	ABCFG_Reg	0xB8 [30] = 1		Set this bit to 1 to allow for proper ASPM L1 and L0s transitions when PLL power-down in L1 is enabled. This bit should be set before programming the sequence below to enable the PPL Power down mode.			
	AXINDC_Reg AXINDC_Reg AXINDC_Reg AXINDC_Reg AXINDC_Reg	0x40 [0] = 1 0x40 [4] = 0 0x40 [9] = 0		Enable PLL OFF during L1 state for power saving. Enable unused lane power down feature. Enable PLL Buffer power down during L1 state. Enable PLL to power down during L1 state. Enable PHY RX front end circuit to shut off during L1 when PLL power down is enabled.			
	AXINDC_Reg	0x02 [8] = 1		Enable fix for race problem between PLL calibrator and Lowake up from L1.			
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP	RTC ACPI PM REG UMI/PCIe I/O REG Bridges			XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		^			1		

## 4.14 Non-Posted Memory Write Support

	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment	
ı	Bolton All Revs AXINDC_Reg 0x10 [9] = 1					Enable Non-Posted Memory Write Support.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC			
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
				X				Guide	

## 4.15 SMI Ordering

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs		ABCFG_Reg 0x90 [21] = 1			SMI ordering enhancement enable			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
			X				Guide		

#### **4.16** Posted Pass Non-Posted Feature

	ASIC F	Rev	Ro	egister Setti	ngs		Fur	action/Comment	
E	Bolton All F	Revs	ABCFG_Reg 0	CFG_Reg 0x10090 [12:10] = 0x07			Set retry limit.		
	ABCFG_Reg 0x58 [15:11] = 0x1C				= 0x1C	Set upstream non-posted threshold.			
			ABCFG_Reg 0	0xB4 [1:0] = 0	)x03	Enable posted pass non-posted feature.			
	SATA USB SMBUS PATA		PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC ACPI PM RI		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
	X							Guide	

## **4.17 UMI Speed Change**

ASIC F	Rev	R	egister Setti	ngs	Function/Comment					
Bolton All F		Step 1: AXINDP_Reg	0xA4[0] = 0x	τ1	To enable UM	II link spee	ed to go to, 2GB/s			
		Step 2: AXCFG_Reg (	0x88 [3:0] = 0	)x2						
	Step3: AXINDP_Reg 0xA4 [18] = 0x1									
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the			
RTC	Bridges						sections check-marked in Bolton Register Reference Guide			
			Х				Guide			

## 4.18 UMI L1 Configuration

ASIC Re	ev	R	egister Setti	ngs	Function/Comment				
Bolton All Re	-	Step 1: AXINDC_Reg	0x02 [0] = 1		Set REGS_DLP_IGNORE_IN_L1_EN to ignore DLLPs during L1 so that txclk can be turned off.				
		Step 2: AXINDP_Reg	0x02 [15] = 1	l	Set REGS_LC_ALLOW_TX_L1_CONTROL to allow TX prevent LC from going to L1 when there are outstanding completions.				
SATA	SATA USB SMBUS PATA HD AUDIO		HD AUDIO	LPC	PCI	For register details refer to the			
RTC ACP		PM REG	G UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference		
	X						Guide		

## **5** PCIe<sup>®</sup> General Purpose Ports

## 5.1 GPP Lane Configuration

ASIC R	ASIC Rev Register Settings						Function	on/Comment		
Bolton All R		Or ABCFG_Reg 0xC0 [3:0] = 0x3 Or				The following four configurations are supported: 0000: Port 0 lanes[3:0] 0001: N/A 0010: Port 0 lanes[1:0], Port 1 lanes[3:2] 0011: Port 0 lanes[1:0], Port 1 lane2, Port2 lane3 0100: Port 0 lane0, Port 1 lane1, Port 2 lane2, Port 3 lane3. Other combinations are not supported. The configuration setting is board-design specific.				
SATA	SATA USB SMBUS PATA HD AU					LPC	PCI	For register details refer to the		
RTC	RTC ACPI PM REG UMI/PCIe Bridges X			I/O REG	G	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

#### 5.2 **GPP Port 0/1/2/3**

ASIC I	Rev	Re	egister Settir	ngs		Fun	ction/Comment		
Bolton All	Revs	ABCFG_Reg 0	xC0 [4] = 1		1: Enable Port 0: Disable Port Set this bit to 1	t 0	ed on lane configuration		
	ABCFG_Reg 0xC0 [5] = 1					1: Enable Port 1 0: Disable Port 1 Set this bit to 1 or 0 based on lane configuration			
	ABCFG_Reg 0xC0 [6] = 1				1: Enable Port 2 0: Disable Port 2 Set this bit to 1 or 0 based on lane configuration				
		ABCFG_Reg 0	xC0 [7] = 1		1: Enable Port 0: Disable Port Set this bit to 1	t 3	ed on lane configuration		
SATA	SATA USB SMBUS PATA HD AUDIO					PCI	For register details refer to the		
RTC	ACPI	PM REG	UMI/PCIe Bridges X	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

## 5.3 GPP Reset

ASIC R	ev	Re	egister Setti	ngs		Fun	ction/Comment	
Bolton All R	Revs	ABCFG_Reg 0	xC0 [8] = 0		this register bit software has e	t. The reg enabled th	mode until the software writes 0 to ister should be programmed after the GPP. Set this bit to 0 to release the configurations can take effect.	
					needs to clear	this bit to er saving	devices are present, software shut-down unused IO pads for . Refer to "GPP Dynamic Power s.	
	PM_Reg 0xBF [4] = See Note				This register should be used to de-assert the PCIe <sup>®</sup> reset to the device on GPP.  * <b>Note:</b> Software should toggle PM_Reg 0xBF[4] just before the link is activated. The specification requires reset to be de-asserted 20 ms before link activity. Refer to PCI Express <sup>®</sup> Specification Rev 2.1 for more details.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Sections check-marked in Bolton Register Reference	
		Х	X				Guide	

## **5.4** PCIe® Ports De-emphasis Settings

ASIC Rev	Re	egister Setti	ngs		Fun	action/Comment
Bolton All Revs	Port 0: ABCFG_Reg Port 1: ABCFG_Reg Port 2: ABCFG_Reg Port 3: ABCFG_Reg For each port, poll RCINDP_I If read back 0x emphasis bit for toggle external GEVENT4.  Port 0: ABCFG_Reg Port 1: ABCFG_Reg Port 2: ABCFG_Reg Port 2: ABCFG_Reg Port 3: ABCFG_Reg	0x340 [21] =  0x344 [21] =  0x348 [21] =  0x34C [21] =  0x34C [21] =  Reg 0xA5[7:0  10, no chang 129 or 0x2A, or correspond 1 PCIE_RST 1  0x340 [21] =  0x344 [21] =  0x348 [21] =	1  1  1  1  1  1  1  1  1  1  1  1  1	0: -6dB de-em 1: -3.5dB de-e 0: -6dB de-em 1: -3.5dB de-e 0: -6dB de-em 1: -3.5dB de-e 0: -6dB de-em 1: -3.5dB de-e	phasis formphasis form	or Port 0 for Port 0 or Port 1 for Port 1 or Port 2 for Port 2 for Port 3
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC ACPI		UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide

## 5.5 Write Capability for PCIe® Read-Only Registers

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs		RCINDC_Reg ABCFG_Reg (		0	SBIOS needs to set this bit to disable the writable fund of the PCIe <sup>®</sup> read-only registers.			
	SATA USE		SMBUS PATA HD		HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
				<u> </u>					

## 5.6 Serial Number Capability

	ASIC I	Rev	F	egister Setti	ngs		Fun	ction/Comment	
E	Bolton All Revs		ABCFG_Reg	0x330 [26] =	0	Disable serial number capability			
	SATA USE		S SMBUS PATA		HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
				X				Guide	

#### **5.7** Multi-function Enable

	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment
E	olton All I	Revs	ABCFG_Reg 0	)x90 [20] = 1		Enable GPP bridge multi-function.		
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	For register details refer to the	
	RTC ACP		PM REG	UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference
				X				Guide

## 5.8 GPP Upstream Memory Write Arbitration Enhancement

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All	Revs	ABCFG_Reg 0x54 [26] = 1			Arbitration enhancement for GPP specific traffic			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
				X			Guide	Guide	

## 5.9 GPP Memory Write Max Payload Improvement

	ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment	
Е	Solton All	Revs	RCINDC_Reg	0x10 [12:10]	= 0x4	Set Memory Write transfer to chip with 64 byte maximum payload			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Sections check-marked in Bolton Register Reference Guide	
				Х				Guide	

## **5.10** Multiple GPP Device Support

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Е	olton All I	Revs	ABCFG_Reg (	0xF0 [2] = 1		Multiple GPP device traffic support when UR happens.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
				X				Guide	

## 5.11 Separate Control for Release from Reset and Hold Training for each GPP Port

ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All I		ABCFG_Reg ( ABCFG_Reg ( ABCFG_Reg ( ABCFG_Reg (	0xC0 [13] = 0 0xC0 [14] = 0		Port 0 will be released from reset and hold training Port 1 will be released from reset and hold training Port 2 will be released from reset and hold training Port 3 will be released from reset and hold training BIOS determines when to release when doing training sequences. If the port is not used, BIOS needs to set th hold_training to 0x1 for corresponding port.			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
SAIA	USB	SIVIDUS	FAIA	HD AUDIO	LPC	FUI	For register details refer to the sections check-marked in	
RTC	ACPI	PM REG UMI/PCIe I/O REG Bridges			XIOAPIC		Bolton Register Reference Guide	

## **5.12 GPP PCIe® Native Interrupt Support**

	ASIC F	Rev	R	egister Setti	ngs	Function/Comment				
В	SATA USE RTC ACP		PCIe Cfg 0x3E	0 [7:0] = 0x01		Enable GPP PCIe <sup>®</sup> native interrupt support. GPP bridge pci cfg space 0x3D Program these bits before RCINDC_Reg 0x10 [0] = 1 is programmed.				
			SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
			PI PM REG UMI/PCIe Bridges		I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

## **5.13 GPP Error Reporting Configuration**

	ASIC R	Rev	Step		Register	Settings	Function/Comment			
Е	Bolton All I	Revs	1	If GPP enabled Port 0, 1, 2, 3: RCINDP_Reg 0x6A [1] = 0x0			Set error reporting mode to "first detected".			
			2	If AER disabled ABCFG_Reg 0xF0 [1] = 0x0			Disable Address Translation cycle filtering.			
E	Bolton All	Revs	3	3 ABCFG_Reg 0xB8 [8] = 1 ABCFG_Reg 0xB8 [26:24 ABCFG_Reg 0xB8 [28] =			Configure upstream PCIe® message handling.			
	SATA USB		SN	SMBUS		HD AUDIO	LPC	PCI	For register details refer to the	
	RTC ACF		I PM	REG	UMI/PCIe Bridges X	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	

## 5.14 Hot Plug: PCIe® Native Support

	DP_Reg 0x1	0 [3] = 0x1	Enable native		
DCI <sub>0</sub>		RCINDP_Reg 0x10 [3] = 0x1			
l Ole_	_Cfg 0x5A [8]	For slot which supports hot plug, "Slot Implemented" bit needs to be set to 1. This bit is HwInit.			
PCIe_	_Cfg 0x6C [6			•	е.
RCINI	DP_Reg 0x2	0 [19] = 0x0	Enable flushing	g TLPs wh	nen Data Link is down.
MBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
M REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
		RCINDP_Reg 0x2  BMBUS PATA  PM REG UMI/PCIe	PM REG UMI/PCIe I/O REG	This bit is Hwli  PCIe_Cfg 0x6C [6] = 0x1.  Report Hot-Plu This bit is Hwli  RCINDP_Reg 0x20 [19] = 0x0  Enable flushing  SMBUS  PATA  HD AUDIO  LPC  PM REG  UMI/PCIe  I/O REG  XIOAPIC	This bit is HwInit.  PCIe_Cfg 0x6C [6] = 0x1.  Report Hot-Plug Capable This bit is HwInit.  RCINDP_Reg 0x20 [19] = 0x0  Enable flushing TLPs where The Audio This bit is HwInit.  RCINDP_Reg 0x20 [19] = 0x0  Enable flushing TLPs where The Audio This bit is HwInit.

## 5.15 Link Bandwidth Notification Capability Enable

ASIC Rev	,	R	egister Setti	ngs	Function/Comment				
Bolton All Rev	vs I	RCINDC 0xC1	[0] = 1		Enable GPP Link Bandwidth Notification Capability.				
	1	PCIe Cfg 0x68	[10] = 0		Link Bandwidth Management Interrupt Enable default value needs to be set to 0b for all GPP Root Ports' PCI cfg space.				
	I	PCIe Cfg 0x68	[11] = 0				width Interrupt Enable default value or all GPP Root Ports' PCI cfg		
SATA	USB	SMBUS	PATA	UD AUDIO	LPC	PCI	For register details refer to the		
SAIA	USB	SIVIDUS	PAIA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI		PI PM REG UMI/PCIe I/O REG Bridges		XIOAPIC Bolton Register Reference		Sections check-marked in Bolton Register Reference Guide			
			Х				Culac		

#### 5.16 **Power Saving Feature for GPP Lanes**

ASIC Rev	ASIC Rev Register Settings				Fun	ction/Comment		
If any GPP lanes consumption.	are not used, th	ey should be	programmed to	enable the Power Saving feature to minimize power				
Bolton All Revs	olton All Revs RCINDC_Reg 0x40 [0] = 1					ne power down feature		
	RCINDC_Reg RCINDC_Reg		[Power mode] [Nominal mode]	Enable PLL OFF during L1 state Disable PLL OFF during L1 state				
	RCINDC_Reg	0x40 [4] = 0		Enable PLL Bu	uffer powe	er down during L1 state		
	0x40 [9] = 0		Enable PLL to power down during L1 state					
	RCINDC_Reg 0x40 [12] = 1					end circuit to shut off during L1 is enabled		
				*Note: before accessing RCINDC_Reg, SBIOS needs to release GPP Reset first, refer to section GPP Reset				
	RCINDC_Reg	CINDC_Reg 0x02 [8] = 1			Enable fix for the race problem between PLL callibrator and LC wake up from L1.			
RCINDC_Reg 0x02 [3] = 1				Enable powering down PLLs in L1 for active lanes in the presence of one or more inactive.				
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACP	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
		Х			<u> </u>			

#### 5.17 **GPP L1 PM Request NAK Reduction**

	ASIC R	Rev	Step	Register Settings			Function/Comment			
I	Bolton All I	Revs	1	Port 0, 1, 2, 3: RCINDP_Reg 0xA0 [7:4] = 0x1			Enter L1 sooner after ACK'ing PM request. This is done to reduce the number of NAK received with L1 enabled.			
Ī	SATA US		SME	BUS PATA		HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACP	I PM I	REG	A-LINK X	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
									Guide	

### 5.18 GPP ASPM L1/L0s Enable

ASIC Rev	Step	Register	Settings		Fun	ction/Comment	
Bolton All Revs	1	L0s enable: PCIe_Cfg 0x68 [1: L1 enable: PCIe_Cfg 0x68 [1:		PCIe_Cfg 0x68 is standard PCI configuration space. BIOS needs to program all the GPP ports based on the GPP port configuration.			
		L1/L0s enable: PCle_Cfg 0x68 [1:	0] = 0x3				
	2	capability (capabili LINK_CNTL[1:0] p 0x68 PM_CONTROL Set bits [1:0] to 0x Set bits [1:0] to 0x	capability list to find the PCIe capability (capability ID = 0x10). LINK_CNTL[1:0] pcieConfigDev*: 0x68 PM_CONTROL  Set bits [1:0] to 0x1 for L0s. Set bits [1:0] to 0x2 for L1 Set bits [1:0] to 0x3 for L0s/L1			o support L0s/L1.	
	3	RCINDC_Reg 0x0	2 [0] = 1	When L1 is enabled:  Set REGS_DLP_IGNORE_IN_L1_EN to ignore DLLPs during L1 so that txclk can be turned off.  When L1 is enabled, for each enabled GPP Port 0, 1, 2, 3:			
	4	RCINDP_Reg 0x0	2 [15] = 1				
				Set REGS_LC_ALLOW_TX_L1_CONTROL to allow TX to prevent LC from going to L1 when there are outstanding completions.			
If GPP is enabled	d, the setti	ngs below must be	programmed for	all GPP ports.			
Bolton All Revs	1	Port 0, 1, 2, 3: RCINDP_Reg 0xA	.0 [11:8] = 0x9	Set GPP L0s in	nactivity ti	imer to 10us.	
	2	Port 0, 1, 2, 3: RCINDP_Reg 0xA	Port 0, 1, 2, 3: RCINDP_Reg 0xA0 [15:12] = 0x6		Set GPP L1 inactivity timer to 40us.		
SATA USE	SMI	BUS PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP	PM I	REG UMI/PCIe Bridges X	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
	I			ı			

# 5.19 GPP Immediate Ack PM\_Active\_State\_Request\_L1

ASIC	Rev	Reg	ister Setting	gs	Function/Comment					
that doesn	f any GPP lanes are used, they should be programmed to enable the IMMEDIATE_ACK feature to workaround any device hat doesn't follow the ordering rule. Please also set the BIOS option (L1_IMMEDIATE_ACK) for all the ports. Default BIOS is to enable this L1_IMMEDIATE_ACK feature.									
Bolton All Revs Port 0, 1, 2, 3: RCINDP_Reg 0xA0 [23] = 1					Always ACK an ASPM L1 entry DLLP (i.e., never generate PM_NAK)					
SATA	USB	SMBUS	PATA	HD AUE	OIO	LPC	PCI	For register details refer to the		
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O RE	G	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

#### **GPP Dynamic Power Saving** 5.20

Bolton All Revs.	1 2		sent or if link ble the	Release GPP Set hold_traini		ised GPP ports.		
	2	training fails, disab corresponding por	ole the	Set hold_traini	ng for unu	ised GPP ports.		
	training fails, disable the corresponding port.  Port 0 disable: ABCFG_Reg 0xC0 [12] = 1  Port 1 disable:				Set hold_training for unused GPP ports.			
		Port 1 disable: ABCFG_Reg 0xCd Port 2 disable: ABCFG_Reg 0xCd Port 3 disable:						
	ABCFG_Reg 0xC0 [15] = 1							
	3	Enable "GPP End (ASPM)" for all En attached to GPP.	Please refer to Section 5.18, "GPP ASPM L1/L0s Enable "					
	4	Enable "PLL Powe	er Down in UMI	Please refer to Section 4.13, "Power Saving Feature for UMI Lanes"				
	5	Enable "PLL Powe L1"	er Down in GPP	Please refer to Section 4.13, "Power Saving Feature for UMI Lanes"				
	6	ABCFG_Reg 0x90 ABCFG_Reg 0x90	Enable PHY PLL Power Down for both NB/FCH and GPP					
	7	5.20.2) to disable	Use attached table (section 5.20.2) to disable RX/TX pads. Set corresponding bits to 1 to			s' power for unused GPP ports.		
	8	If no devices are p training fails in all RCINDC_Reg 0x6 0xCFF	4 GPP ports:	Force B_PPLL_PDNB to disable PLL. Force B_PPLL_BUF_PDNB to disable 10x driver in PLL. Force B_PIMP_TX_PDNB to disable TX impedance calibration pad. Force B_PIMP_TX_PDNB to disable RX impedance calibration pad.				
SATA USB	SATA USB SMBUS PATA HD AUDIO		HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACP		REG UMI/PCIe Bridges X	I/O REG	XIOAPIC		sections check-marked in the Bolton Register Reference Guide		

### 5.20.1 GPP Power Saving with Hot Plug/Unplug

ASIC Rev	Step	Register S	Settings		Fun	ction/Comment	
Bolton All Revs	1	ABCFG_Reg 0xC0	0x0 = [8]	Release GPP r	eset		
BUILDIT All Nevs	2 Enable GPP port with hot plugged device.  Port 0 enable: ABCFG_Reg 0xC0 [12] = 0x0  Port 1 enable: ABCFG_Reg 0xC0 [13] = 0x0  Port 2 enable: ABCFG_Reg 0xC0 [14] = 0x0  Port 3 enable: ABCFG_Reg 0xC0 [15] = 0x0  3 RCIND_Reg 0x65 [27:16] = 0x000  4 Use attached table (section 5.20.2) to enable RX/TX pads. Set corresponding bits to 0 to			Release hold_training for port with hot plugged device.  Re-enable PLL and TX/RX impedance calibration pads.  Enable TX and RX pads' power for hot plugged GPP ports.			
			bits to 0 to				
	5	enable pads.  Delay 200 us.					
The following nee		programmed for the	GPP port after the	he associated d	evice is h	not unpluaged	
Bolton All Revs	1	RCINDP_Reg 0xA	-	Enable reconfig			
	2	RCINDP_Reg 0xA		Initiate link reco			
	3 Disable GPP port with der unplugged:  Port 0 disable: ABCFG_Reg 0xC0 [12] =  Port 1 disable: ABCFG_Reg 0xC0 [13] =  Port 2 disable: ABCFG_Reg 0xC0 [14] =  Port 3 disable:		0 [12] = 0x1 0 [13] = 0x1 0 [14] = 0x1	Assert hold_tra	ining for	port with device hot unplugged.	
	А	ABCFG_Reg 0xC0		Disable recent	auration :	from I 1	
	4	RCINDP_Reg 0xA		Disable reconfi			
	5	Use attached table 5.20.2) to disable F Set corresponding disable pads.	Disable TX and RX pads' power for hot-unplugged GPP ports.				
SATA USE	SMI	BUS PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP	PM PM	REG A-LINK X	I/O REG	XIOAPIC		sections check-marked in the Bolton Register Reference Guide	

# 5.20.2 GPP Power Saving – RX/TX Pads Power Up/Down Mapping Table

GPP Port	GPP Lane Configuration		0x65 [15:0] bits CINDP_Reg 0x50[0]
		0 : normal	1 : reversed
0	1:1:1:1	0, 8	3, 11
	2:1:1	0-1, 8-9	2-3, 10-11
	2:2	0-1, 8-9	2-3, 10-11
	4:0	0-3, 8-11	0-3, 8-11
1	1:1:1:1	1, 9	2, 10
	2:1:1	2, 10	1, 9
	2:2	2-3, 10-11	0-1, 8-9
	4:0	n/a	n/a
2	1:1:1:1	2, 10	1, 9
	2:1:1	3, 11	0, 8
	2:2	n/a	n/a
	4:0	n/a	n/a
3	1:1:1:1	3, 11	0, 8
	2:1:1	n/a	n/a
	2:2	n/a	n/a
	4:0	n/a	n/a

# **5.21 GPP Gen2 Speed Change**

ASIC Rev	Re	egister Setti	ngs		Fund	ction/Comment		
Bolton All Revs.	If (Allow Gen2) (Gen2 is ena (GPP port is	bled) Af	ND ND		GPP por	use setting, Gen2's CMOS setting t is enabled, then proceed to Gen2.		
	Step 1: PCIe_Cfg 0x88 Step 2:	3 [3:0] = 0x2		Set Target Linl 5.0 GT/s.	k Speed ii	n Link Control 2 register to		
	RCINDP_Reg	0xA4[0] = 0x	<b>r</b> 1	Enable PCIe®	Gen2.			
	Step 3: RCINDP_Reg	0xA2 [13] = 0	)x0	Disable PCle 2	2.0 define	d link width change feature.		
	Step 4: RCINDP_Reg	0xC0 [15] = (	0x0	Disable RC auto speed negotiation.				
	Step 5: RCINDP_Reg 0xA4 [29] = 0x1  If (GPP Compliance Pattern Mode disabled				Allow upstream component to automatically initiate multiple speed changes.			
					If GPP is NOT in compliance pattern testing mode, proceed with auto speed downgrade if device cannot enter Gen2.			
	Step 6: Poll for RCIND every 400 us fo If timed out, pro	or maximum		If Gen2 is enabled and link fails to enter L0, then program link to Gen1 speed.				
	Step 7: PCIe_Cfg 0x88	3 [3:0] = 0x1		Set PCIe config space target link speed to Gen1.				
	Step 8: RCINDP_Reg	0xA4 [0] = 0x	κ0	Disable Gen2.				
	Step 9: RCINDP_Reg	0xA2 [13] = 0	)x1	Disable link up configuration.				
						be programmed for each enabled		
					PCIe_Cfg 0x88 is standard PCI configuration space. BIOS will need to program all the GPP ports based on the GPP port configuration.			
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI	PM REG	A-LINK X	I/O REG	XIOAPIC		sections check-marked in the Bolton Register Reference		
						Guide		

# 6 PCIB (PCI-bridge, bus-0, dev-20, fun-04)

# 6.1 PCI-bridge Subtractive Decode

	ASIC F	REV	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs PCIB_PCI_Config 0x40 [5] = 1 PCIB_PCI_Config 0x4B [7] = 1					Enable the PCI-bridge subtractive decode. This setting is strongly recommended since it supports some legacy PCI add-on cards.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
		002			115 710510		X	sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guide	

# 6.2 PCI-bridge Upstream Dual Address Window

	ASIC F	REV	R	egister Setti	ngs	Function/Comment			
Е	Solton All	ton All Revs PCIB_PCI_Config 0x50 [0] = 1			PCI-bridge upstream dual address window. This setting is applicable if the system memory is more than 4GB, and the PCI devices can support dual address access.				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	Х	sections check-marked in Bolton Register Reference Guide	
								Guide	

### 6.3 One-Channel Mode

	ASIC F	REV	R	egister Setti	ngs	Function/Comment			
Е	= = 5 1 1				] = 1	Enable One-Channel Mode for upstream read.  Note: This setting is mandatory.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	Х	sections check-marked in Bolton Register Reference Guide	
								Guide	

# 6.4 CLKRUN#

	ASIC F	REV	R	egister Setti	ngs	Function/Comment			
	Bolton All Revs PCIB_PCI_Config 0x4C [31:0] = 0x9				1:0] = 0x9	This is an optional power saving feature. It programs the value into the register for the proper operation of CLKRUN#.  Note: CLKRUN# function needs to be turned on in order to allow internal A-Link clock gating.			
	Bolton All I	Revs	PCIB_PCI_Co	nfig 0x64 [15	i] = 1	This bit should be set to 1 for the proper operation of CLKRUN#.			
Ī									
ı	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
							Х	sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	

# 6.5 PCI Bus GNT3#

	ASIC I	REV	R	egister Setti	ngs		Fun	ction/Comment
I	PCI GNT3	# function	on is not enable	ed by default.	If PCI GNT3# is	used at system	level, the	following programming is required.
E	Bolton All Revs PCIB_PCI_Config 0x64 [25] = 1				5] = 1	Enable PCI bus GNT3#. GNT3# pin is multi-function IO. Enabling this pin is board design specific.		
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	X	Sections check-marked in Bolton Register Reference Guide
								Guide

# **7 USB Controllers**

# 7.1 Device Mapping of OHCI, EHCI, and XHCI Controllers

#### 7.1.1 Device List for Bolton

Device List	Function/Comment
Bus-0, dev-18, fun-0	USB1, OHCI
Bus-0, dev-18, fun-2	USB1, EHCI
Bus-0, dev-19, fun-0	USB2, OHCI
Bus-0, dev-19, fun-2	USB2, EHCI
Bus-0, dev-16, fun-0	XHCI0
Bus-0, dev-16, fun-1	XHCI1
Bus-0, dev-20, fun-5	USB4, OHCI

# 7.2 Enabling USB Controllers

Programming of USB memory mapped registers is done by using the offset from:

- EHCI BAR address = EHCI\_PCI\_Config 0x10 [31:8]
- EHCI\_EOR is the EHCI operation register = EHCI\_BAR + 0x20

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment				
	OHCI / EHCI controllers are enabled by default. If all the USB ports on any of these controllers are not used, then the controller can be disabled to minimize power consumption. Writing 0 to the responsible register will disable the controller.									
Вс	lton All I	Revs	PM_IO 0xEF [	0] = 1 (defau	lt)	Enable USB1	(bus-0, de	ev-18, fun-0) OHCI controller.		
			PM_IO 0xEF [	1] = 1 (defau	lt)	Enable USB1	(bus-0, de	ev-18, fun-2) EHCl controller.		
			PM_IO 0xEF [2] = 1 (default)			Enable USB2	Enable USB2 (bus-0, dev-19, fun-0) OHCl controller.			
			PM_IO 0xEF [3] = 1 (default)			Enable USB2 (bus-0, dev-19, fun-2) EHCl controller.				
			PM_IO 0xEF [	6] = 1 (defau	lt)	Enable USB4 (bus-0, dev-20, fun-5) OHCl controller.				
Вс	lton All I	Revs	ACPI_USB3.0	_Reg 0x00 [0	0] = 1	Enable XHCI0 controller (bus-0, dev-16, fun-0)				
			ACPI_USB3.0	_Reg 0x00 [1	1] =1	Enable XHCI1 controller (bus-0, dev-16, fun-1)				
			0.115.110							
╽┢	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI		ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Sections check-marked in Bolton Register Reference		
			Х					Guide		

# 7.3 USB S4/S5 Wake-up or PHY Power-down Support

ASIC R	lev	R	egister Setti	ngs	Function/Comment			
Bolton All R	Bolton All Revs Option-1: PM_IO 0xF0 [0] = 1				Option 1: USB Wake from S5 not supported on the platform When the USB power rails USB PHY PLL, USB PHY core power and USB PHY DLL are connected to S0-S3 power, set the bit to 1 to disable the USB S4/S5 wakeup function			
	Option-2: PM_IO 0xF0 [0] = 0				When the USE power and US	B power ra B PHY DL	corted on the platform ils USB PHY PLL, USB PHY core LL are connected to S5 power, set USB S4/S5 wakeup function	
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	C ACPI PM REG UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide			
		Х						

#### 7.4 **USB PHY Auto-Calibration Setting**

	ASIC Rev Register Settings			ngs	Function/Comment			
Bolton All Revs		Revs	EHCI_BAR 0xC0 = 0x00020F00			Enable the USB PHY auto calibration resistor to match 45 ohm resistance.		
	SATA USE		SMBUS	PATA	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
								Guide

#### **USB Reset Sequence** 7.5

ASIC Rev Register Settings			Function/Comment				
Bolton All Revs					Enable the USB controller to get reset by any software that generates a PCIRst# condition. However, this bit should be cleared before a software generated reset condition occurs during S3 resume, so that the USB controller will not lose the connection status during the S3 resume procedure. The software generated PCIRst# conditions include Keyboard Reset, or write to the IO-CF9 register.		
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
JAIA	000	OWIDOO	IAIA	TID AUDIO	LIC	1 01	sections check-marked in
RTC ACP		PM_REG UMI/PCIe I/O REG BRIDGES		XIOAPIC		Bolton Register Reference	
		X					Guide

#### **7.6 USB Advanced Sleep Control**

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment			
В	Bolton All Revs		PM_IO 0xF0 [10:8] = 0x3			Enable the USB EHCI controller advance sleep mode function to improve power saving.			
	SATA USE		SMBUS PATA		HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
			х					Guide	

# 7.7 USB Delay UMI L1 State

ASIC F	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All Revs ABCFG_Reg 0x90 [16] = 1					Enable the feature in AB module to block UMI link from entering L1 state when USB controllers indicate active bus condition.			
EHCI_PCI_Config 0x54 [0] = 1				= 1	Set this bit to enable EHCI indication on bus activity.			
					_		16] set but EHCI bit not set, only e the L1 state blocking.	
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
SAIA	X	SWIDUS	FAIA	HD AUDIO	LFC	FUI	sections check-marked in	
RTC AĈPI		PM REG	Bridges		XIOAPIC		Bolton Register Reference Guide	
			Х				0.000	

# 7.8 USB 2.0 Ports Driving Strength

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	Step 1a:	
	For any USB port that needs to be enabled,	
	program the drive strength / slew rate	
	values:	
	EHCI_BAR 0xB4 [1:0] = {see note (b) }	HSADJ to set the driving strength value.
	EHCI_BAR 0xB4 [2] = {see note (d)}	HSADJ to set the slew rate.
	EHCI_BAR 0xB4 [12] = 1 ("Vload")	
	EHCI_BAR 0xB4 [16:13] = {see note (c)}	Select the Port# to load the HSADJ value to.
	EHCI_BAR 0xB4 [9:7] = 3'b000	
	Step 1b	
	EHCI_BAR 0xB4 [12] = 0 ("Vloadb")	Set Vloadb to load the value for the selected port.
	Step 2:	
	After programming the HSADJ drive	
	strength / slew rate, set Vloadk to '1'	
	EHCI_BAR 0xB4 [12] = 1	Set to '1' to lock PHY UTMI Control interface.
	Step 3:	
	EHCI_BAR 0xC4 [11:8] = 0x02	Adjust IREFADJ value
	EHCI_BAR 0XC0[15:8] = 0X0F	Adjust NewCalBus value

#### Notes:

#### For Step 1:

a) Depending on trace length and routing, adjust the driving strength to compensate for longer and shorter traces. The driving strength is on a per port basis. The port that needs to be adjusted must be selected by programming the Port Number field of the UTMI control register: i.e., bits [16:13] of EHCI\_BAR offset B4h as shown in (b) below, where EHCI\_BAR 0xB4 = EHCI\_EOR 0x94 (UTMI control register).

b) EHCI\_BAR 0xB4[1:0] (HSADJ)

		Bolton All Revs		
HSADJ [1:0]	00	01	10	11
H3AD3 [1.0]	0%	+7.5%	+15%	+22.5%

Trace Length	Suggested Value
(Short) < 5"	HSADJ [1:0] = 00 (0%)
(Medium) < 12"	HSADJ [1:0] = 01 (+7.5%)
(Long) > 12"	HSADJ [1:0] = 10 (+15%)

c) EHCI\_BAR 0xB4[16:13] (port number)

EHCI Device 18 and Device 19							
Bits[16:13]	Bits[16:13] 0000 0001 0010 0011 0100 0110 ~ 1111						
Port Number 0 1 2 3 4 reserved							

d) Set the slew rate: EHCI\_BAR 0xB4[2] (HSADJ)

For short traces (< 5"), set HSADJ [2] to 1.

For traces = or > 5", leave the value at power up default setting of 0.

Trace Length	Required Value	Comment
(Short) < 5"	HSADJ [2] = 1	Select slow slew rate
(Medium) < 12"	HSADJ [2] = 0	Select normal slew rate (power up default)
(Long) > 12"	HSADJ [2] = 0	Select normal slew rate (power up default)

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
							Guide

# 7.9 EHCI In and Out Data Packet FIFO Threshold

	ASIC I	Rev	R	egister Setti	ngs		Fun	ction/Comment	
Е	Bolton All Revs		EHCI_BAR 0x	A4 = 0x0040	0040	IN/OUT data packet FIFO threshold for EHCI controllers. FIFO threshold setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	•	X		. , , , , ,				sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Calac	

### 7.10 OHCI MSI Function

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All Revs		OHCI_PCI_Co	onfig 0x40 [8]	= 1	Disable OHCI MSI function. For normal operation, the MSI function must be disabled by setting bit [8] in all [enabled] OHCI controllers as defined in section 7.2			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	JAIA	X	SINIBUS	FAIA	HD AUDIO	LFC	FUI	sections check-marked in	
	RTC ACPI		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guide	

# 7.11 EHCI MSI Function

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All Revs		EHCI_PCI_Co	onfig 0x50 [6]	= 1	Disables EHCI MSI function. For normal operation, the MSI function must be disabled by setting bit [6] in all [enabled] EHCI controllers as defined in section 7.2.			
	SATA USB		SMBUS	SMBUS PATA HD AUDIO		LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
							I		

### 7.12 USB SMI Handshake

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs		OHCI_PCI_Co	onfig 0x50 [12	2] = 0	Enable SMI handshake between USB and ACPI. The setting must be programmed in all [enabled] OHCI controllers as defined in section 7.2.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	OATA	X	CIVIDOC	IAIA	TID AUDIO	210	1 01	sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guido	

#### 7.13 **EHCI Async Park Control**

ASIC Rev	R	egister Setti	ngs		Fun	ction/Comment		
Bolton All Revs	EHCI_PCI_Co	onfig 0x50 [11	:8] = 0x1			park mode for IN transfers when bled by the host driver.		
	EHCI_PCI_Co	onfig 0x50 [15	i:12] = 0x1	Enable advanced async park mode for OUT transfers when async park mode is enabled by the host driver.				
	EHCI_PCI_Co	onfig 0x50 [17	] = 0x1	Enable async park cache control.				
				The settings must be programmed in all [enabled] EHCI controllers as defined in section 7.2.				
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC		sections check-marked in		
KIC ACPI	FIVIREG		I/O REG	AIGAPIC		Bolton Register Reference		
		Bridges				Guide		

# 7.14 Extend InterPacket Gap

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment			
I	Bolton All Revs		EHC	CI_PCI_Confi	g 0x50 [21] =	= 1	Enable extension of interpacket gap in PIE Idle state.			
							The setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2.			
	SATA US		B SMBUS PATA HD AUDIO			HD AUDIO	LPC	PCI	For register details refer to the	
	RTC AC		PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
									Guide	

# 7.15 Empty List Mode

ASIC	Rev		Reg	ister Setting	s	Function/Comment		
Bolton All Revs		EHC	I_PCI_Confi	g 0x54 [3] =	1	Enable empty list mode.		
						The setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2.		
SATA	US	В	B SMBUS PATA		HD AUDIO	LPC	PCI	For register details refer to the
	Х							sections check-marked in
RTC AC		PI PM REG UMI/PCIe Bridges		I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guide

# 7.16 L1 Early Exit

ASIC R	Rev		Regi	ister Setting	s	Function/Comment			
Bolton All R	olton All Revs EHCI_PCI_Config 0x54 [6:5] = 0x3				= 0x3	Enable 'L1 Early Exit' functionality.			
	E	≣HC	I_PCI_Confi	g 0x54 [9:7]	= 0x4	The setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2.			
	C	OHC	I_PCI_Confi	ig 0x80 [0] =	1	The setting must be programmed in all [enabled] OHCI controllers as defined in section 7.2.			
SATA	USE	3	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	Х							sections check-marked in	
RTC AC		CPI PM REG		UMI/PCIe I/O REG Bridges		XIOAPIC		Bolton Register Reference	
			•					Guide	

# 7.17 EHCI PING Response Fix Enable

Reg	ister Setting	s		Fun	ction/Comment
EHCI_PCI_Confi	ig 0x54 [1] =	1	Enable PING F	Response fi	x.
			Whenever a packet response like ACK, NAK is corrupted inside the PHY (due to bad SI), the MAC layer is supported to compare the lower and upper nibble and discard it. But logic was only looking at lower nibble to decide the type response. The fix checks both upper nibble and lower nithe response byte to decide upon the response type.  The setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2.		
	PATA	HD AUDIO	LPC	PCI	For register details refer to the
CPI PM REG UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide	
	EHCI_PCI_Confi	EHCI_PCI_Config 0x54 [1] =  SB SMBUS PATA  (C) PM REG UMI/PCIE	CPI PM REG UMI/PCIe I/O REG	EHCI_PCI_Config 0x54 [1] = 1  Enable PING F  Whenever a painside the PHY compare the lo logic was only response. The the response b  The setting mu controllers as of	EHCI_PCI_Config 0x54 [1] = 1  Enable PING Response fi  Whenever a packet respo inside the PHY (due to ba compare the lower and up logic was only looking at le response. The fix checks i the response byte to decid  The setting must be progr controllers as defined in s  BB SMBUS PATA HD AUDIO LPC PCI  CPI PM REG UMI/PCIE I/O REG XIOAPIC

#### **7.18 EHCI Async Stop Enhancement**

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Boltor	n All F	Revs	EHCI_PCI_Co	onfig 0x50 [29	9] = 1	Enable EHCI async stop enhancement.			
						Some software does not clear run/stop before clearing async-enable, and EHCI may take a long period of time to respond to the command. By enabling the enhancement, EHCI can respond to the command right after the completion of the current descriptor process.  The setting must be programmed in all [enabled] EHCI controllers as defined in section 7.2.			
SA	ATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
R	тс	X ACPI	PM REG	UMI/PCIe Bridges	VO REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	

#### 7.19 **Synchronize OHCI SOF**

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment		
E	Bolton All Revs		OHC	I_PCI_Conf	ig 0x52 [3] =	1	Enable OHCI SOF Synchronization.  The setting must be programmed in all [enabled] OHCI		
							controllers as	defined in s	rection 7.2
	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
		Х							sections check-marked in
	RTC AC		PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
l									Guide

#### **OHCI Periodic List Advance 7.20**

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment			
E	Bolton All Revs		OHO	CI_PCI_Conf	ig 0x52 [4] =	1	Enable OHCI Periodic List Advance.  The setting must be programmed in all [enabled] OHCI controllers as defined in section 7.2.			
	SATA US		В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	<b>0</b> , 11, 1	Х		0200		112710210		. 0.	sections check-marked in	
	RTC AC		PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
									Guide	

### 7.21 OHCI Arbiter Mode

	ASIC F	Rev	Reg	ister Setting	ıs		Fund	ction/Comment	
Вс	olton All F	fro a) b) c)	ep 1 (wheneve m S3/S4/S5): Set ACPI PMI Wait for < 1 m Set ACPI PMI ep 2: OHCI_PCI_CG	O 0xD3 [4] = icro second O 0xD3 [4] =	0	Set OHCI Arbiter Mode.  The setting must be programmed in all [enabled] OHCI controllers as defined in section 7.2			
		b)	OHCI_PCI_C	onfig 0x80 [8]	] = 1				
	SATA USB SMBUS PATA HD AUDIO					LPC	PCI	For register details refer to the	
	X					sections check-marked in			
	RTC AC		PM REG	UMI/PCIe I/O REG Bridges		XIOAPIC		Bolton Register Reference Guide	
L								Guide	

# 7.22 USB 2.0 Global Clock Gating

Α	ASIC Rev	,	Reg	ister Setting	s	Function/Comment				
Boltor	n All Rev		_IO 0xF0[12]			Enable Global Clock Gating.				
	PM_IO 0xFO[13] = 1 EHCI_BAR 0xBC [12] = 1 EHCI_BAR 0xBC [14] = 1					EHCI_BAR 0xBC[12] is 1 by default. The settings must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
	OHCI_PCI_Config 0 OHCI_PCI_Config 0					The settings m		rammed for all [enabled] OHCI ection 7.2		
64	ATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
37	NIA .	X	SWIDOS	1 717	TID AUDIO	Li C	1 01	sections check-marked in		
R	RTC AC		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide		
	X					Guide				

# 7.23 USB 1.1 Full-Speed False CRC Errors Detected - CDR Logic Enhancement

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment				
E	Bolton All I	Revs	OHO	CI_PCI_Conf	ig 0x80 [10] =	= 1	Set this bit to 1 to allow for proper USB CDR functionality This setting must be programmed for all [enabled] OHCI controllers as defined in <i>section 7.2</i> .				
	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	AC	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

# 7.24 Allow LS Devices to Wake up System from Sx states when EHCI Owns the Port

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment				
E	Bolton All I	Revs	EHC	CI_PCI_Confi	g 0x54 [4] =	1	Enable wake from S states for LS devices. This setting must be programmed for all [enabled] EHCl controllers as defined in section 7.2.				
	SATA		SB SMBUS PATA HD AUDIO				LPC	PCI	For register details refer to the		
	RTC	AC		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
									Guide		

# 7.25 Fix for Long Read Latency Delays during Frame List Read by EHCI Controller Causing Malfunction

	ASIC I	Rev	Reg	ister Setting	ıs	Function/Comment				
E	Bolton All F	Revs EH	ICI_PCI_Confi	ig 0x54 [15] =	= 1	When set to 1, the USB controller will properly process the USB Periodic Frame List that has next QHeader pointer = null and T bit field set to 1.  These settings must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	X ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC		sections check-marked in		
				Bridges				Bolton Register Reference Guide		

### 7.26 Fix for EHCI's BLM Data Cache Issue

	ASIC Rev Register Settings						Function/Comment				
				CI_PCI_Confi CI_PCI_Confi			Set these bits to allow USB controller to cache with the address in second page when DMA read access crosses a 4KB boundary.  These settings must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
		Х	(						sections check-marked in		
	RTC AC		PI	PM REG	UMI/PCIe Bridges	I/O REG			Bolton Register Reference Guide		
I					Guide						

### 7.27 Fix for OHCI Arbiter Issue

	ASIC Rev Register Settings						Function/Comment				
	Solton All Revs		PM_	Reg 0xED [2	2] = 1		Set to open OHCl arbiter req (open OHCl PCl 0x80 [8, 5:4]) and grant fix.  This setting must be programmed for all [enabled] OHCl controllers as defined in section 7.2.				
	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	AC	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
l	X					Guide					

### 7.28 Enhancement for USB Device Detection

	ASIC	Rev		Reg	ister Setting	ıs	Function/Comment				
	Bolton All I	Revs	EHC	CI_PCI_Confi	ig 0x54 [18] =	= 1	Increase reliability of device detection in less than ideal SI condition on D+/D- lines. This setting must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC AC		PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	sections check-marked in Bolton Register Reference Guide			
L											

#### 7.29 Frame Babble Enhancement

	ASIC Rev Register Settings						Function/Comment				
В			EHCI_PCI_Config 0x54 [19] = 1				When this bit is set, the EHCl controller will disable only the USB port that has detected the Babble error condition. All othe ports will remain in their prior state.  This setting must be programmed for all [enabled] EHCl controllers as defined in section 7.2.				
	SATA	US		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	AC		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

### 7.30 EHCI Controller Data Babble to CRC Conversion Feature Disable

ASIC Rev Register Settings							Function/Comment				
В	olton All I	Revs	EHC	I_BAR 0xB0	[5] = 1		By setting this bit, the data babble packets will not be retried infinitely.  The setting must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
I	SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
		Х	(						sections check-marked in		
	RTC	AC	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide		
									Guide		

# 7.31 EHCI Controller Micro-Frame Counter Sync Enhancement

ASIC	Rev	Reg	ister Setting	ıs	Function/Comment				
Bolton All I	Revs EH	CI_PCI_Confi	ig 0x54 [11] =	= 1	When this bit is set, the EHCI controller scheduler will function correctly when the following condition is encountered: "only Periodic Schedule is enabled by the driver with the controller in the RUN state".  This setting must be programmed for all [enabled] EHCI controllers as defined in section 7.2.				
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		

# 7.32 OHCI Packet Buffer Threshold Settings

	ASIC Rev Register Settings						Function/Comment				
E	Bolton All F	Revs	OHO	CI_PCI_Conf	ig 0x52[7 :6]	= 11b	Set the optimal packet buffer threshold to accommodate longe latency of downstream data.  This setting must be programmed for all [enabled] OHCI controllers as defined in section 7.2.				
	SATA	US	SB SMBUS PATA			HD AUDIO	LPC	PCI	For register details refer to the		
		Х							sections check-marked in		
	RTC AC		CPI PM REG UMI/PCIe I/O REG Bridges		I/O REG	XIOAPIC Bolton Register Reference		Bolton Register Reference Guide			
									Guide		

# 7.33 EHCI Frame List Processing Enhancement

ASIC	Rev	Reg	ister Setting	ıs		Fun	ction/Comment
Bolton All	Revs E	EHCI_PCI_Confi	g 0x54[21] =	1	enough time le	eft to fetch to ust be prog	SB controller will check if there is the next framelist within a uFrame. rammed for all [enabled] EHCI section 7.2.
SATA	USE	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	X ACP	I PM REG	UMI/PCIe	I/O REG	XIOAPIC		sections check-marked in
KIC	ACI	INIKEG	Bridges	I/O REG	AIGAFIC		Bolton Register Reference Guide

# 7.34 Speed Field Enhancement

ASIC	Rev		Reg	ister Setting	ıs		Fun	ction/Comment
Bolton All	Revs	EHCI	I_PCI_Confi	g 0x54[24] =	1	S filed bit of sta	art split trar ust be prog	et, the USB controller will update the isaction with the correct status of the rammed for all [enabled] EHCI section 7.2.
SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	AC	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide

### 7.35 Save Status of EHCI/OHCI Connect/Disconnect in S3

ASIC Rev		Reg	ister Setting	ıs		Fun	ction/Comment
Bolton All Revs	PM <sub>-</sub>	_IO 0xF4 [0] =	= 1		the status of an controller is in controller will u	ny connect/ S3 sleep st update the c e drive is in	SB EHCI/OHCI controller will save disconnect transactions while the ate. On subsequent wake event, the driver with the pending status sync with the device status changes eep state.
SATA U	SB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC A	СРІ	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
		X					<b></b>

# 7.36 ISO Device CRC False Error Detection

ASIC Rev		Register Settin	gs		Fun	action/Comment
For all USB por	ts that are sup	ported within ea	ch EHCI contro	oller, the follow	ing sequenc	e should be applied.
Bolton All Revs  Note (a):	EHCI_BAR EHCI_BAR EHCI_BAR EHCI_BAR Step 2 EHCI_BAR Step 3	0xB4[16:13] = P 0xB4[9:7] = 'b11 0xB4 [2:0] = 'b10 0xB4[12] = 'b1 0xB4[12] = 'b0 0xB4[12] = 'b1	1	Enter Port # Select group		table in note (a) below
			EHCI Device	18 and 19		
Port Number	0000	0001	0010	0011	0100	0101~1111
	0	1	2	3	4	Reserved
SATA US	(		HD AUDIO	LPC XIOAPIC	PCI	For register details refer to the sections check-marked in Bolton Register Reference
						Guide

#### 7.37 EHCI Data Cache Enhancement

ASIC I	Rev		Regi	ster Setting	s		Fun	ction/Comment
Bolton All F	Revs	EHCI <u>.</u>	_PCI_Confi	g 0x54[20] =	1	prevents the contransaction.	ontroller fro flushes pre ust be prog	data cache logic enhancement. It om using cached data on page effetch cache on completion of the grammed for all [enabled] EHCI section 7.2.
SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	Х							sections check-marked in
RTC	ACI	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
				•				Guide

### 7.38 Unexpected Linux Driver TD Setup Causing EHCI to Hang

ASIC	Rev	Reg	gister Setting	js		Fund	ction/Comment
Bolton All I	Revs I	EHCI_PCI_Conf	fig 0x54[22] =	: 1	the controller i	n active run ust be progr	rammed for all [enabled] EHCI
SATA	USE	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	Х						sections check-marked in
RTC	ACF	PI PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
							Guide

# 7.39 Reset Connect Timer when Disconnecting

A	ASIC R	Rev	Regi	ister Setting	s		Fun	ction/Comment
Bolto	n All R	Revs EHC	CI_PCI_Confi	g 0x54[25] =	1	handle Connec	ct detection one clock ust be prog	rammed for all [enabled] EHCI
SA	ATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
R	тс	X ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide

# 7.40 EHCI\_PME Should Be Gated by PME Enable Bit

ASIC I	Rev		Reg	ister Setting	ıs		Fun	ction/Comment
Bolton All I				g 0x54[27] = g 0x50[0] = 1		PME condition	ns to be mas s must be pr	o enable enhancement for internal sked off with PME enable. rogrammed for all [enabled] EHCI ection 7.2.
SATA	US	В	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	AC	PI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
								33

### 7.41 EHCI Required to Support De-Linking Async Active QH

ASIC I	Rev	Reg	ister Setting	ıs		Fun	action/Comment
Bolton All I	Revs E	HCI_PCI_Confi	ig 0x54[28] =	1	Async QH is de of this cached	e-linked by QH. ust be prog	HCI controller detect if the cached software, and terminate the workload grammed for all [enabled] EHCI section 7.2.
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	Х						sections check-marked in
RTC	ACP	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide

#### 7.42 Enhance EHCI QTD with SOF

AS	C Rev		Reg	ister Setting	ıs		Fun	ction/Comment
Bolton A	All Revs	EHC	CI_PCI_Confi	g 0x54[29] =	1	reset to SOF w Async QH is d	vith LMU sta e-linked by ust be progr	ammed for all [enabled] EHCI
SAT	\ U	SB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	AC	CPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide

### 7.43 Enable Cycle-based ECHI PIE Handshake Ready

	ASIC	Rev		Reg	ister Setting	ıs		Fun	ction/Comment
	Bolton All I	Revs	EHC	CI_PCI_Confi	g 0x54[12] =	: 1'b1		ust be prog	PIE Handshake Ready rammed for all [enabled] EHCI rection 7.2.
ſ	SATA	US		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	RTC	AC	-	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
									Guide

### 7.44 Enhance EHCI/OHCI Resume/Disconnect Detection Timer

HCI_PCI_Conf			timer. This setting monocontrollers as	ust be progr defined in so	OHCI resume/disconnect detection rammed for all [enabled] OHCI ection 7.2.
			controllers as	defined in s	
SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
		PM REG UMI/PCIe	PM REG UMI/PCIe I/O REG	SMBUS PATA HD AUDIO LPC PM REG UMI/PCIe I/O REG XIOAPIC	PM REG UMI/PCIe I/O REG XIOAPIC

### 7.45 Enhance EHCI/OHCI Hold Resume

ASIC Rev Register Settings	Function/Comment
----------------------------	------------------

В	olton All I		ICI_PCI_Conf ICI_PCI_Conf				must be pro	OHCI hold resume ogrammed for all [enabled] OHCI ection 7.2.
	SATA RTC	X ACPI	SMBUS PM REG	PATA UMI/PCIe Bridges	HD AUDIO VO REG	LPC XIOAPIC	PCI	For register details refer to the sections check-marked in Bolton Register Reference Guide

### **8 USB xHCI Controllers**

Note: Not all Bolton variants support XHCI controller. Refer to individual data books for details.

#### 8.1 SMI Enable

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
В	Solton All I	Revs	ACPI_USB3.0	_Reg 0x00 [2	21] = 1	Enable xHCl SMI. bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
	SATA USB X RTC ACP		SMBUS	PATA	HD AUDIO	LPC PCI For register details refer to sections check-marked in			
			PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guide	

### 8.2 BLM Message Enable

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
В	Bolton All Revs PCI_IND_Reg 0x00 [26:24] = 0x7				= 0x7	Enable Interrupt, LTR, Error Messages. bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
N	Note: This register setting needs to be restored after all power				d after all power	state resumes.			
	SATA	USB	SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the	
		Х						sections check-marked in	
RTC ACP		ACPI	PM REG UMI/PCIe I/O REG Bridges		I/O REG	XIOAPIC		Bolton Register Reference Guide	
	Х							Guide	

# 8.3 USB 3.0 (SuperSpeed) PHY Configuration

ASIC Rev Register Settings							Function/Comment			
Bolton All Revs			ACPI_USB3.0	_Reg 0x90 [1	19:0] = 0xAAAAA	Set certain	Set certain parameters to tune USB 3.0 PHY.			
Note: ACPI_USB3. PCI_IND_Reg regis			_ 0 0	•	•	•		Reset and U3P_Phy_Reset to 0. 0.		
SA	TA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI		PM REG UMI/PCIe I/O REG X Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide				

### 8.4 USB 3.0 Reference Clock

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	MISC_REG 0x40 [4] = 0	Enable spread-spectrum reference clock.

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
							Guide

# 8.5 USB 3.0 Global Clock Gating

ASIC Rev		R	egister Setti	ngs		Fun	ction/Comment			
Bolton All Revs	А	.CPI_USB3.0	_Reg 0x00 [1	10] =0	ACPI_USB3.0_Reg 0x00[10]: 1= XHC_Reset; 0= XhcClkGateEn This bit is 1 by default.					
	ACPI_USB3.0_Reg 0x00 [24] =0						ACPI_USB3.0_Reg 0x00[24]: USB 3.0 B-Link Global Clock Gating Disable			
	ACPI_USB3.0_Reg 0x00 [25] =0				0= Enable; 1=	k Global ( Disable	0[25]: Clock Gating Disable Global Clock Gating are enabled by			
SATA U	SB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the			
	CPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	1.01	sections check-marked in Bolton Register Reference Guide			

# 8.6 xHCI Controller PCI Configuration Space "Read Only" Registers Write Lock Enable

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All Revs		PCI_IND_Reg	0x04 [8] = 1		This bit needs to be set to block writes to certain read-only registers in the PCI configuration space  bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
	SATA USB X RTC ACP		SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the	
			PM REG UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide		

# 8.7 xHCI USB 2.0 PHY Settings

ASIC Rev	Register Settings	Function/Comment						
The following setting	The following settings control the USB 2.0 PHY settings in XHCl controller. Same settings should be programmed for both							
XHCI controllers X	XHCI controllers XHCI device 16 Function 0 and Function 1							

Bolton All Revs	Step 1: For any USB port that needs to be enabled, program the drive strength / slew rate values: IND60_Reg: 00h [1:0] = {see note (b) } IND60_Reg: 00h [2] = {see note (d)} IND60_Reg: 00h [12] = 1 ("Vloadb") IND60_Reg: 00h [16:13] = { see note (c)} Step 2: Set VloadB to '0' to load the value for the selected port: IND60_Reg: 00h [12] = 0 Step 3: After programming the HSADJ drive strength / slew rate, set Vloadb to '1' IND60_Reg: 00h [12] = 1	HSADJ to set the driving strength value. HSADJ to set the slew rate. Set Vloadb to load the value for the selected port. Select the Port# to load the HSADJ value to.  Set VloadB to load the value for the selected port Set to '1' to lock PHY UTMI Control interface.
-----------------	---	--

Note: These register settings need to be restored after all power state resumes.

#### Notes:

#### For Step 1 (All Revs):

a) Depending on trace length and routing, adjust the driving strength to compensate for longer and shorter traces. The driving strength is on a per port basis. The port that needs to be adjusted must be selected by programming the Port Number field of the UTMI control register. UTMI Control register can be accessed from Indirect PCI index and Indirect PCI data index/data registers at PCI config space register offsets 48h/4Ch.

b) IND60\_Reg: 00h [1:0] (HSADJ)

Bolton All Revs						
HSADJ [1:0]	00	01	10	11		
HSADJ [1.0]	0%	+7.5%	+15%	+22.5%		

Trace Length	Required Value
(Short) < 5"	HSADJ [1:0] = 00 (0%)
(Medium) = 10"</td <td>HSADJ [1:0] = 01 = (+ 7.5%)</td>	HSADJ [1:0] = 01 = (+ 7.5%)

c) IND60\_Reg: 00h [16:13] (Port Number)

xHCl Device 16 Functio 0 and Function 1								
Bits [16:13]	Bits [16:13] 0000 0001 0010 ~ 1111							
Port Number	0	1	reserved					

d) Set the slew rate: IND60\_Reg: 00h [2] (HSADJ)

Trace Length	Required Value	Comment
(Short) < 5"	HSADJ [2] = 1	Select slow slew rate
(Medium) = 10"</td <td>HSADJ [2] = 0</td> <td>Select normal slew rate (power up default)</td>	HSADJ [2] = 0	Select normal slew rate (power up default)

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	Х						sections check-marked in
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	·	Bolton Register Reference Guide
							Guide

### 8.8 Allow Access to EHCI/OHCI Register through JTAG

	ASIC Rev Register Settings				ngs	Function/Comment			
В	Bolton All Revs PM_IO 0xF0 [17] = 1					Allow run time switching of JTAG control between xHCl and EHCl/OHCl controllers.			
	SATA	USB	SMBUS PATA HD AUDIO		LPC PCI For register details refer to the sections check-marked in		For register details refer to the		
	RTC ACPI		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		X						Guide	

# 8.9 USB PHY Suspend State Enhancement

	ASIC Rev Register Settings					Function/Comment			
В	olton All	Revs	PM_IO 0xF0 [14] = 1			Set the suspend signal going to USB 2.0 PHY to active state when no device is connected.			
	SATA	USB	B SMBUS PATA HD AUDIO		LPC	PCI	For register details refer to the		
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
	Х		<b>3</b>				Guide		

# 8.10 UMI Lane Configuration Information for xHCI Firmware to Calculate the Bandwidth for USB 3.0 ISOC Devices

	ASIC Rev Register Settings						Function/Comment			
Bolto	on All F		Step 1: Read Step 2: If (bits 1 and bits [25: ACPI_USB3.0	[19:16] = 2) 20] > 1) ther	or (bit[19:16] =	Settings to let the firmware know the available bandwidth on the UMI link which is used for calculating the bandwidth allocation for USB 3.0 ISOC devices.				
S	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
				1,7,1,7				sections check-marked in		
RTC ACP		ACPI	PM REG	REG UMI/PCle I/O REG Bridges		XIOAPIC		Bolton Register Reference		
	_	Х						Guide		

### 8.11 Fix for Incorrect Gated Signals in xhc\_to\_s5

	ASIC Rev Register Settings					Function/Comment			
В	Bolton All Revs		PM_Reg 0xF0 [16] = 1		Set this bit to 1 to allow xHCl related signals to be gate when the xHCl controller is in S3/S5 states.				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
			Х					Guide	

### 8.12 xHCI USB 2.0 PHY Clock Gating and Rise Time Configuration

ASIC Rev	Re	egister Setti	ngs		Fund	ction/Comment
Bolton All Revs	Step1: PCI IND60_I	Reg00h[16:1	3] = port	Configure USE Time.	32 PHY CI	ock Gating and Low-Speed Rise
	0000: port0 0001: port1			Programming steps 1-5 should be done for both controllers:bus-0, dev-16, fun-0 and bus-0, dev-16, fun-1		
	PCI IND60_I	Reg00h[12] = Reg00h[9:7] : Reg00h[6:0] :	•	Program for all IND60_Reg: 00	•	rts in each controller as set by = port #
	Step 2: Read IND60 set to 0	_Reg: 00h [1	7] to ensure it is			
	Step 3: PCI IND60_I	Reg00h[12] =	= 0;			
	Step 4: Read IND60 set to 0	_Reg: 00h [1	7] to ensure it is			
	Reg00h[12] =	= 1;				
Step 6: ACPI_USB3.0_REG 0xB4[23] = 1'b1						
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
						Guide

### 8.13 xHCI Clear Pending PME on Sx Entry

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	xHCI_PCI_ Config 0x54 [15] = 1 (on condition described in the comment column)	Clear XHCI PME status on bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1
		On entry into S3/S4 check if XHCI PME Status bit is set && ACPI Gevent Status bit is cleared, then clear XHCI PME Status bit. See Note below.

**Note:** If during an S3/S4 entry (with Wake from Sx state enabled), the XHCI controller receives a Wake event before the system shutdown into Sx state is completed, the XHCI controller PME status bit may remain set when the system enters into Sx state. This will prevent subsequent wake events from being propagated to the ACPI controller. The above setting will clear the pending PME that is not expected to be processed as the system enters into Sx state.

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
	Х						sections check-marked in
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
	Х						Guide

# 8.14 D3Cold ccu Sequencing Enhancement

ASIC Rev Register Settings				Function/Comment			
Bolton All Revs ACPI_USB3.0_REG 0x10[11] = 1 Enable design				Enable design	modificat	ions to D3Cold ccu sequencing	
SATA USB X RTC ACPI	SMBUS PM REG	PATA UMI/PCIe Bridges	HD AUDIO	LPC XIOAPIC	PCI	For register details refer to the sections check-marked in Bolton Register Reference Guide	

#### 8.15 **Set HCI Version to 1.0**

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All I	Revs	ACPI_USB3.0	)_REG 0x30[	15] = 1	Set the xHCl Host Controller Interface Version Numbe (HCIVERSION) to 1.0			
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
	Х							Guide	

#### 8.16 **xHCI 1.0 Sub-Features Supported**

ASIC Rev		Registe	r Settings		F	eature		Function/Comment
					Enabled	Disabled		
Bolton All	ACPI	_USB3.0_RE	EG 0x30[1] =	1	х		Block E	vent Interrupt Flag; [BEI]
Revs	ACPI	_USB3.0_RE	G 0x30[2] =	1	х		Force S	topped Event (FSE)
	ACPI	_USB3.0_RE	EG 0x30[3] =	1	х		Softwar	e LPM
	ACPI	_USB3.0_RE	EG 0x30[6] =	1	х		SKIP TI	RB IOC Event
	ACPI	_USB3.0_RE	G 0x30[7] =	1	х		Remove Capabil	e Secondary Bandwidth Domain Reporting ity.
	ACPI	_USB3.0_RE	G 0x30[8] =	1	х		Cold At	tach
	ACPI	_USB3.0_RE	G 0x30[9] =	1	х		EPState	e Update
	ACPI	_USB3.0_RE	G 0x30[10] =	: 1	х		Report	Event during SKIP on Missed Service Error
	ACPI	_USB3.0_RE	EG 0x30[11] =	: 1	х		Soft Re	try
	ACPI	_USB3.0_RE	G 0x30[12] =	: 1	х		U3 Exit	
	ACPI	_USB3.0_RE	EG 0x30[13] =	: 1	х		USB 3.0	) Link Command
	ACPI	_USB3.0_RE	EG 0x30[14] =	: 1	х		MSE Fr	ameID invalid
	ACPI	_USB3.0_RE	EG 0x30[16] =	: 1	х		Port Te	st Mode
	ACPI	_USB3.0_RE	G 0x30[24] =	: 1	х		SKIP_T	RB_IOC_EVT_LEN_MODE
	ACPI	_USB3.0_RE	EG 0x40[0] =	1	х		Miscella	neous Design Improvement
	ACPI	_USB3.0_Inc	d_REG 0x100	0[0] = 1	х		XHC De	ebug Capability
SATA	JSB X	SMBUS	PATA	HD A	AUDIO	LPC	PCI	For register details refer to the
RTC A	ACPI	PM REG	UMI/PCIe Bridges	1/0	REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide
	Х							

### 8.17 xHCI USB 2.0 Loopback RX SE0

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All I	Revs	ACPI_USB3.0 ACPI_USB3.0 ACPI_USB3.0	_ _REG 0x20[	14] = 1	Enable USB 2.0 loopback test SE0 detection.			
	SATA	USB	SMBUS PATA HD AU			LPC	PCI	For register details refer to the	
	0,11,1	X						sections check-marked in	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

#### 8.18 xHC S0 BLM Reset Mode

	ASIC	Rev	Register Settings			Function/Comment			
Е	olton All	Revs	ACPI_USB3.0	_REG 0xF2[	[3] = 1	Set xHC S0 BI	_M Reset	to the right mode.	
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
		Х						Guide	

# 8.19 Enhance xHC Ent\_Flag

	ASIC	Rev	R	egister Setti	ngs		Fund	ction/Comment
E	Bolton All Revs		ACPI_USB3.0_REG 0xB4[22] = 1			Enhance xHC		
	SATA	USB X ACPI	SMBUS PM REG	PATA UMI/PCIe	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in
	RIC	X	FIVI REG	Bridges	I/O REG	AIGAPIC		Bolton Register Reference Guide

### 8.20 Enhance TRB Pointer when both MSE and SKIP TRB IOC EVT Open

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Solton All F	Revs	ACPI_USB3.0	)_REG 0x30[	17] = 1	Enhance TRB Pointer when both MSE and SKIP TRB IOC evt are open.			
	SATA USB		SMBUS PATA HD AUDIO		HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

### 8.21 LPM Broadcast Disable

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	ACPI_USB3.0_REG 0x30[18] = 1	Disable LPM Broadcast

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
	Х		Bridges				Guide

#### 8.22 Enhance xHC FS/LS Connect

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All I	Revs	ACPI_USB3.0_REG 0xB4[24] = 1			Enhance xHC FS/LS Connect.			
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
		Х		gee				Guide	

# 8.23 Enhance xHC ISOCH td\_cmp

	ASIC	Rev	R	egister Setti	ngs		Fund	ction/Comment
Е	Bolton All Revs		ACPI_USB3.0_REG 0xB4[25] = 1			Enhance xHC ISOCH td_cmp.		
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference
		Х						Guide

#### 8.24 LPM Clock 5us Select

	ASIC	Rev	Register Settings			Function/Comment			
В	olton All I	Revs	ACPI_USB3.0	_REG 0x24[	8] = 1	Enhance LPM	Clock 5us	S.	
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
		Х						Guide	

### 8.25 Enhance DPP ERR as XactErr

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	olton All Revs		ACPI_USB3.0_REG 0x24[9] = 1			Enhance DPP ERR as XactErr.			
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
	Х							Guide	

#### **8.26** Enhance U2IF PME Enable

	ASIC	Rev	R	egister Setti	ngs	Function/Comment		
E	Bolton All	Revs	ACPI_USB3.0	_REG 0x24[	10] = 1	Enhance U2IF PME Enable.		
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
		Х						Guide

#### 8.27 Enhance U2IF S3 Disconnect Detection

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All I	Revs	ACPI_USB3.0	)_REG 0x24[	[12] = 1	Enhance U2IF S3 Disconnect detection.			
	SATA	USB	SMBUS	PATA HD AUDIO	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC ACPI		PM REG UMI/PCIe I/O R Bridges		I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
								Guide	

# 8.28 Stream Error Handling

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All I	Revs	ACPI_USB3.0 ACPI_USB3.0 ACPI_USB3.0	_ _REG 0x30[	21] = 1	Enhance Strea	am Error H	Handling.	
	SATA USB X RTC ACP		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
			PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		Х						Guide	

#### 8.29 FLA Deassert

	ASIC	Rev	R	egister Setti	ngs	Function/Comment		
E	Bolton All Revs		ACPI_USB3.0	_REG 0x30[	23] = 1	Enable FLA De	eassert.	
	SATA	USB Y	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference
		Х						Guide

### 8.30 LPM Ctrl Improvement

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	ACPI_USB3.0_REG 0x30[27] = 1	Enable LPM Ctrl improvement.

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
	Х		Bridges				Guide

#### **8.31** Enhance Resume after Disconnect

	ASIC Rev		R	egister Setti	ngs	Function/Comment		
E	Bolton All I	Revs	ACPI_USB3.0	)_REG 0x98[	[30] = 1	Enhance resume after disconnect En.		
	SATA	USB	SMBUS	РАТА	HD AUDIO	LPC	PCI	For register details refer to the
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
		Х						Guide

### 8.32 Enhance SS HD Detected on Plug-in during S3

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	olton All I	Revs	ACPI_USB3.0	_REG 0x98[	31] = 1	Enhance SS HD Detected on Plug-in during S3			
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

# 8.33 Frame Babble Reporting

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
В	Solton All I	Revs	ACPI_USB3.0	D_REG 0xB4	[27] = 1	Enable Frame Babble Reporting.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
		Х		g				Guide	

### 8.34 DCP Halt RSTSM OFF

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Solton All I	Revs	ACPI_USB3.0	)_Ind_REG 0	0x100[1] = 1	When set to 1,	ate machine in halt condition. A sub-state machine won't be reset sitive edge of HIT/HOT.		
	SATA USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		Х						Guide	

#### 8.35 Enable DCP DPH Check

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Solton All Revs		ACPI_USB3.0	)_Ind_REG_	0x100[2] = 1	Set to 1 to let HSP check if a DPH comes before data buffer is ready and then be treated as invalid DPH by data buffer controller.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		Х						Guide	

#### 8.36 DCP LTSSM Inactive to Rxdetect

		on/Comment	ngs	Rev	ASIC			
		tive to Rxdetect.	0x120[3] = 1	Revs	Bolton All I			
Sections check-marked in	the	or register details refer to the ections check-marked in	PCI				Х	
RTC ACPI PM REG UMI/PCIe I/O REG XIOAPIC Bolton Register Reference Guide				XIOAPIC	I/O REG	 PM REG	АСРІ	RIC

#### 8.37 Enhance DCP EP State

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
В	Bolton All Revs		ACPI_USB3.0_Ind_REG_ 0x100[21] = 1			Set to 1 to clear EP state to DISABLE when DCR is cleared.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

# 8.38 DCP Remote Wakeup Capable

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All I	Revs	ACPI_USB3.0	_Ind_REG 0	)x128[0] = 1	Enable DCP Remote Wakeup Capable.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
		Х						Guide	

# 8.39 Enhance SS HS Detection during S3

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	ACPI_USB3.0_Ind_REG_ 0x48[1] = 1	Set to 1 to enhance SS HS detection during S3.

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
	Х						Guide

#### 8.40 Enhance U1 Timer

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All F	Revs	ACPI_USB3.0_Ind REG_ 0x48[14] = 1			Set to 1 to shorten U1 exit response time.			
	SATA	X ACPI	SMBUS PM REG	PATA UMI/PCIe	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RIC	X	PWIREG	Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	

# 8.41 Enhance LPM U2Entry State

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs		ACPI_USB3.0_REG 0x24[17] = 1			Enhance LPM U2Entry state.			
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

#### 8.42 Enhance SSIF PME

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	olton All I	Revs	ACPI_USB3.0_REG 0x24[15] = 1 ACPI_USB3.0_REG 0x24[14] = 1			Enhance SSIF PME.			
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

### 8.43 Enable ERDY Send when DBC Detects HIT/HOT

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Solton All I	Revs	ACPI_USB3.0_IND_REG_ 0x100[3] = 1			Set to 1 to support send ERDY to host machine once DB detects HIT/HOT is set while it is in flow control.			
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
	Х							Guide	

#### 8.44 Block HIT/HOT until Service Interval is Done

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	olton All I	Revs	ACPI_USB3.0	)_Ind_REG_	0x100[4] = 1	Set to 1 to block HIT/HOT from being seen by the logic un the current service interval is done.			
	SATA	USB X	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
l		Х						Guide	

### 8.45 Enhance LPM Host Initial L1 Exit

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Е	Solton All I	Revs				Set to 1 to enable Host initiated L1 Exit blocking for remote wakeup.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		χ						Guide	

### 8.46 xHCI ISO Device CRC False Error Detection

ASIC Rev	F	Register Set	tings		Fı	unction/Comment
	Step 1: PCI IND60_R 0000: port0 0001: port1 PCI IND60_R PCI IND60_R PCI IND60_R Step 2: Read IND60_I to 0 Step 3: PCI IND60_R Step 4: Read IND60_I to 0 Step 5:	eg00h[16:13] eg00h[9:7] = eg00h[2:0] = eg00h[12] = f	b111; b101; 1; ] to ensure it is so	controllers: Program for IND60_Reg	ng steps 1 bus-0, dev	-5 should be done for both v-16, fun-0 and bus-0, dev-16, fun-1 ports in each controller as set by
	PCI IND60_R		•			
SATA USB X RTC ACPI	SMBUS PM REG	PATA  UMI/PCIe  Bridges	I/O REG	XIOAPIC	PCI	For register details refer to the sections check-marked in Bolton Register Reference Guide

# 8.47 Enable FW Enhancement on XHC Clock Control when Memory Power Saving is Disabled

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All Revs		ACPI_USB3.0	)_REG 0x10[	13] = 1	Enable FW Enhancement on XHC Clock Control when Memory Power Saving is disabled. This setting must be programmed for these controllers: bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC Bolton F		sections check-marked in Bolton Register Reference Guide	
	Х							

#### 8.48 U2IF Remote Wake Select

ASI	C Rev	R	egister Setti	ngs	Function/Comment		
Bolton All	olton All Revs ACPI_USB3.0_REG 0x24[11] = 1			Select U2IF Remote Wake Mode 0: ROOTHUB can wake from L1 by device remote wake no matter whether RWE is 1 or 0 1: ROOTHUB cannot wake from L1 by device remote wake if RWE is 0 This setting must be programmed for these controllers: bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
CATA	LICE	CMDHC	DATA	LID ALIDIO	LDC	DCI	For register details refer to the
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	AĈPI	PM REG UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide	
	Х						2 4 4 4 2

# 8.49 HS Data Toggle Error Handling

	ASIC	Rev	R	egister Setti	ngs	Function/Comment				
E	Bolton All Revs ACPI_USB3.0_REG 0x24[16] = 1				16] = 1	Enhance HS Data Toggle Error Handling. This setting must be programmed for these controllers: bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide		
		X						Guide		

# 8.50 L1 Residency Duration

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All Revs PCI IND60_Reg 0x48[4:0] = 1				= 1	When set to 1, the L1 Residency Duration is 100us.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference	
		Х						Guide	

### 8.51 CCU Mode

	ASIC	Rev	R	egister Setti	ngs	Function/Comment			
В	olton All I	Revs	ACPI_USB3.0	)_REG 0x10[	9] = 0	Set CCU SuperSpeed Remote Wake mode			
						bus-0, dev-16, fun-0 / bus-0, dev-16, fun-1			
[	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
		Х						sections check-marked in	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
		Х						Guide	

#### 9 SATA (bus-0, dev-17, fun-0)

**Note:** Except for *Section 9.6*, "*SATA Identification Programming Sequence for IDE Mode*", all the registers in Section 9 should be restored by SBIOS after S3 resume for the SATA controller if the registers' values are programmed differently from the reset default values.

#### 9.1 SATA Configuration

ASIC Rev	R	egister Setti	ngs		Fun	ction/Comment		
Bolton All Revs	PM_IO 0xDA [ (default)	0] = 1		Whenever SA programming recommended	Enable the SATA controller.  Whenever SATA controller is being enabled by programming this field from '0' to '1', it is strongly recommended that a CF9 soft reset to be issued to reset the controller to a proper operational state.			
	SATA_PCI_Co	onfig 0x40 [0]	] = 0	This bit needs to be cleared to convert the subclass code register to read-only. Refer to section <i>SATA Subclass Programming Sequence</i> for the SATA subclass programming sequence.				
	SATA_PCI_Co	onfig 0x44 [0]	] = 1	Enable the SATA watchdog timer register prior to the SATA BIOS POST. Note: The system may hang during post if this register is not set correctly.				
	SATA_PCI_Co	onfig 0x48 [3 <sup>-</sup>	1] = 1	Enable IDE DMA read enhancement				
SATA USB X	USB SMBUS PATA HD AUDIO		LPC	PCI	For register details refer to the sections check-marked in			
RTC ACPI	PM REG	Bridges			XIOAPIC Bolton Register Reference Guide			

#### 9.2 Optionally Disable Unused SATA Ports

Note: Different variants support different number of SATA ports. Refer to individual databooks for details.

When software detects that there is no device attached to a port, the port can be disabled to save power.

**Note:** If a port is configured as eSATA, this section does not apply given that hot plug/unplug support on eSATA requires that the port is not disabled if a device is not attached. For more information on eSATA port settings, please refer to *Section 9.7*, "External SATA Ports Indication Registers"

	ASIC I	Rev	Regis	ter Settings	;	Function/Comment				
Е	Bolton All F	Revs	SATA_PCI_C	onfig 0x40 [16	6] = 1	When set, SATA port 0 is disabled, and port 0 clock is shut down.				
		SATA_PCI_Config 0x40 [17] = 1					set, SATA port	1 is disabl	led, and port 1 clock is shut down.	
		;	SATA_PCI_C	onfig 0x40 [18	B] = 1	When	set, SATA port	2 is disab	led, and port 2 clock is shut down.	
		;	SATA_PCI_C	onfig 0x40 [19	9] = 1	When	set, SATA port	3 is disab	led, and port 3 clock is shut down.	
		;	SATA_PCI_C	onfig 0x40 [20	0] = 1	When	set, SATA port	4 is disab	led, and port 4 clock is shut down.	
		;	SATA_PCI_C	onfig 0x40 [2	1] = 1	When set, SATA port 5 is disabled, and port 5 clock is shut down.				
		;	SATA_PCI_C	onfig 0x40 [22	2] = 1	When set, SATA port 6 is disabled, and port 6 clock is shut down.				
		;	SATA_PCI_C	onfig 0x40 [23	3] = 1	When set, SATA port 7 is disabled, and port 7 clock is shut down.				
١	Note: Som	ne board	designs may d	choose to dis	able unus	sed SA	TA ports to redu	ice power	consumption.	
	SATA	USB	SMBUS	PATA	HD AU	IDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O RI	EG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	

#### 9.3 Staggered SATA PHY DLL Reset

This section is mandatory for proper initialization of SATA PHY DLL. This should be applied at the earliest possible BIOS routine before any SATA initialization sequence and after every reset to SATA controller due to, but not limited to, the following:

- 1. After power up and before the HT link Speed change.
- 2. After CF9 reset for HT link speed change programming has been done.
- 3. After any other CF9 reset is done during normal boot sequence other than that described in step (2).

This programming sequence should be applied after any resume from sleep states such as S3/S4, in addition to cold boot or power up.

The purpose of this programming sequence is to stagger the SATA PHY DLL reset in such a fashion that it does not draw too much current at the same time, versus resetting all DLLs simultaneously.

ASIC Re	٧		Register Se	ettings			Fu	nction/Comment
Bolton All Re			6 0x40[16] wr	ite 0x1: disable F	Port0			PHY DLL reset for each port. The
	2.					_		sed in this section can be
	3. PCI_CFG 0x40[16] write 0x0: enable Port0							e previous section "Unused SATA
	4.							eggle the bit-wise per-port disable
	5.		6 0x40[17] wr	ite 0x1: disable F	Port1	bit to res	et the DLL	
	6.							(2)
	7.		6 0x40[17] wr	ite 0x0: enable F	ort1	Wait time	specified	(2us) is the minimum wait time.
	8.		2 040[40]	ا ما ما مان مان مان	740			
	9.		0X40[18] WI	ite 0x1: disable F	-οπ2			
		). Wait 2us	0v40[10] wr	ite 0x0: enable F	0or#2			
		1. PCI_CFG 2. Wait 2us	OX40[16] WI	ile uxu. eriable r	0112			
			2 0v40[10] wr	ite 0x1: disable F	Dort2			
		f. Wait 2us	0X40[19] WI	ite ux i. disable i	-0113			
			3 0x40[19] wr	ite 0x0: enable F	ort3			
		6.	OX40[10] WI	ite oxo. chabie i	Orto			
			3 0x40[20] wr	ite 0x1: disable F	⊃ort4			
		3. Wait 2us	ox :0[=0]		0			
			3 0x40[20] wr	ite 0x0: enable F	ort4			
		). Wait 2us						
	2	I. PCI_CF	3 0x40[21] wr	ite 0x1: disable F	Port5			
	2	2. Wait 2us						
	2	B. PCI_CFC	6 0x40[21] wr	ite 0x0: enable F	ort5			
	24	4. Wait 2us						
	2	5. PCI_CFC	6 0x40[22] wr	ite 0x1: disable F	Port6			
	20	6. Wait 2us						
		_	6 0x40[22] wr	ite 0x0: enable F	ort6			
		3. Wait 2us						
		_	6 0x40[23] wr	ite 0x1: disable F	Port7			
	_	). Wait 2us						
	3	1. PCI_CFG	6 0x40[23] wr	ite 0x0: enable F	Port7			
SATA	USB	SMBUS	PATA	HD AUDIO		LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe	I/O REG	VI	OAPIC		sections check-marked in
RIC	ACPI	PIVI REG	Bridges	I/U KEG	XI	UAPIC		Bolton Register Reference
			briuges					Guide
					•			

#### 9.4 SATA Subclass Programming Sequence

The SATA controller supports the following modes:

- IDE mode
- AHCI mode

• RAID mode (some variants do not support RAID, refer to individual databooks)

SBIOS programs the subclass code and the interface register to enable the SATA controller to be represented as the IDE controller, the AHCI controller, or the RAID controller.

R	egister Setti	ngs		Fun	ction/Comment			
1. SATA_PCI_ 1	_ConfigPCI_C	Config 0x40 [0] =	Enable the subclass code register (PCI config register 0Ah) and the program interface register (PCI config register 09h) to be programmable.					
a) IDE mode, SATA_PCI_ SATA_PCI_ b) AHCI mode SATA_PCI_ SATA_PCI_ C) RAID mod	or _Config 0x09 _Config 0x0A e, or Config 0x09 Config 0x0A e Config 0x09	= 0x8F (default) = 0x01 = 0x01 = 0x06 = 0x00	the SATA controller to be represented as the IDE, AHCI, or					
3. SATA_PCI_	_Config 0x40	[0] = 0	Clears the bit to convert the subclass code register to be a read-only register.  SBIOS is required to complete this step to ensure that the subclass code register be read-only (in order to be PCI compliant).					
SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the			
PM REG	I/O REG	XIOAPIC sections check-marked in Bolton Register Reference Guide						
	1. SATA_PCI_ 1 2. Program SA a) IDE mode, SATA_PCI_ SATA_PCI_ SATA_PCI_ SATA_PCI_ SATA_PCI_ SATA_PCI_ 3. SATA_PCI_ 3. SATA_PCI_	1. SATA_PCI_ConfigPCI_C  2. Program SATA Controlle a) IDE mode, or    SATA_PCI_Config 0x09    SATA_PCI_Config 0x09    SATA_PCI_Config 0x09    SATA_PCI_Config 0x0A  c) RAID mode    SATA_PCI_Config 0x0A  3. SATA_PCI_Config 0x0A  3. SATA_PCI_Config 0x40	SATA_PCI_Config 0x09 = 0x8F (default) SATA_PCI_Config 0x0A = 0x01  b) AHCI mode, or SATA_PCI_Config 0x09 = 0x01 SATA_PCI_Config 0x0A = 0x06  c) RAID mode SATA_PCI_Config 0x09 = 0x00 SATA_PCI_Config 0x0A = 0x04  3. SATA_PCI_Config 0x40 [0] = 0  SMBUS PATA HD AUDIO PM REG UMI/PCIe I/O REG	1. SATA_PCI_ConfigPCI_Config 0x40 [0] =	1. SATA_PCI_ConfigPCI_Config 0x40 [0] =   1			

#### 9.5 SATA PHY Programming Sequence

The SBIOS should program the SATA controllers in the sequence indicated below. Performing this procedure provides sufficient time for the SATA controllers to correctly complete SATA drive detection. The same procedure is required after the system resumes from the S3 state.

**Note:** The following recommended PHY values are derived based on AMD Cobia RevC reference board. They will be updated in a timely manner whenever the SI team comes out with a new setting.

ASIC R	ev	Re	egister Setti	ngs		Func	tion/Comment		
ASIC R Bolton All R	Revs	1. Gen3 Setting Port0:  a. PCI_Confi b. PCI_Confi Port1:  a. PCI_Confi b. PCI_Confi port4:  a. PCI_Confi b. PCI_Confi port5:  a. PCI_Confi port6:  a. PCI_Confi port6:  a. PCI_Confi port7:  a. PCI_Confi port7:  a. PCI_Confi	g 0x80 [15:0] g 0x98 [31:0] g	= 0x30   =0x57A607   = 0x31   =0x57A607   = 0x32   = 0x57A407   = 0x33   = 0x57A407   = 0x34   =0x57A607   = 0x35   = 0x57A607   = 0x36   = 0x57A403   = 0x57A403	Port2, 3 values Port4, 5 values Port6, 7 are es Gen3 is not su Programming s  2. Select all 8   Fine-tune PHY  3. Select all 8   Fine-tune PHY	gs: re based s are bas s are bas s are bas SATA por pported. sequence for Gen	on 2.6" PCB trace length. ed on 2.9" PCB trace length. ed on 2.4" PCB trace length. ts with 5.9" PCB trace length, so es are provided.		
		4. Squelch Det SATA_PCI_Co SATA_PCI_Co	nfig 0x80 [15	i:0] = 0x0110	4. Select all 8 ports, Gen speed is don't-care. Fine-tune squelch detector threshold.				
		5. Restore Gen SATA_PCI_Co			Setting may vary through different board PCB trace lengths.				
SATA						PCI	For register details refer to the		
RTC							sections check-marked in Bolton Register Reference Guide		
<u> </u>					1				

# 9.6 SATA Identification Programming Sequence for IDE Mode

The following sequence should be included in the SBIOS drive identification loop for SATA drives detection.

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	1. If any of the SATA port status register SATA_BAR5 + 0x128 [3:0] = 0x3 SATA_BAR5 + 0x1A8 [3:0] = 0x3 SATA_BAR5 + 0x228 [3:0] = 0x3 SATA_BAR5 + 0x2A8 [3:0] = 0x3 SATA_BAR5 + 0x3A8 [3:0] = 0x3 SATA_BAR5 + 0x3A8 [3:0] = 0x3 SATA_BAR5 + 0x4A8 [3:0] = 0x3 SATA_BAR5 + 0x4A8 [3:0] = 0x3 SATA_BAR5 + 0x4A8 [3:0] = 0x3 Then set SATA_BAR0 + 0x6 = 0xA0 or	SATA_BAR5 + 0x128h : port 0 status register SATA_BAR5 + 0x1A8h : port 1 status register SATA_BAR5 + 0x228h : port 2 status register SATA_BAR5 + 0x2A8h : port 3 status register SATA_BAR5 + 0x3A8h : port 4 status register SATA_BAR5 + 0x3A8h : port 5 status register SATA_BAR5 + 0x4A8h : port 5 status register SATA_BAR5 + 0x4A8h : port 6 status register SATA_BAR5 + 0x4A8h : port 7 status register SATA_BAR5 + 0x4A8h : port 7 status register SATA host and device serial interface communication is done and ready if the SATA port status register = 0x3.  for SATA controller primary master emulation
	SATA_BAR0 + 0x6 = 0xB0 or SATA_BAR2 + 0x6 = 0xA0 or SATA_BAR2 + 0x6 = 0xB0 or PATA_BAR0/2 + 0x6 = 0xA0 or PATA_BAR0/2 + 0x6 = 0xB0 or Go to step (2).	for SATA controller primary slave emulation for SATA controller secondary master emulation for SATA controller secondary slave emulation for PATA controller primary/secondary master emulation for PATA controller primary/secondary slave emulation  Otherwise,
	No drive is attached, exit the detection loop.  2. If SATA_BAR0 + 0x6 = 0xA0 and	No SATA drive attached or SATA drive is not ready.  SATA_BAR0 + 0x7 [7] & [3] = 0 means primary master
	SATA_BAR0 + 0x7 [7] & [3] = 0 Or SATA_BAR0 + 0x6 = 0xB0 and SATA_BAR0 + 0x7 [7] & [3] = 0 Or	device ready  SATA_BAR0 + 0x7 [7] & [3] = 0 means primary slave device ready
	SATA_BAR2 + 0x6 = 0xA0 and SATA_BAR2 + 0x7 [7] & [3] = 0 Or SATA_BAR2 + 0x6 = 0xB0 and	SATA_BAR2 + 0x7 [7] & [3] = 0 means secondary master device ready  SATA_BAR2 + 0x7 [7] & [3] = 0 means secondary
	SATA_BAR2 + 0x7 [7] & [3] = 0 Or PATA_BAR0/2 + 0x6 = 0xA0 and PATA_BAR0/2 + 0x7 [7] & [3] = 0	slave device ready  PATA_BAR0/2 + 0x7 [7] & [3] = 0 means primary / secondary master device ready
	Or PATA_BAR0/2 + 0x6 = 0xB0 and PATA_BAR0/2 + 0x7 [7] & [3] = 0	PATA_BAR0/2 + 0x7 [7] & [3] = 0 means primary / secondary slave device ready
	then the drive detection is completed  Else loop until 30s time out, drive detection fail	There is no SATA device attached on the port if time out occurs (see Note).
	I'M"	

**Note:** Most drives do not need 10s timeout. The 10s timeout is only needed for some particularly large capacity SATA drives, which require a longer spin-up time during a cold boot.

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
Х							sections check-marked in
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
							Guide

# 9.7 External SATA Ports Indication Registers

The following registers need to be programmed for eSATA ports:

ASIC Rev	v	R	egister Setti	ings		Fun	ction/Comment		
Bolton All Rev		For the ports v eSATA:	vhich are con	figured as	(Hot Plug Ca	pable port	SATA port) and (c) registers should used for External	d be programmed	
		1. PxCMD.ESF	should be s	et.	requires Hot-	Plug capa			
		To set the regis	ster. write:		, ,	-	he subclass is pr	_ 0	
		Port 0: SATA	•	[16] = 1			0 [0] needs to be	-	
		Port 1: SATA I	BAR5 + 0xF8	[17] = 1		•	vas configured as		
		Port 2: SATA I	BAR5 + 0xF8	[18] = 1	ports are inte	rnal SATA	٨,	,	
		Port 3: SATA I	BAR5 + 0xF8	[19] = 1	SATA BAR5	+ F8 [23:1	[6] = 00000001(b)	o)	
		Port 4: SATA I				-	= 00000000(b)	,	
		Port 5: SATA I						ith PxCMD.HPCP	
		Port 6: SATA I			bit in the sam		,		
		Port 7: SATA I			In general:				
		. 0 0,	3, 11 (0 ) (0,11 (0	[20] - 1		ports in s	ystem, then HCA	P.SXS = 0, else	
		2. PxCMD.HP	CP should be	cleared	HCAP.SXS =	•	, , , , , , , , , , , , , , , , , , , ,		
		2.1 701112.111	or orload be	oloui ou.	110711 10710 =		ESF	P HPCP	
		To clear the re	aister write				LOI	111 01	
		Port 0: SATA	-	[0] = 0	eSATA (signa	al only con	nnector) 1	0	
		Port 1: SATA I			iSATA	al Offiny Con	0	-	
		Port 2: SATA I			10/1/		0	U	
		Port 3: SATA I			PxCMD ESP	located at	<b>+</b> ·		
		Port 4: SATA I					set + 0x18 [21]		
		Port 5: SATA I			PxCMD HPC				
		Port 6: SATA I					et + 0x18 [18]		
		Port 7: SATA I			SATA BARS	+ port ons	GEL + UX 10 [10]		
		3. If any of the external port, I set.		ogrammed as an hould also be					
		To set the regi SATA BAR5 +		1					
				orts declared as d. See Section					
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register deta	ails refer to the	
Х							sections check-		
RTC	ACPI PM REG UMI/PCIe I/O REG Bridges				XIOAPIC Bolton Register Reference Guide				
							- 3.00		

# 9.8 Optionally Disable Aggressive Link Power Management

ASIC Rev	R	egister Setti	ngs		Fund	ction/Comment	
Disabling the ALF HIPM are not req			_	PM and DIPM. 1	his settin	g is required only if both DIPM and	
Bolton All Revs	SATA BAR5 +	· 0xFC [11] =	0	To disable ALPM optionally.  To program these registers, SATA_PCI_Config x40 [0] needs to be set. After that, SATA_PCI_Config 0x40 [0] needs to be reset.  Once this bit is cleared, SATA BAR5 + 0x00 [26] will be 0.			
value indicates it	is capable of bo saving conditior	oth partial and n; however, th	slumber modes	). There is no sp	oecial sett	al mode (the hardware default ting for BIOS to achieve the ther partial or slumber mode, if	
Bolton All Revs	1. Optionally d SATA BAR5 +		•	1. GHC.PSC w	vill be clea	ared to 0.	
	2. Optionally d SATA BAR5 +		•	2. GHC.SSC w	vill be clea	ared to 0.	
	SATA BAR5 + 0xFC [26] = 0					ese fields to determine if e set. ers, SATA_PCI_config x40 [0] at, SATA_PCI_config 0x40 [0]	
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACP			I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		l					

# 9.9 Optionally Disable Port Multiplier and FIS-based Switching Support

The following register settings provide options to disable support for port multiplier and FIS-based switching.

Rev	R	egister Setti	ngs		Fun	ction/Comment		
Solton All Revs SATA BAR5 + 0xFC [12] = 0					Optionally disable port multiplier support To program this register, SATA_PCI_Config x40 [0] needs to be set. After this register is programmed, SATA_PCI_Config 0x40 [0] needs to be reset. Once this bit is cleared, SATA BAR5 + 0x00 [17] will be 0.			
SATA BAR5 + 0xFC [10] = 0 SATA BAR5 + 0xF8 [31:24] = 0				To program the needs to be set SATA_PCI_CC Once these bit SATA BAR5 + If AHCI.GHC.Sthen AHCI.GH and AHCI.PxC	ese regis et. After th onfig 0x40 is are clea port offso BPM (SAT C.FBSS EMD.FBS	ared, SATA BAR5 + 0x00 [16] and et + 0x18 [22] will be 0. FA BAR5 + Offset 0x00[17]) =0, (SATA BAR5 + Offset 0x00[16]) CP (SATA BAR5 + port Offset		
USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACPI PM_REG UMI/PCIe BRIDGES I/O REG		XIOAPIC		sections check-marked in Bolton Register Reference Guide				
	USB	SATA BAR5 + SATA BAR5 + SATA BAR5 + SATA BAR5 +	SATA BAR5 + 0xFC [12] =  SATA BAR5 + 0xFC [10] =  SATA BAR5 + 0xF8 [31:24]  USB SMBUS PATA  ACPI PM_REG UMI/PCIe	SATA BAR5 + 0xFC [12] = 0  SATA BAR5 + 0xFC [10] = 0  SATA BAR5 + 0xF8 [31:24] = 0  USB SMBUS PATA HD AUDIO  ACPI PM_REG UMI/PCIE I/O REG	SATA BAR5 + 0xFC [12] = 0  Optionally disa To program th to be set. After SATA_PCI_Co Once this bit is SATA BAR5 + 0xFC [10] = 0  SATA BAR5 + 0xF8 [31:24] = 0  Optionally disa To program th needs to be set SATA_PCI_Cor Once these bit SATA BAR5 + If AHCI.GHC.S then AHCI.GHC.S then AHCI.GHC and AHCI.PxC Ox18[22]) will be USB SMBUS PATA HD AUDIO LPC  ACPI PM_REG UMI/PCIe I/O REG XIOAPIC	SATA BAR5 + 0xFC [12] = 0  Optionally disable port of the program this registed to be set. After this program this is cleared, Once this bit is cleared, Once this bit is cleared, SATA BAR5 + 0xF8 [31:24] = 0  SATA BAR5 + 0xF8 [31:24] = 0  Optionally disable FIS-to program these registed to be set. After the SATA_PCI_Config 0x4to Once these bits are cleared. Once these bits are cleared to be set. After the SATA_PCI_Config 0x4to Once these bits are cleared. SATA BAR5 + port offs. If AHCI.GHC.SPM (SATA BARCI.GHC.SPM (SATA BARCI.GHC.SPM) (SATA		

#### 9.10 Disable CCC (Command Completion Coalescing) Support

The following register setting provides an option to disable support for Command Completion Coalescing.

ASI	ASIC Rev Register Settings						Function/Comment			
Bolton All Revs		evs	SATA_BAR5 -	+ 0xFC [19] =	: 0	Disable Command Completion Coalescing support. To program this register, SATA_PCI_Config x40 [0] needs to be set. After this register is programmed, SATA_PCI_Config 0x40 [0] needs to be reset. Once this bit is cleared, SATA BAR5 + 0x00 [7] will be 0.				
SATA	١ .	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
X RTC ACP		ACPI	PM REG	UMI/PCIe Bridges	I/O REG	sections check-m		sections check-marked in Bolton Register Reference Guide		

Register 0xFC[19] controls the CCC capability setting in register BAR5, offset 0 bit 7. Setting it to 0 will make CCC not visible to software. CCC is enabled by default, on power up. BIOS should disable CCC for normal operation.

#### 9.11 CCC Interrupt Configuration

Command completion coalescing (CCC) control register is used to configure the CCC feature. Depending on the number of ports that is owned by the AHCI controller, the CCC\_CTL.INT field needs to be programmed accordingly so that the corresponding interrupt bit and MSI interrupt vector can be used.

The programming sequence below should be applied regardless of whether CCC is enabled at the time and should be restored after S3 or S4 resume.

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All		1. SATA_PCI_ 2. SATA_BAR table below: IDE2_Disable 0 0 1 3. SATA_PCI_	5 + 0xFC [7 : 6AHCI 0xF 0 0x4 1 0x6 x 0x8	[3] = Check the [5]   C[7:3]   C[7:3]		FC[7:3] wil 「(BAR5 +	. "	
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
X						FCI	sections check-marked in	
RTC	ACPI	I PM REG UMI/PCIe I/O REG Bridges			XIOAPIC		Bolton Register Reference Guide	
							Guide	

# 9.12 Optionally Disable SATA MSI Capability, Programming of MSI Related Registers, and Disable D3 Power State

#### 9.12.1 SATA MSI Settings

The SATA controller supports message based interrupts. If this feature needs to be disabled, the capability pointer offset needs to be re-programmed from its default setting to prevent the driver from enabling this feature.

**Note:** MSI capability pointer should be hidden when SATA subclass is configured as IDE (i.e., SATA\_PCI\_Config 0x0A [7:0] = 0x01).

#### 9.12.2 D3 Power State Settings

The SATA controller does not support D3 power state. The capability pointer offset needs to be re-programmed from its default setting to prevent the driver from enabling this feature.

#### 9.12.3 Capability Pointer Settings

The following settings re-program the capability pointer to the recommended start of the capabilities table of supported features.

ASIC Rev	F	Register Sett	ings		Fur	nction/Comme	ent		
Bolton All Revs	1. SATA_PCI_C 2. SATA_PCI_C 3. SATA_PCI_C	onfig 0x34 [7	[:0] = 0x70	D3 power s MSI capabi		lden. TA is hidden c	ptionally.		
	1. SATA_PCI_C 2. SATA_PCI_c	0 .	•	D3 power s MSI capabi		lden. TA is visible.			
		ge Capable) a		following re	gisters ac	SATA is visible coording to plat	form confi	guration.	
	0x2.			OS on how 2-based, th requested i MSI messa IDE mode:	Multiple Message Capable conveys the information to OS on how many MSI messages are requested. This is 2-based, that is, if MMC=0x2, the number of messages requested is 2 to the power of 2, i.e., 4. Below are the MSI message requirements:  IDE mode:  msg_required=4 so MMC=0x2				
				AHCI mode		support msg	required	MMC	
				0 0 1		_заррот тізд 0 1 0	4 8 8	0x2 0x3 0x3	
	4. SATA_PCI_C	onfig 0x40 [0	] = 0	1		1	16	0x4	
SATA US	SMBUS	PATA	HD AUDIO	LPC	PCI	For register d			
RTC ACPI PM REG UMI/PCIe I/O REG Bridges				XIOAPIC		sections chec Bolton Regist Guide			

### 9.13 Disable SATA FLR Capability

	ASIC Rev Register Settings					Function/Comment			
В	Bolton All Revs		1. SATA_PCI_0 2. SATA_PCI_0 3. SATA_PCI_0	config 0x70 [1	[5:8] = 0x00	Enable write to capability register. Update capability register to hide FLR; FLR is not supported Disable write to capability register.			
	SATA	USE	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	X RTC ACPI PM REG UMI/PCIe I/O REG		XIOAPIC		sections check-marked in Bolton Register Reference				
	Bridges		Guide						

### 9.14 SATA PCI Watchdog Timer

The programming sequence detailed below enables and sets the Watchdog timer.

	ASIC Rev Register Settings					Function/Comment				
E	Bolton All F			ATA_PCI_Config 0x44 [0] = 1 ATA_PCI_Config 0x46 [7:0] = 0x20			Enables the Watchdog timer. Sets the Watchdog timer to 0x20.			
	SATA USB		SMBUS PATA HD AUD		HD AUDIO	LPC	For register details refer to the			
	RTC ACPI		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Sections check-marked in Bolton Register Reference		
				•				Guide		

#### 9.15 SATA/IDE2 Controller Mode and Port Allocation

This section describes the recommended SATA and IDE2 controller mode programming and PCI subclass code combination. Please refer to section 9.3 for subclass code programming in PCI configuration registers.

ASIC R	Rev	R	egister Setti	ngs		Fun	ction/Comment
Bolton All F		SATA Enable SATA 6ACHI IDE2 Disable	=0 (PM_IO 0	xDA [1])	SATA owns PIDE2 owns Posubclass Cod SATA Native IDE Legacy IDE Native IDE AHCI RAID	ort 4/5 le of SATA IDE2 Legacy II Native ID Native ID Native or	A / IDE2 could be: DE DE
	SATA Enable =1 (PM_IO 0xDA [0]) SATA 6ACHI =0 (PM_IO 0xDA [1]) IDE2 Disable =1 (PM_IO 0xDA [3])			xDA [1])	SATA Native IDE* Legacy IDE* AHCI RAID  Note1: Port4/5 programmed a are recommer Note2: SATA	d le of SATA IDE2 Disablec Disablec Disablec Disablec SATA are not a as IDE connded to be 6AHCI she	A / IDE2 could be:
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
X RTC	ACPI	Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide	
		Х				1	

### 9.16 Optionally Disable SATA PHY PLL Dynamic Shutdown

This section provides an option to disable SATA PHY PLL dynamic shutdown.

IMPORTANT: Bandgap has to be powered on by programming SATA\_PCI\_config 0x84 [31] to 0. This step is mandatory.

ASIC R	ev	R	egister Setti	ngs		Fur	nction/Comment		
Bolton All R	evs	1. SATA_PCI_	Config 0x84	[30]	1. Turn on/off the advanced power saving feature.				
		2. SATA_PCI_	_Config 0x84	[31] = 0	consumes pow 1: (default) SA all the ports an Mode and port 2. Always pow dynamically sh	ver even t TA PHY F e inactive disable, er on refe autdown a	tdown. As a result, SATA PHY PLL though all the ports are inactive. PLL will dynamically shutdown when a. This "inactivity" includes Slumber but excludes Partial Mode.  erence bandgap when PLL power is and resumed.  SHUTDWN is 0, this bit is treated as		
					don't-care.  This step is mandatory, i.e., bandgap has to be powered on				
						all the time when PLL dynamic shutdown is enabled; otherwise, it will lead to intermittent results.			
					1				
SATA	USB	SB SMBUS PATA HD AUDIO		HD AUDIO	LPC	PCI	For register details refer to the		
RTC			I/O REG	XIOAPIC		sections check-marked in			
		1120	Bridges	N20	7		Bolton Register Reference		
			2.14900				Guide		
		•			•	•	<u> </u>		

#### 9.17 SATA PHY Reference Clock Selections

This section is dedicated to providing users ways to select SATA PHY reference clock originating from different clock sources.

Currently 3 selections are provided:

- Internal 100MHz differential spread
- Internal 100MHz differential non-spread (default)
- External 100MHz differential non-spread

ASIC Rev	R	egister Setti	ngs		Fur	nction/Comment	
Bolton All Revs	Option 1, or PMIO_Reg 0x PMIO_Reg 0x MISC_Reg 0x MISC_Reg 0x MISC_Reg 0x	DA [7:6] = 0x 40 [25] = 0x1 08 [0] = 0x1	(2	This is to select Internal 100MHz differential spread clock from CG1_PLL     a. Select reference clock from internal RDL (default)     b. Set SATA PHY divider to div-by-4 (default)     c. Unlock CG1 SSC feedback paths     d. Enable CG1 SSC feature     e. Select clock from CG1 and output to SATA PHY			
	Option 2, or PMIO_Reg 0x PMIO_Reg 0x MISC_Reg 0x	DA [7:6] = 0x	(2	This is to select the Internal 100MHz differential non-spread clock from CG1_PLL (default setting)     a. Select reference clock from internal RDL (default)     b. Set SATA PHY divider to div-by-4 (default)     c. Select clock from CG2 and output to SATA PHY (default)			
	Option 3 PMIO_Reg 0xDA [5:4] = 0x2 PMIO_Reg 0xDA [7:6] = 0x2				rom extenthe boadifferentiates the PAE	external differential 100MHz non- rnal clock chip. This clock path has rd, in order for the setting to take all reference clock from an external D_XTALI and PAD_XTALO, to SATA divider to div-by-4 (default)	
Then reset PHY PCI_Config 0x84 [2] = 0 Wait 1ms PCI_Config 0x84 [2] = 1				reset sequence	e to resta w-active r me time	reset to 0 to assert reset.	
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC ACPI	I PM REG UMI/PCIe I/O REG Bridges		XIOAPIC		sections check-marked in Bolton Register Reference Guide		
	X						

#### 9.18 Optionally Enable/Disable Unused IDE Channel

This section provides an option to disable unused IDE channel. This setting is only valid when Subclass code of SATA Controller is IDE.

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment			
В	olton All I	Revs	SATA_PCI_Co SATA_PCI_Co SATA_PCI_Co SATA_PCI_Co	onfig 0x48 [28 onfig 0x48 [29	8] = 0 (default) 9] = 1	IDE Primary C	channel ei y Channe	isabled (register level) nabled (register level) el disabled (register level) el enabled (register level)	
Ī	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
Ī	Χ							sections check-marked in	
	RTC ACP		I PM REG UMI/PCIe I/O REG Bridges		I/O REG	XIOAPIC		Bolton Register Reference  Guide	
								Guide	

#### 9.19 Enable Hot-removal Detection Enhancement

When the signal amplitude received by the squelch detector inside SATA PHY is too low, the signal valid bit received by the core (given by the squelch detector) will be intermittent, causing hot-removal to be unreliably or falsely detected when there is a device attached. There is a feature designed to enhance the accuracy of hot-removal detection, and this section shows how to enable/disable this feature.

**Note:** This feature is disabled by default; however, it is strongly recommended that software go through the following programming sequence to enable it.

-	ASIC I	Rev		R	egister Setti	ngs	Function/Comment			
Bolto	on All I	Revs	1. 2. 3.	PCI <sub>.</sub>	_Config 0x80 _Config 0xA8 _Config 0x80	3 [0] = 1	<ol> <li>Enable write-to-all-ports, so that this feature is turned of for all ports.</li> <li>Enable this hot-removal detection enhancement feature</li> <li>Disable write-to-all-ports, so that subsequent write to fir tune per-port signals will not be affected.</li> </ol>			
S	SATA	USB		SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	Χ								sections check-marked in	
F	RTC ACPI		ACPI PM REG UMI/PCIe I/O REG Bridges		I/O REG	XIOAPIC		Bolton Register Reference Guide		
									Guide	

#### 9.20 Enable E-SATA Power Saving Enhancement

This enhancement is highly recommended for platform that supports External SATA (eSATA)

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment				
E	Bolton All Revs		SATA_PCI_Co	onfig 0x4C [2	9] = 1	Program this register to enable the E-SATA power saving feature. When set, the SATA PHY will be placed in low power mode for the ports that are not disabled as in the case of E-SATA ports.				
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
	Х					sections check-mar		sections check-marked in		
	RTC ACP		PM REG UMI/PCIe I/O REG Bridges			XIOAPIC Bolton Register Reference Guide				
L								Guide		

### 9.21 Design Enhancement

Programming the following bits is required in order to properly configure the SATA controller.

ASIC I	Rev	R	egister Setti	ngs		Fur	nction/Comment
Bolton All I		SATA PCI_Co SATA PCI_Co SATA PCI_Co SATA_PCI_Co SATA_PCI_Co SATA_PCI_Co	onfig 0x4C [20 onfig 0x4C [27 onfig 0x4C [2 onfig 0x4C [3	0] = 1 1] = 1 8:26] = 0x7 1:30] = 0x3	HBA enhance	d / optimi:	zation settings
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
Х							sections check-marked in
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide
							Guide

# 9.22 Optionally Enable Support for RAS

ASIC Rev		Register Set	tings		F	Function/Comment
Bolton All Revs	Port1: a. SATA_PCI b. SATA_PCI Port2: a. SATA_PCI b. SATA_PCI Port3: a. SATA_PCI b. SATA_PCI b. SATA_PCI port4: a. SATA_PCI b. SATA_PCI b. SATA_PCI port5: a. SATA_PCI b. SATA_PCI b. SATA_PCI port6: a. SATA_PCI port6: a. SATA_PCI port7: a. SATA_PCI port7: a. SATA_PCI	_Config: 0x4i	B[18:16] = 0x7  B[10:8] = 0x1 B[18:16] = 0x7  B[10:8] = 0x2 B[18:16] = 0x7  B[10:8] = 0x3 B[18:16] = 0x7  B[10:8] = 0x4 B[18:16] = 0x7  B[10:8] = 0x5 B[18:16] = 0x7  B[10:8] = 0x5 B[18:16] = 0x7  B[10:8] = 0x7  B[10:8] = 0x7	When bits[	18:16] are ), RAS is port	e RAS function support. e set to 1, RAS is supported. When not supported. etion
SATA USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
Х						sections check-marked in
RTC ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide

### 9.23 Disable Performance Enhancement for Non NCQ

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment			
Е	Bolton All Revs		SATA_PCI_C	onfig: 0x40[1:	3] = 0x1	This register setting provides an option to disable AMD's proprietary non NCQ performance enhancement as it may have side effects when the device fails PIO write command			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	X	000	SIVIDUS	IAIA	TID AGDIG	2. 0	. 0.	sections check-marked in	
	RTC ACPI		PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		Bolton Register Reference Guide	
								Guide	

### 9.24 Identifying Bolton Variants

ASIC Rev	Register Settings	Function/Comment
Bolton All rev	PM_reg xC5[5] =1	Select Efuse table
	PM_reg xD8 = 0x1E Read PM_REG xD9	Read and identify Bolton Variant (Bolton-M3)  If PM_reg xD9=0x21 (Bolton-D4)  If PM_reg xD9 = 0x23 (Bolton-D3)  If PM_reg xD9 = 0x22 (Bolton-D2)  If PM_reg xD9 = 0x25 (Bolton-E4)  If PM_reg xD9 = 0x26

To load the proper option ROM based on the Bolton variant, the Platform BIOS should use the above sequence to identify the Bolton Variant. For D3 Bolton the Raid option ROM should be loaded. For D4 Bolton the Dot Hill Option ROM should be loaded.

	USB	SMBUS	PATA	AC97	HD AUDIO	LPC	PCI	For register details refer to
								the sections check-marked
RTC	ACPI	PM_REG	UMI/PCIe BRIDGES	I/O REG	XIOAPIC			in Hudson-2-3 Register Reference Guide
		X						

### 10 SATA IDE Controller 2 (bus-0, dev-20, fun-01)

Except for section 10.1, the registers below should be restored by SBIOS after S3 resume for the SATA IDE Controller2 if the registers' values are programmed differently from the reset default values.

#### 10.1 Optionally Disable SATA IDE Controller 2

	ASIC I	Rev	Reg	jister Setting	gs	Function/Comment			
Е	Bolton All I	Revs	PM_IO 0xDA [	[3] = 1		fun-01) will be disa	abled.	TA IDE Controller 2 (bus-0, dev-20, a Controller (bus-0, dev-17, fun-00).	
	SATA	USB	SMBUS PATA HD AUC			D LPC	PCI	For register details refer to the	
	RTC ACP		I PM REG UMI/PCIe I/O RI		I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference Guide	
			х					Guide	

# 10.2 Hide MSI Capability

The programming sequence below disables PATA MSI support.

ASIC I	Rev	R	egister Setti	ings	Function/Comment				
Bolton All		PATA_PCI_CO PATA_PCI_CO PATA_PCI_CO PATA_PCI_CO	onfig 0x34 [7] onfig 0x06 [4]	:0] = 0x00 ] = 0x0	Enable modification to Capabilities pointer Hide MSI capability Set Capabilities List field as logic zero Disable modification to Capabilities pointer				
SATA	USB	SMBUS PATA		HD AUDIO	LPC	PCI	For register details refer to the		
RTC ACP		PM REG	X UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference		
			Bridges			Guide Guide			

### 10.3 Optionally Disable Unused IDE Channel

This section provides an option to disable unused IDE channel.

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment			
В	Bolton All Revs		PATA_PCI_co	onfig 0x48 [28	B]= 0 (default)	IIDE Primary Channel disabled (register level) IDE Primary Channel enabled (register level) IDE Secondary Channel disabled (register level)			
			PATA_PCI_config 0x48 [29] = 1 PATA_PCI_config 0x48 [29]= 0 (default)			IDE Secondary Channel enabled (register level)			
			PATA_PCI_CC	illig 0x46 [28	nj= 0 (deradit)	IDE Secondar	y Charine	renabled (register level)	
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
				Х				sections check-marked in	
	RTC ACP		I PM REG UMI/PCIe I/O REG Bridges			XIOAPIC		Bolton Register Reference Guide	
		•					Guide		

# 11 HD Audio (bus-0, dev-20, fun-02)

# 11.1 Enabling/Disabling HD Audio Controller

ASIC	Rev	R	egister Setti	ngs	Function/Comment			
Bolton All	Revs	PM_Reg 0xEE	3 [0] = 1		0 = Disable the HD Audio controller 1 = Enable the HD Audio controller			
SATA	USB	SMBUS	РАТА	HD AUDIO	LPC	PCI	For register details refer to the	
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference	
		х					Guide	

## 11.2 HD Audio I/O Configuration

ASI	ASIC Rev Register Settings					Fu	nction/Comment
Bolton A	II Revs	GPIO_Reg 0xA8 [7:0] = 0x3E GPIO_Reg 0xA9 [7:0] = 0x3E GPIO_Reg 0xAA [7:0] = 0x3E			Bolton HD Aucone AZ_SDIN The AZ_SDIN particular pin i addition to bei pull-down is to resistor, the ap only GPIO167	dio Cont from ea I pins ar s to be u ng confi be used ppropriat and GF	ation for individual bit definition. roller supports up to codecs with ich codec. e shared with GPIO 167 – 170. If a used for HD Audio functionality, in gured for Azalia, if the integrated d rather than external pull-down the bits need to be set. For example, if PIO168 are to be used for Azalia, iA8 need to be programmed to 0x3E.
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACP	I PM REG UMI/PCIe I/O REG Bridges			XIOAPIC		sections check-marked in Bolton Register Reference Guide
				Х			

# 11.3 HD Audio MSI Capability

	ASIC I	Rev	R	ngs	Function/Comment			
E	Bolton All	Revs	HD Audio PCI	_Config 0x45	5[7:0] = 0x01	Bit [0] = '1' Enables MSI capability		
	SATA USB		SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the
			PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC		sections check-marked in Bolton Register Reference
				· ·				Guide

#### 12 On-Chip Clock Generator

#### 12.1 Internal Clock Generator Enable Status

	ASIC I	Rev	R	ngs	Function/Comment				
E	Bolton All Revs		MISC_Reg 0x80 [4] = 1 (Read only)			Set LPCCLK1 pin strap to '1' to enable internal clock generator.  SBIOS should read the PM_MISC_Reg x80[4] as '1' to indicate internal clock generator mode enable.			
	SATA	USB	SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the	
								sections check-marked in	
	RTC ACPI		PI PM REG UMI/PCIe I/O REG Bridges		I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide	
			х			X			

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr +  $0xE00 \sim 0xEFF$ . The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

### 12.2 PLL 100Mhz Reference Clock Buffer Setting for Internal Clock Generator Mode

	ASIC I	Rev	R	ngs	Function/Comment					
E	Bolton All I	Revs				Set this bit to "1" to turn off 100MHz reference clock inpurbuffer in internal clock generator mode for power saving.				
	SATA USB		SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the		
			CPI PM REG UMI/PCIe I/O RE		I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference		
			х			Х		Guide		

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr + 0xE00 ~ 0xEFF. The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

#### 12.3 OSC Clock Setting

	ASIC I	Rev	R	egister Setti	ngs	Function/Comment			
E	Bolton All Revs		MISC_Reg 0x40 [14] = 1			Set this bit to "1" to select average 14MHz clock provided by internal PLL in internal clock generator mode and external clock generator mode.			
	SATA	USB	SMBUS PATA HD AUDIO			LPC	PCI	For register details refer to the	
								sections check-marked in	
	RTC ACPI		PM REG UMI/PCIe Bridges		I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide	
ı			x				Guide		

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr +  $0xE00 \sim 0xEFF$ . The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

# 12.4 CG\_PLL CMOS Clock Driver Setting for Power Saving

	ASIC I	Rev	R	Register Settings			Function/Comment			
Е	Bolton All Revs					Set these bits to "1" to select CMOS clock driver for CG1_PLL and CG2_PLL in internal & external clock mod for power saving.				
	SATA USE		SMBUS PATA HD AUDIO			LPC PCI For register details refer to the				
			PI PM REG UMI/PCIe Bridges		I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference		
			х 23355			Guide				

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr +  $0xE00 \sim 0xEFF$ . The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

# 12.5 Global A-Link/B-Link Clock Gating

ASIC Rev	F	Register Setti	ngs		Fun	ction/Comment	
Bolton All Revs	MISC_Reg 0x0		0x3	Global A-Link and B-Link Clock Gate-Off Enable			
	PW_Reg 0x0	+[10] = 1		enable Global Set MISC_Reg	A-Link Cl 3 0x2C[17	6]=1 and PM_Reg 0x04[16]=1 to lock Gate-Off function. 7]=1 and PM_Reg 0x04[16]=1 to lock Gate-Off function.	
				MISC_Reg 0x2 0x04[16] is nor		are sticky bits, but PM_Reg	
						ls to be set to 1 after PCI reset, S3/ B-Link Clock Gating function has	
						Link Clock Gating is enabled, AB, ating functions need to be enabled	
				GPP Clock Ga 2. On PCIB, CL to section 6.4 ( 3. USB 2.0 and	ting. _KRUN# CLKRUN: d USB 3.0 ck Gating	function needs to be enabled (refer #).  O clock gating information is in USB section and USB 3.0 Global Clock	
SATA US	B SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
RTC AC		UMI/PCIe Bridges	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference	
	Х				Х	Guide	

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr +  $0xE00 \sim 0xEFF$ . The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

### 12.6 SSC Setting

	ASIC Rev Register Settings				ngs	Function/Comment			
В	Bolton All Revs					Select the order of Delta Sigma modulator. From measurement result, 1st order of Delta Sigma modulator provides better jitter margin. Programming MISC_Reg 0x10 [25:24] = 01b will set Delta Sigma modulator to run at 1st order.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC ACP		PM REG UMI/PCIe I/O REG		I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide	
			х			X			

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr + 0xE00 ~ 0xEFF. The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

### 12.7 A-Link/B-Link Clock Low Speed Mode

	ASIC I	Rev	R	ngs	Function/Comment				
I	Bolton All Revs		MISC_Reg 0x40 [1] = 1			Slow down internal core (A-Link/B-Link) clock for power saving.  0 = Full Speed A-Link/B-Link clock (133Mhz/66Mhz)  1 = Slow Speed A-Link/B-Link clock (100Mhz/50lMhz)			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC ACP		PM REG UMI/PCIe I/O Bridges		I/O REG	XIOAPIC	MISC	- sections check-marked in Bolton Register Reference	
			x				X	Guide	

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr + 0xE00 ~ 0xEFF. The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

#### 12.8 Internal Clock Generator Spread Profile

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	MISC_Reg 0x08 [0] = 0	Disable Spread Spectrum
	a) MISC_Reg 0x40 [25] = 1 b) MISC_Reg 0x18 [15:5] = 0x318 c) MISC_Reg 0x18 [19:16] = 0 d) MISC_Reg 0x10 [23:8] = 0x7296 e) MISC_Reg 0x10 [7:0] = 0x94 f) MISC_Reg 0x1C [5:0] = 0x00 g) MISC_Reg 0x08 [31:28] = 0x9 h) MISC_Reg 0x08 [7] = 0	The sequence (a) to (j) should be programmed after the Spread Spectrum is disabled. The Spread Spectrum can be enabled after the sequence is programmed.  The Spread Spectrum profile will down spread the PCIe, USB 3.0, Display Port, HDMI / DVI clock outputs, and it applies to internal clock mode only. When using external clock mode, the Spread Spectrum needs to be disabled.
	i) MISC_Reg 0x08 [8] = 1 j) MISC_Reg 0x10 [25:24] = 0x1	The down spread is 0.373% and is the maximum value supported. (Updated spread from -0.363% to -0.373% for added margin to guard band instrument and process variations.)
	MISC_Reg 0x08 [0] = 1	Enable Spread Spectrum

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
							sections check-marked in
RTC	ACPI	PM REG	UMI/PCIe	I/O REG	XIOAPIC	MISC	
			Bridges				Bolton Register Reference
		.,	Briagoo			V	Guide
		X			1	. X	

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr +  $0xE00 \sim 0xEFF$ . The base address "AcpiMMioAddr" is defined at PM\_IO 0x24 [31:12].

#### 12.9 Enable GPP\_CLK\_REQ# for Power Saving in Internal Clock Mode

GPP\_CLK\_P/N pins are powered off when Bolton is strapped to use an external clock, and powered on when strapped to operate in internal clock mode. The GPP\_CLK clocks are mapped to corresponding CLK\_REQ# pins according to the table below. When in internal clock mode, a selected GPP\_CLK can be powered off when the corresponding CLK\_REQ# is asserted.

ASIC F	Rev	R	egister Setti	ngs		Fun	ction/Comment		
Bolton All F	Revs				GPP0_CLKREQ_Mapping:				
	1	MISC_Reg 0x	00[3:0] = 000	0	Off				
			000	1	CLK_REQ0#				
	0010				CLK_REQ1#				
			001	1	CLK_REQ2#				
			010	0	CLK_REQ3#				
			010	1	CLK_REQ4#				
			011	0	CLK_REQ5#				
			011	1	CLK_REQ6#				
			1000		CLK_REQ7#				
		1001			CLK_REQ8#				
			101	0	CLK_REQGfx#	#			
			101	1 ~ 1110	Off, reserved				
			111	1	On (default in i	nternal cl	ock mode)		
SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the		
CAIA		CB00	1,7,174	112710210		. 01	sections check-marked in		
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	MISC	Bolton Register Reference Guide		
		X				X	Guide		

**Note:** MISC\_Reg is defined at register space AcpiMMioAddr + 0xE00 ~ 0xEFF. The base address "AcpiMMioAddr" is defined at PM\_IO x24 [31:12].

**Note:** The table above uses GPP\_CLK0 as example; other GPP\_CLK and the SLT\_GFX clocks work similarly with the following register mappings:

GPP\_CLK1 clock mapping is at Misc\_Reg x00 [7:4]

GPP\_CLK2 clock mapping is at Misc\_Reg x00 [11:8]

GPP\_CLK3 clock mapping is at Misc\_Reg x00 [15:12]

GPP\_CLK4 clock mapping is at Misc\_Reg x00 [19:16]

GPP\_CLK5 clock mapping is at Misc\_Reg x00 [23:20]

GPP\_CLK6 clock mapping is at Misc\_Reg x00 [27:24]

GPP\_CLK7 clock mapping is at Misc\_Reg x00 [31:28]

GPP\_CLK8 clock mapping is at Misc\_Reg x04 [3:0]

SLT\_GFX\_CLK clock mapping is at Misc\_Reg x04 [7:4]

#### **13 SD Host Controller**

#### **SD Hold Time Enhancement** 13.1

	ASIC Rev		Register Settings			Function/Comment			
В	olton All I	Revs	SD_DEBUG_Reg 0xB0 [11:10] = 3			Program to '11b' to enable the hold time enhancement for SD.			
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the	
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	SD	sections check-marked in Bolton Register Reference	
							Х	Guide	

#### 13.2 **SD Base Clock Frequency**

ASIC Rev	Register Settings	Function/Comment
Bolton All Revs	110b 111b	Specify Misc_Reg 0x40 [11:9] according to trace length: 100b when trace length is 6 inches or less; 110b when trace length is between 6 and 11 inches; 111b when trace length is greater than 11 inches.

#### Note:

Less than 6" (board trace + cable) -> 50MHz/25Mhz clock (simulation worst case model has no trace length margin) 6" to 11" (board trace + cable) -> 20% clock frequency reduction (40Mhz/20MHz) (extra 5ns margin) 11" to 24" (board trace + cable) -> 50% clcok frequency reduction (25MHz/12.5MHz)

SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the
RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	MISC	sections check-marked in Bolton Register Reference Guide
						Х	Guide

#### 13.3 **SD Disable MSI**

	ASIC Rev		Register Settings			Function/Comment		
Е	Bolton All	Revs	SDCFG_reg 0xAC[1] = 0b			Program to '0b' to disable the SD MSI capability for SD.		
	SATA	USB	SMBUS	PATA	HD AUDIO	LPC	PCI	For register details refer to the sections check-marked in
	RTC	ACPI	PM REG	UMI/PCIe Bridges	I/O REG	XIOAPIC	SD	Bolton Register Reference Guide
							Х	Guide