



## Arm Cortex-X1C (MP136)

### Software Developer Errata Notice

Date of issue: 04-Aug-2022

Non-Confidential

Document version: v12.0

Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved.

Document ID: SDEN-1707914

This document contains all known errata since the r0p0 release of the product.



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2022 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Product status

The information in this document is for a product in development and is not final.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm Cortex-X1C (MP136), create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

# Contents

<b>Introduction</b>	7
Scope	7
Categorization of errata	7
<b>Change Control</b>	8
<b>Errata summary table</b>	13
<b>Errata descriptions</b>	18
Category A	18
Category A (rare)	18
Category B	19
1740846 Hardware management of dirty state and the Access flag by SPE might fail, resulting in an unsupported FSC code and incorrect EC code in PMBSR_EL1 on a buffer translation	19
1827430 A transient single-bit ECC error in the MMU TC RAM might lead to stale translation in the L2 TLB	20
1827440 Atomic Store instructions to shareable write-back memory might cause memory consistency failures	21
1875701 Core might generate breakpoint exception on incorrect IA	22
1877147 Watchpoint exception on Ld/St does not report correct address in FAR or EDWAR	23
1941499 Store operation that encounters multiple hits in the TLB might access regions of memory with attributes that could not be accessed at that Exception level or Security state	25
1941713 External debugger access to Debug registers might not work during Warm reset	26
1951501 Atomic instructions with acquire semantics might not be ordered with respect to older stores with release semantics	27
2004044 Virtual to physical translation latency might not be captured for SPE records when physical address collection is disabled.	29
2004056 Incorrect programming of PMBPTR_EL1 might result in a deadlock	30
2132063 Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang	31
2242637 PDP deadlock due to CMP/CMN + B.AL/B.NV fusion	32
2376746 Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	33
2395407 Translation table walk folding into an L1 prefetch might cause data corruption	34
2478780 Pointer Authentication controls might become corrupt	35
2712572 The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	37
Category B (rare)	38

Category C	39
1740836 RAS error reported could have incorrect value in ERR0ADDR_EL1	39
1740844 Instruction sampling bias exists in SPE implementation	40
1816420 Loss of CTI events during warm reset	41
1816423 The core might deadlock when an external debugger injects instructions using ITR register	42
1817660 Possible loss of CTI event	43
1817664 A memory mapped write to PMSSRR might falsely cause some PMU counters and counter overflow status to be reset after snapshot capture and read might return unknown/written data	44
1827435 Watchpoint Exception on DC ZVA does not report correct address in FAR	45
1827438 Memory uploads and downloads via memory access mode within Debug state can fail to accurately read or write memory contents	46
1872191 External debug accesses in memory access mode with SCTLRL_ELx.IESB set might result in unpredictable behavior	48
1872195 Transient L2 tag double bit Errors might cause data corruption	49
1872198 ERR0MISC0_EL1.SUBARRAY, ERR0STATUS.CE and ERR0STATUS.DE values for ECC errors in the L1 data cache might be incorrect	50
1872201 Uncorrectable tag errors in L2 cache might cause deadlock	51
1941502 L2 data RAM may fail to report corrected ECC errors	52
1941711 IDATAN_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB	53
1941803 PFG duplicate reported faults through a Warm reset	54
1941933 The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified	55
1941936 Noncompliance with prioritization of Exception Catch debug events	56
1941939 Some corrected errors might incorrectly increment ERR0MISC0.CECR or ERR0MISC0.CECO	58
1951505 The PE might deadlock if Pseudofault Injection is enabled in Debug State	59
1983426 Incorrect fault status code might be reported in Statistical Profiling Extension register PMBSR_EL1.FSC	60
2004039 Incorrect timestamp value reported in SPE records when timestamp capture is enabled	61
2004098 DRPS might not execute correctly in Debug state with SCTLRL_ELx.IESB set in the current EL	62
2091746 CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	63
2102457 ETM trace information records a branch to the next instruction as an N atom	64

2102759	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	65
2106992	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers	67
2131905	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes	69
2132043	OSECCR_EL1/EDECCR is incorrectly included in the Warm Reset domain	70
2151898	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely	71
2242641	An SError might not be reported for an atomic store that encounters data poison	73
2280349	PMU L1D_CACHE_REFILL_OUTER is inaccurate	74
2296015	L1 Data poison is not cleared by a store	75
2341664	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk	76
2346732	Lower priority exception might be reported when abort condition is detected at both stages of translation	77
2423050	Software-step not done after exit from Debug state with an illegal value in DSPSR	78
2446530	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	79
2699192	Incorrect value reported for SPE PMU event SAMPLE_FEED	80
2699198	Reads of DISR_EL1 incorrectly return 0s while in Debug State	81
2699762	Incorrect read value for Performance Monitors Control Register	82
2708634	DRPS instruction is not treated as UNDEFINED at EL0 in Debug state	83
2712565	Incorrect read value for Performance Monitors Configuration Register EX field	84

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.

# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## 04-Aug-2022: Changes in document version v12.0

ID	Status	Area	Category	Summary
<a href="#">2478780</a>	New	Programmer	Category B	Pointer Authentication controls might become corrupt
<a href="#">2712572</a>	New	Programmer	Category B	The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back
<a href="#">2242641</a>	New	Programmer	Category C	An SError might not be reported for an atomic store that encounters data poison
<a href="#">2280349</a>	New	Programmer	Category C	PMU L1D_CACHE_REFILL_OUTER is inaccurate
<a href="#">2446530</a>	New	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly
<a href="#">2699192</a>	New	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED
<a href="#">2699198</a>	New	Programmer	Category C	Reads of DISR_EL1 incorrectly return 0s while in Debug State
<a href="#">2699762</a>	New	Programmer	Category C	Incorrect read value for Performance Monitors Control Register
<a href="#">2708634</a>	New	Programmer	Category C	DRPS instruction is not treated as UNDEFINED at EL0 in Debug state
<a href="#">2712565</a>	New	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field

## 21-Jan-2022: Changes in document version v11.0

ID	Status	Area	Category	Summary
<a href="#">2376746</a>	New	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch
<a href="#">2395407</a>	New	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption
<a href="#">2341664</a>	New	Programmer	Category C	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk
<a href="#">2346732</a>	New	Programmer	Category C	Lower priority exception might be reported when abort condition is detected at both stages of translation
<a href="#">2423050</a>	New	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR

## 24-Sep-2021: Changes in document version v10.0

ID	Status	Area	Category	Summary
<a href="#">2242637</a>	New	Programmer	Category B	PDP deadlock due to CMP/CMN + B.AL/B.NV fusion
<a href="#">2296015</a>	New	Programmer	Category C	L1 Data poison is not cleared by a store



## 13-May-2021: Changes in document version v9.0

ID	Status	Area	Category	Summary
<a href="#">1875701</a>	Updated	Programmer	Category B	Core might generate breakpoint exception on incorrect IA
<a href="#">2132063</a>	New	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang
<a href="#">1872201</a>	Updated	Programmer	Category C	Uncorrectable tag errors in L2 cache might cause deadlock
<a href="#">2004098</a>	Updated	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL
<a href="#">2091746</a>	Updated	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation
<a href="#">2102457</a>	Updated	Programmer	Category C	ETM trace information records a branch to the next instruction as an N atom
<a href="#">2102759</a>	Updated	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register
<a href="#">2131905</a>	New	Programmer	Category C	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes
<a href="#">2132043</a>	New	Programmer	Category C	OSECCR_EL1/EDECCR is incorrectly included in the Warm Reset domain
<a href="#">2151898</a>	New	Programmer	Category C	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely

## 03-Mar-2021: Changes in document version v8.0

ID	Status	Area	Category	Summary
<a href="#">2091746</a>	New	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation
<a href="#">2102457</a>	New	Programmer	Category C	ETM trace information records a branch to the next instruction as an N atom
<a href="#">2102759</a>	New	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register
<a href="#">2106992</a>	New	Programmer	Category C	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers

## 09-Dec-2020: Changes in document version v7.0

ID	Status	Area	Category	Summary
<a href="#">1875701</a>	Updated	Programmer	Category B	Core might generate breakpoint exception on incorrect IA
<a href="#">1951505</a>	Updated	Programmer	Category C	The PE might deadlock if Pseudofault Injection is enabled in Debug State

## 09-Nov-2020: Changes in document version v6.0

ID	Status	Area	Category	Summary
<a href="#">1740846</a>	Updated	Programmer	Category B	Hardware management of dirty state and the Access flag by SPE might fail, resulting in an unsupported FSC code and incorrect EC code in PMBSR_EL1 on a buffer translation

ID	Status	Area	Category	Summary
<a href="#">1827430</a>	Updated	Programmer	Category B	A transient single-bit ECC error in the MMU TC RAM might lead to stale translation in the L2 TLB
<a href="#">1827440</a>	Updated	Programmer	Category B	Atomic Store instructions to shareable write-back memory might cause memory consistency failures
<a href="#">1875701</a>	Updated	Programmer	Category B	Core might generate breakpoint exception on incorrect IA
<a href="#">1877147</a>	Updated	Programmer	Category B	Watchpoint exception on Ld/St does not report correct address in FAR or EDWAR
<a href="#">1941713</a>	Updated	Programmer	Category B	External debugger access to Debug registers might not work during Warm reset
<a href="#">1941499</a>	Updated	Programmer	Category B	Store operation that encounters multiple hits in the TLB might access regions of memory with attributes that could not be accessed at that Exception level or Security state
<a href="#">1951501</a>	Updated	Programmer	Category B	Atomic instructions with acquire semantics might not be ordered with respect to older stores with release semantics
<a href="#">2004044</a>	New	Programmer	Category B	Virtual to physical translation latency might not be captured for SPE records when physical address collection is disabled
<a href="#">2004056</a>	New	Programmer	Category B	Incorrect programming of PMBPTR_EL1 might result in a deadlock
<a href="#">1740836</a>	Updated	Programmer	Category C	RAS error reported could have incorrect value in ERROADDR_EL1
<a href="#">1740844</a>	Updated	Programmer	Category C	Instruction sampling bias exists in SPE implementation
<a href="#">1816420</a>	Updated	Programmer	Category C	Loss of CTI events during warm reset
<a href="#">1816423</a>	Updated	Programmer	Category C	The core might deadlock when an external debugger injects instructions using ITR register
<a href="#">1817660</a>	Updated	Programmer	Category C	Possible loss of CTI event
<a href="#">1817664</a>	Updated	Programmer	Category C	A memory mapped write to PMSSRR might falsely cause some PMU counters and counter overflow status to be reset after snapshot capture and read might return unknown/written data
<a href="#">1827435</a>	Updated	Programmer	Category C	Watchpoint Exception on DC ZVA does not report correct address in FAR
<a href="#">1827438</a>	Updated	Programmer	Category C	Memory uploads and downloads via memory access mode within Debug state can fail to accurately read or write memory contents
<a href="#">1872191</a>	Updated	Programmer	Category C	External debug accesses in memory access mode with SCTLX_ELX.IESB set might result in unpredictable behavior
<a href="#">1872195</a>	Updated	Programmer	Category C	Transient L2 tag double bit Errors might cause data corruption
<a href="#">1872198</a>	Updated	Programmer	Category C	ERRORMISCO_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE values for ECC errors in the L1 data cache might be incorrect
<a href="#">1872201</a>	Updated	Programmer	Category C	Uncorrectable tag errors in L2 cache might cause deadlock
<a href="#">1941803</a>	Updated	Programmer	Category C	PFG duplicate reported faults through a Warm reset
<a href="#">1941502</a>	Updated	Programmer	Category C	L2 data RAM may fail to report corrected ECC errors
<a href="#">1941939</a>	Updated	Programmer	Category C	Some corrected errors might incorrectly increment ERRORMISCO.CECR or ERRORMISCO.CECO

ID	Status	Area	Category	Summary
<a href="#">1951505</a>	Updated	Programmer	Category C	The PE might deadlock if Pseudofault Injection is enabled in Debug State
<a href="#">1983426</a>	New	Programmer	Category C	Incorrect fault status code might be reported in Statistical Profiling Extension register PMBSR_EL1.FSC
<a href="#">2004039</a>	New	Programmer	Category C	Incorrect timestamp value reported in SPE records when timestamp capture is enabled
<a href="#">2004098</a>	New	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL

**24-Sep-2020: Changes in document version v5.0**

ID	Status	Area	Category	Summary
<a href="#">1941713</a>	New	Programmer	Category B	External debugger access to Debug registers might not work during Warm reset
<a href="#">1941499</a>	New	Programmer	Category B	Store operation that encounters multiple hits in the TLB might access regions of memory with attributes that could not be accessed at that Exception level or Security state
<a href="#">1951501</a>	New	Programmer	Category B	Atomic instructions with acquire semantics might not be ordered with respect to older stores with release semantics
<a href="#">1941803</a>	New	Programmer	Category C	PFG duplicate reported faults through a Warm reset
<a href="#">1941711</a>	New	Programmer	Category C	IDATAn_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB
<a href="#">1941502</a>	New	Programmer	Category C	L2 data RAM may fail to report corrected ECC errors
<a href="#">1941933</a>	New	Programmer	Category C	The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified
<a href="#">1941936</a>	New	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events
<a href="#">1941939</a>	New	Programmer	Category C	Some corrected errors might incorrectly increment ERRORMISCO.CECR or ERRORMISCO.CECO
<a href="#">1951505</a>	New	Programmer	Category C	The PE might deadlock if Pseudofault Injection is enabled in Debug State

**26-Jun-2020: Changes in document version v4.0**

ID	Status	Area	Category	Summary
<a href="#">1875701</a>	New	Programmer	Category B	Core might generate breakpoint exception on incorrect IA
<a href="#">1877147</a>	New	Programmer	Category B	Watchpoint exception on Ld/St does not report correct address in FAR or EDWAR
<a href="#">1872191</a>	New	Programmer	Category C	External debug accesses in memory access mode with SCTLR_ELx.IESB set might result in unpredictable behavior
<a href="#">1872195</a>	New	Programmer	Category C	Transient L2 tag double bit Errors might cause data corruption
<a href="#">1872198</a>	New	Programmer	Category C	ERRORMISCO_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE values for ECC errors in the L1 data cache might be incorrect
<a href="#">1872201</a>	New	Programmer	Category C	Uncorrectable tag errors in L2 cache might cause deadlock

**07-May-2020: Changes in document version v3.0**

ID	Status	Area	Category	Summary
<a href="#">1827430</a>	New	Programmer	Category B	A transient single-bit ECC error in the MMU TC RAM might lead to stale translation in the L2 TLB
<a href="#">1827440</a>	New	Programmer	Category B	Atomic Store instructions to shareable write-back memory might cause memory consistency failures
<a href="#">1816420</a>	New	Programmer	Category C	Loss of CTI events during warm reset
<a href="#">1816423</a>	New	Programmer	Category C	The core might deadlock when an external debugger injects instructions using ITR register
<a href="#">1817660</a>	New	Programmer	Category C	Possible loss of CTI event
<a href="#">1817664</a>	New	Programmer	Category C	A memory mapped write to PMSSRR might falsely cause some PMU counters and counter overflow status to be reset after snapshot capture and read might return unknown/written data
<a href="#">1827435</a>	New	Programmer	Category C	Watchpoint Exception on DC ZVA does not report correct address in FAR
<a href="#">1827438</a>	New	Programmer	Category C	Memory uploads and downloads via memory access mode within Debug state can fail to accurately read or write memory contents

**14-Feb-2020: Changes in document version v2.0**

ID	Status	Area	Category	Summary
<a href="#">1740846</a>	New	Programmer	Category B	Hardware management of dirty state and the Access flag by SPE might fail, resulting in an unsupported FSC code and incorrect EC code in PMBSR_EL1 on a buffer translation
<a href="#">1740836</a>	New	Programmer	Category C	RAS error reported could have incorrect value in ERR0ADDR_EL1
<a href="#">1740844</a>	New	Programmer	Category C	Instruction sampling bias exists in SPE implementation

**31-Jan-2020: Changes in document version v1.0**

No errata in this document version.

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">1740846</a>	Programmer	Category B	Hardware management of dirty state and the Access flag by SPE might fail, resulting in an unsupported FSC code and incorrect EC code in PMBSR_EL1 on a buffer translation	r0p0	r0p1
<a href="#">1827430</a>	Programmer	Category B	A transient single-bit ECC error in the MMU TC RAM might lead to stale translation in the L2 TLB	r0p0	r0p1
<a href="#">1827440</a>	Programmer	Category B	Atomic Store instructions to shareable write-back memory might cause memory consistency failures	r0p0	r0p1
<a href="#">1875701</a>	Programmer	Category B	Core might generate breakpoint exception on incorrect IA	r0p0	r0p1
<a href="#">1877147</a>	Programmer	Category B	Watchpoint exception on Ld/St does not report correct address in FAR or EDWAR	r0p0	r0p1
<a href="#">1941499</a>	Programmer	Category B	Store operation that encounters multiple hits in the TLB might access regions of memory with attributes that could not be accessed at that Exception level or Security state	r0p0	r0p1
<a href="#">1941713</a>	Programmer	Category B	External debugger access to Debug registers might not work during Warm reset	r0p0	r0p1
<a href="#">1951501</a>	Programmer	Category B	Atomic instructions with acquire semantics might not be ordered with respect to older stores with release semantics	r0p0	r0p1
<a href="#">2004044</a>	Programmer	Category B	Virtual to physical translation latency might not be captured for SPE records when physical address collection is disabled	r0p0	r0p1
<a href="#">2004056</a>	Programmer	Category B	Incorrect programming of PMBPTR_EL1 might result in a deadlock	r0p0	r0p1
<a href="#">2132063</a>	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang	r0p0, r0p1, r0p2	Open
<a href="#">2242637</a>	Programmer	Category B	PDP deadlock due to CMP/CMN + B.AL/B.NV fusion	r0p0, r0p1, r0p2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2376746</a>	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	r0p0, r0p1, r0p2	Open
<a href="#">2395407</a>	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption	r0p0, r0p1, r0p2	Open
<a href="#">2478780</a>	Programmer	Category B	Pointer Authentication controls might become corrupt	r0p0, r0p1, r0p2	Open
<a href="#">2712572</a>	Programmer	Category B	The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	r0p0, r0p1, r0p2	Open
<a href="#">1740836</a>	Programmer	Category C	RAS error reported could have incorrect value in ERROADDR_EL1	r0p0	r0p1
<a href="#">1740844</a>	Programmer	Category C	Instruction sampling bias exists in SPE implementation	r0p0	r0p1
<a href="#">1816420</a>	Programmer	Category C	Loss of CTI events during warm reset	r0p0	r0p1
<a href="#">1816423</a>	Programmer	Category C	The core might deadlock when an external debugger injects instructions using ITR register	r0p0	r0p1
<a href="#">1817660</a>	Programmer	Category C	Possible loss of CTI event	r0p0	r0p1
<a href="#">1817664</a>	Programmer	Category C	A memory mapped write to PMSSRR might falsely cause some PMU counters and counter overflow status to be reset after snapshot capture and read might return unknown/written data	r0p0	r0p1
<a href="#">1827435</a>	Programmer	Category C	Watchpoint Exception on DC ZVA does not report correct address in FAR	r0p0	r0p1
<a href="#">1827438</a>	Programmer	Category C	Memory uploads and downloads via memory access mode within Debug state can fail to accurately read or write memory contents	r0p0	r0p1
<a href="#">1872191</a>	Programmer	Category C	External debug accesses in memory access mode with SCTL_ELx.IESB set might result in unpredictable behavior	r0p0	r0p1
<a href="#">1872195</a>	Programmer	Category C	Transient L2 tag double bit Errors might cause data corruption	r0p0	r0p1

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">1872198</a>	Programmer	Category C	ERRORMISCO_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE values for ECC errors in the L1 data cache might be incorrect	r0p0	r0p1
<a href="#">1872201</a>	Programmer	Category C	Uncorrectable tag errors in L2 cache might cause deadlock	r0p0	r0p1
<a href="#">1941502</a>	Programmer	Category C	L2 data RAM may fail to report corrected ECC errors	r0p0	r0p1
<a href="#">1941711</a>	Programmer	Category C	IDATAn_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB	r0p0, r0p1, r0p2	Open
<a href="#">1941803</a>	Programmer	Category C	PFG duplicate reported faults through a Warm reset	r0p0	r0p1
<a href="#">1941933</a>	Programmer	Category C	The core might report incorrect fetch address to FAR_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified	r0p0, r0p1, r0p2	Open
<a href="#">1941936</a>	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events	r0p0, r0p1, r0p2	Open
<a href="#">1941939</a>	Programmer	Category C	Some corrected errors might incorrectly increment ERRORMISCO.CECR or ERRORMISCO.CECO	r0p0	r0p1
<a href="#">1951505</a>	Programmer	Category C	The PE might deadlock if Pseudofault Injection is enabled in Debug State	r0p0	r0p1
<a href="#">1983426</a>	Programmer	Category C	Incorrect fault status code might be reported in Statistical Profiling Extension register PMBSR_EL1.FSC	r0p0	r0p1
<a href="#">2004039</a>	Programmer	Category C	Incorrect timestamp value reported in SPE records when timestamp capture is enabled	r0p0	r0p1
<a href="#">2004098</a>	Programmer	Category C	DRPS might not execute correctly in Debug state with SCTLR_ELx.IESB set in the current EL	r0p0, r0p1	r0p2
<a href="#">2091746</a>	Programmer	Category C	CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation	r0p0, r0p1	r0p2
<a href="#">2102457</a>	Programmer	Category C	ETM trace information records a branch to the next instruction as an N atom	r0p0, r0p1	r0p2

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2102759</a>	Programmer	Category C	External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register	r0p0, r0p1	r0p2
<a href="#">2106992</a>	Programmer	Category C	An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers	r0p0, r0p1, r0p2	Open
<a href="#">2131905</a>	Programmer	Category C	Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes	r0p0, r0p1	r0p2
<a href="#">2132043</a>	Programmer	Category C	OSECRR_EL1/EDECCR is incorrectly included in the Warm Reset domain	r0p0, r0p1	r0p2
<a href="#">2151898</a>	Programmer	Category C	A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely	r0p0, r0p1, r0p2	Open
<a href="#">2242641</a>	Programmer	Category C	An SError might not be reported for an atomic store that encounters data poison	r0p0, r0p1, r0p2	Open
<a href="#">2280349</a>	Programmer	Category C	PMU L1D_CACHE_REFILL_OUTER is inaccurate	r0p0, r0p1, r0p2	Open
<a href="#">2296015</a>	Programmer	Category C	L1 Data poison is not cleared by a store	r0p0, r0p1, r0p2	Open
<a href="#">2341664</a>	Programmer	Category C	ESR_ELx.ISV can be set incorrectly for an external abort on translation table walk	r0p0, r0p1, r0p2	Open
<a href="#">2346732</a>	Programmer	Category C	Lower priority exception might be reported when abort condition is detected at both stages of translation	r0p0, r0p1, r0p2	Open
<a href="#">2423050</a>	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR	r0p0, r0p1, r0p2	Open
<a href="#">2446530</a>	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	r0p0, r0p1, r0p2	Open
<a href="#">2699192</a>	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED	r0p0, r0p1, r0p2	Open
<a href="#">2699198</a>	Programmer	Category C	Reads of DISR_EL1 incorrectly return 0s while in Debug State	r0p0, r0p1, r0p2	Open
<a href="#">2699762</a>	Programmer	Category C	Incorrect read value for Performance Monitors Control Register	r0p0, r0p1, r0p2	Open



ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2708634</a>	Programmer	Category C	DRPS instruction is not treated as UNDEFINED at EL0 in Debug state	r0p0, r0p1, r0p2	Open
<a href="#">2712565</a>	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field	r0p0, r0p1, r0p2	Open

# Errata descriptions

## Category A

There are no errata in this category.

## Category A (rare)

There are no errata in this category.

## Category B

1740846

**Hardware management of dirty state and the Access flag by SPE might fail, resulting in an unsupported FSC code and incorrect EC code in PMBSR\_EL1 on a buffer translation**

### Status

Fault Type: Programmer Category B.

Fault Status: Present in r0p0. Fixed in r0p1.

### Description

When Stage 2 dirty and access flag updates are turned off, a failed profiling buffer translation request might result in reporting a Stage 2 Data Abort code in PMBSR\_EL1.EC. This also results in an Unsupported Exclusive or Atomic Access fault status code update in PMBSR\_EL1, which is not one of the defined FSC codes for this register.

### Configurations Affected

This erratum affects all configurations.

### Conditions

SPE is enabled and the following conditions are true:

1. Hardware Management of dirty state and access flag update in Stage 1 translations is enabled in TCR\_EL1.
2. Hardware Management of dirty state and access flag update in Stage 2 translations is disabled.

### Implications

There might be a loss of sampling data as software needs to restart the profiling session to recover from this error.

### Workaround

This erratum can be avoided by pre-dirtying the SPE buffer pages.

## 1827430

### A transient single-bit ECC error in the MMU TC RAM might lead to stale translation in the L2 TLB

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain conditions, a transient single-bit ECC error in the MMU TC RAM might prevent a TLB invalidate (TLBI) instruction from removing the entry. If the transient error is not detected for a subsequent miss request targeting the affected page, then the MMU might return a stale translation.

#### Configurations affected

All configurations are affected.

#### Conditions

All of the following conditions must be met:

1. Both stage 1 and stage 2 translations are enabled.
2. Stage 1 page or block size is larger than stage 2 page or block size.
3. MMU TC RAM entry has a transient single-bit ECC error.
4. TLBI targets the translation in the MMU TC RAM entry containing the single-bit ECC error.
5. The single-bit ECC error prevents the TLBI from removing the entry.
6. Transient single-bit ECC error goes away before a subsequent translation request matching the L2 TLB entry is issued.

#### Implications

If the above conditions are met, then the MMU might return stale translation for a subsequent access. The transient single-bit ECC error will be reported in `ERRORMISCO_EL1` register.

#### Workaround

This erratum can be avoided by setting `CPUECTLR_EL1[53]` to 1, which disables the allocation of splintered pages in the L2 TLB.

## 1827440

### Atomic Store instructions to shareable write-back memory might cause memory consistency failures

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Atomic Store instructions to shareable write-back memory that are performed as far atomics might cause memory consistency failures if the initiating PE has a shared copy of the cache line containing the addressed memory.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. PEO executes Atomic Store instruction that hits in the L1 data cache and L2 cache in the Shared state.
2. PEO changes the L2 state to Invalid, sends an invalidating snoop to the L1 data cache, and issues a AtomicStore transaction on the CHI interconnect.
3. PEO invalidating snoop to the L1 data cache is delayed due to internal queueing.

#### Implications

If the above conditions are met, PEO might not observe invalidating snoops caused by other PEs in the same coherency domain and thus might violate memory consistency for loads to the same cache line as the Atomic Store.

#### Workaround

Set CPUACTLR2\_EL1[2] to force Atomic Store operations to write-back memory to be performed in the L1 data cache.

## 1875701

### Core might generate breakpoint exception on incorrect IA

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain rare conditions, the core can generate a breakpoint exception on the instruction that is sequentially before the address specified in DBGBVR<n>\_EL1.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This exception might occur when:

1. Hardware breakpoint is enabled.
2. CPU instruction execution is not being single stepped.

#### Implications

If the above conditions are met, a breakpoint exception programmed for a given PC might instead cause a breakpoint exception for the instruction at PC-4.

#### Workaround

If software recognizes that a breakpoint exception has occurred for PC-4, when a breakpoint was expected at PC, then an instruction step should be performed.

Note: this erratum was previously published with a different workaround, which entailed setting CPUACTLR\_EL1[21] to 1'b1. That workaround should not be applied.

## 1877147

### Watchpoint exception on Ld/St does not report correct address in FAR or EDWAR

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

If a load or store crosses a cache line (cache line size = 64 bytes) and a watchpoint address targets a location in the upper cache line, the Fault Address Register (FAR) or the External Debug Watchpoint Address Register (EDWAR) (if set up for Debug Halt) will contain an incorrect address.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

Incorrect address in FAR or EDWAR appears when the:

1. Watchpoint targets a double word (or less or more) at cache line address B.
2. Load or store targets accesses two cache lines: lower cache line A and upper cache line B. The cache line size is 64 bytes.

#### Implications

FAR contains the target address of load or store.

EDWAR contains the target address of load or store if enabled for Debug Halt.

#### Workaround

There is no hardware workaround.

The following software workaround can be applied:

If the Fault Address Register (FAR) or External Debug Watchpoint Address Register (EDWAR) does not match a watchpoint, software can attempt to identify a relevant watchpoint:

a) For A DC ZVA whose address is not aligned to DCZID\_EL0.BS by rounding the faulting address down to a cache line boundary (64 bytes) and attempting to match this against active watchpoints.

Note: most software aligns addresses used by DC ZVA, and this case is expected to be rare in practice.

b) For all other loads and stores by attempting to use the address of the next cache line boundary (64 bytes) and attempting to match this against active watchpoints.



## 1941499

### Store operation that encounters multiple hits in the TLB might access regions of memory with attributes that could not be accessed at that Exception level or Security state

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain circumstances, a store operation that encounters multiple hits in the TLB can generate a prefetch request to regions of memory with attributes that could not be accessed at that Exception level or Security state.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. A store operation encounters multiple hits in the TLB due to inappropriate invalidation or misprogramming of a contiguous bit.
2. A read request is generated with a physical address and attributes that are an amalgamation of the multiple TLB entries that hit.

#### Implications

If the above conditions are met, a read request could be generated to regions of memory with attributes that could not be accessed at that Exception level or Security state. The memory location will not be updated.

#### Workaround

This erratum can be avoided by setting CPUECTLR\_EL1[8] to 1. There is a small performance cost (<0.5%) for setting this bit.

## 1941713

### External debugger access to Debug registers might not work during Warm reset

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

During Warm reset, external debugger access for Debug registers might be ignored.

#### Configurations Affected

All configurations are affected.

#### Conditions

1. Warm reset is asserted.
2. External debugger access is initiated for one of following Debug registers:
  - DBGBCR<n>\_EL1 (n=0-5)
  - DBGBVR<n>\_EL1 (n=0-5)
  - EDECCR

#### Implications

If the above conditions are met, the core might ignore the access request. The read operation might return incorrect data. The write operation might not take effect and stale data might be retained.

#### Workaround

There is no workaround.

## 1951501

### Atomic instructions with acquire semantics might not be ordered with respect to older stores with release semantics

#### Status

Fault Type: Programmer Category B.

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain conditions, atomic instructions with acquire semantics might not be ordered with respect to older instructions with release semantics. The older instruction could either be a store or store atomic.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Load atomic, CAS, or SWP with acquire but no release semantics is executed.
2. There is an older instruction with release semantics and it could either be a store to non-WB memory or a store atomic instruction that is executed as a far atomic.

#### Implications

If the above condition are met, a memory ordering violation might happen.

#### Workaround

This erratum can be avoided by inserting a DMB ST before acquire atomic instructions without release semantics. This can be implemented through execution of the following code at EL3 as soon as possible after boot:

```
LDR x0,=0x0
MSR S3_6_c15_c8_0,x0
LDR x0,= 0x10E3900002
MSR S3_6_c15_c8_2,x0
LDR x0,= 0x10FFF00083
MSR S3_6_c15_c8_3,x0
LDR x0,= 0x2001003FF
MSR S3_6_c15_c8_1,x0
```

```
LDR x0,=0x1
MSR S3_6_c15_c8_0,x0
LDR x0,= 0x10E3800082
MSR S3_6_c15_c8_2,x0
LDR x0,= 0x10FFF00083
MSR S3_6_c15_c8_3,x0
LDR x0,= 0x2001003FF
MSR S3_6_c15_c8_1,x0
```

```
LDR x0,=0x2
MSR S3_6_c15_c8_0,x0
LDR x0,= 0x10E3800200
MSR S3_6_c15_c8_2,x0
LDR x0,= 0x10FFF003E0
MSR S3_6_c15_c8_3,x0
LDR x0,= 0x2001003FF
MSR S3_6_c15_c8_1,x0
```

```
ISB
```

## 2004044

### Virtual to physical translation latency might not be captured for SPE records when physical address collection is disabled.

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Virtual address (VA) to physical address (PA) translation latency is not captured in SPE records when physical address collection is disabled at the appropriate exception level (EL).

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Physical address collection is disabled for SPE records at the appropriate EL by setting PMSCR\_EL1.PA=0 or PMSCR\_EL2.PA=0.

#### Implications

If the above conditions are met, then the translation latency value is not captured in the SPE records.

#### Workaround

Where it is acceptable to capture the physical address, this erratum can be avoided by enabling physical address sampling, by setting PMSCR\_EL1.PA = 1 and PMSCR\_EL2.PA = 1.

## 2004056

### Incorrect programming of PMBPTR\_EL1 might result in a deadlock

#### Status

Fault Type: Programmer Category B  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

When PMBPTR\_EL1 is incorrectly programmed to be equal to or greater than PMBLIMITR\_EL1, then under certain conditions, the CPU might deadlock.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

The erratum occurs under the following conditions:

1. SPE is enabled.
2. PMBSR\_EL1.S = 0, indicating PMBIRQ is not asserted.
3. PMBPTR\_EL1 is programmed to be equal to or greater than PMBLIMITR\_EL1.

#### Implications

If the above conditions are met, then the CPU might deadlock. Note that software written correctly will not expose this erratum.

#### Workaround

This erratum can be avoided by mediating access to the SPE control registers from a higher exception level.

A hypervisor at EL2 can configure MDCR\_EL2.E2PB to trap EL1 accesses to PMBPTR\_EL1, PMBLIMITR\_EL1, and PMBSR\_EL1. The hypervisor can mediate these accesses and maintain a shadow copy of PMBLIMITR\_EL1 such that the physical PMBLIMITR\_EL1 register has PMBLIMITR\_EL1.E clear whenever PMBPTR\_EL1.PTR >= PMBLIMITR\_EL1.LIMIT.

Firmware at EL3 can configure MDCR\_EL3.NSPB to disable SPE in the active security state and trap erroneous EL1/EL2 accesses to the SPE registers. Software written correctly should not access the SPE registers in this case.

## 2132063

### Disabling of data prefetcher with outstanding prefetch TLB miss may cause a hang

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

If the data prefetcher is disabled (by an MSR to CPUECTLR register) while a prefetch TLB miss is outstanding, the processor may hang on the next context switch.

#### Configurations Affected

All configurations are affected.

#### Conditions

- MSR write to CPUECTLR register that disables the data prefetcher.
- A TLB miss from the prefetch TLB is outstanding.

#### Implications

If the above conditions are met, a hang may occur on the next context switch.

#### Workaround

- Workaround option 1:  
If the following code surrounds the MSR, it will prevent the erratum from happening:
  - tlbi (to blind address) local version (does not have to be broadcast)
  - dsb
  - isb
  - MSR CPUECTLR - disabling the prefetcher
  - isb
- Workaround option 2:  
Place the data prefetcher in the most conservative mode instead of disabling it. This will greatly reduce prefetches but not eliminate them. This is accomplished by writing the following bits to the value indicated:
  - ecltr[7:6], PF\_MODE = 2'b11

## 2242637

### PDP deadlock due to CMP/CMN + B.AL/B.NV fusion

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

When Performance Defined Power (PDP) is enabled, a Compare (CMP) or Compare negative (CMN) instruction followed by a conditional branch of form B.AL or B.NV might cause a deadlock.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. PDP configuration is enabled.
2. Execution of CMP/CMN, followed by B.AL/B.NV.

#### Implications

If above conditions are met, then a deadlock might result, requiring a reset of the processor.

#### Workaround

This erratum can be avoided by applying following patch. These instructions are not expected to be present in the code often, so any performance impact should be minimal. The code sequence should be applied early in the boot sequence prior to any of the possible errata conditions being met.

```
LDR x0,=0x5
MSR S3_6_c15_c8_0,x0 ; MSR CPUPSELR_EL3, X0
LDR x0,=0x10F600E000
MSR S3_6_c15_c8_2,x0 ; MSR CPUPOR_EL3, X0
LDR x0,=0x10FF80E000
MSR S3_6_c15_c8_3,x0 ; MSR CPUPMR_EL3, X0
LDR x0,=0x8000000003FF
MSR S3_6_c15_c8_1,x0 ; MSR CPUPCR_EL3, X0
```

ISB

Note that there is no workaround provided for r0p0 hardware. Please contact Arm support for further details.



## 2376746

### Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

A PE executing a PLDW or PRFM PST instruction that lies on a mispredicted branch path might cause a second PE executing a store exclusive to the same cache line address to fail continuously.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. One PE is executing store exclusive.
2. A second PE has branches that are consistently mispredicted.
3. The second PE instruction stream contains a PLDW or PRFM PST instruction on the mispredicted path that accesses the same cache line address as the store exclusive executed by the first PE.
4. PLDW/PRFM PST causes an invalidation of the first PE's caches and a loss of the exclusive monitor.

#### Implications

If the above conditions are met, the store exclusive instruction might continuously fail.

#### Workaround

Set CPUACTLR2\_EL1[0] to 1 to force PLDW/PRFM ST to behave like PLD/PRFM LD and not cause invalidations to other PE caches. There might be a small performance degradation to this workaround for certain workloads that share data.

## 2395407

### Translation table walk folding into an L1 prefetch might cause data corruption

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, and r0p2. Open

#### Description

A translation table walk that matches an existing L1 prefetch with a read request outstanding on CHI might fold into the prefetch, which might lead to data corruption for a future instruction fetch.

#### Configurations Affected

This erratum affects all configurations

#### Conditions

1. In specific microarchitectural situations, the PE merges a translation table walk request with an older hardware or software prefetch L2 cache miss request.

#### Implications

If the previous conditions are met, an unrelated instruction fetch might observe incorrect data.

#### Workaround

Disable folding of demand requests into older prefetches with L2 miss requests outstanding by setting CPUACTLR2\_EL1[40] to 1.

## 2478780

### Pointer Authentication controls might become corrupt

#### Status

Fault Type: Programmer Category B

Fault Status: Present in rOp0, rOp1, and rOp2. Open.

#### Description

When the Processing Element (PE) writes to any of the following Pointer Authentication control bits, the state of the bit might become corrupt:

- SCR\_EL3.API
- HCR\_EL2.API
- SCTLR\_EL3.(ENDB,END,ENIB,ENIA)
- SCTLR\_EL2.(ENDB,END,ENIB,ENIA)
- SCTLR\_EL1.(ENDB,END,ENIB,ENIA)

This can result in Pointer Authentication related instructions exhibiting unexpected behaviors, for example improperly executing as a NOP or failing to correctly TRAP:

- AUTDA, AUTDB, AUTDZA, AUTDZB, AUTIA, AUTIA1716, AUTIASP, AUTIAZ, AUTIB, AUTIB1716, AUTIBSP, AUTIBZ, AUTIZA, AUTIZB
- PACGA, PACDA, PACDB, PACDZA, PACDZB, PACIA, PACIA1716, PACIASP, PACIAZ, PACIB, PACIB1716, PACIBSP, PACIBZ, PACIZA, PACIZB
- RETAA, RETAB, BRAA, BRAB, BLRAA, BLRAB, BRAAZ, BRABZ, BLRAAZ, BLRABZ
- ERETA, ERETAB, LDRAA, and LDRAB

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. The PE writes to any of the listed Pointer Authentication control bits.
2. The PE executes a Pointer Authentication related instruction.

#### Implications

If the above conditions are met, then the Pointer Authentication instruction might exhibit unexpected behaviors.

#### Workaround

This erratum can be avoided by flushing the mop cache following a write to registers SCR\_EL3, HCR\_EL2, or SCTLR\_ELx. This can be implemented through execution of the following code at EL3 as soon as possible after boot:

```
LDR x0,=0x3
MSR S3_6_c15_c8_0,x0 ; MSR CPUPSELR_EL3, X0
LDR x0,=0xEE010F10
MSR S3_6_c15_c8_2,x0 ; MSR CPUPOR_EL3, X0
LDR x0,=0xFF1F0FFE
MSR S3_6_c15_c8_3,x0 ; MSR CPUPMR_EL3, X0
LDR x0,=0x100000004003FF
MSR S3_6_c15_c8_1,x0 ; MSR CPUPCR_EL3, X0
ISB
```

## 2712572

### The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

If a core is fetching instructions from memory while stage 1 translation is disabled and instruction cache is disabled, the core ignores Stage 2 forced Write-Back indication programmed by HCR\_EL2.FWB and make Non-cacheable, Normal memory request. This may cause the core to fetch stale data from memory subsystem.

#### Configurations Affected

This erratum might affect system configurations that do not use Arm interconnect IP.

#### Conditions

The erratum occurs if all the following conditions apply:

- The *Processing Element* (PE) is using EL1 translation regime.
- Stage 2 translation is enabled (HCR\_EL2.VM=1).
- Stage 1 translation is disabled (SCTLR\_EL1.M=0).
- Instruction cache is enabled from EL2 (HCR\_EL2.ID=0).
- Instruction cache is disabled from EL1 (SCTLR\_EL1.I=0).

#### Implications

If the conditions are satisfied, the core makes all instruction fetch request as Non-cacheable, Normal memory regardless of stage 2 translation output even if Stage 2 Forced Write-back is enabled. This might cause the core to fetch stale data from memory because Non-cacheable memory access does not probe any of cache hierarchy (e.g., Level-2 cache). If the bypassed cache hierarchy contains data modified by other initiators, stale data might be fetched from memory.

#### Workaround

For Hypervisor, initiating appropriate cache maintenance operations as if the core does not support stage 2 Forced Write-back feature. The cache maintenance operation should be initiated when new memory is allocated to a guest OS. This operation writeback the modified data in intermediate caches to point of coherency.

## Category B (rare)

There are no errata in this category.

## Category C

1740836

### RAS error reported could have incorrect value in ERR0ADDR\_EL1

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain conditions, capacity eviction of a line which single or double bit ECC error is in the process of being reported could end up corrupting the value in ERR0ADDR\_EL1 register.

#### Configurations Affected

The erratum affects configurations with CORE\_CACHE\_PROTECTION set to TRUE.

#### Conditions

1. ECC error is detected in the L1 Data RAM.
2. RAS error is in the process of being reported and the line is replaced due to capacity eviction.

#### Implications

If the above conditions are met, ERR0ADDR\_EL1 could have incorrect value. In the case of a single bit error, the data will be corrected and in the case of a double bit error data is written out as poisoned.

#### Workaround

There is no workaround for this erratum.

## 1740844

### Instruction sampling bias exists in SPE implementation

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

A PE that is used to perform instruction sampling using the SPE mechanism might exhibit sampling bias toward instructions that are branch targets.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. SPE configured and utilized on PE.

#### Implications

Software utilizing SPE might see unexpectedly high sample counts for branch target instructions and unexpectedly low sample counts for some instructions closely following a branch target.

#### Workaround

No hardware workaround.



## 1816420

### Loss of CTI events during warm reset

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

ETM external output CTI events from the core to the external DebugBlock will not be reported during warm reset.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. An ETM external output CTI event occurs while warm reset is asserted.

#### Implications

The ETM external output CTI event will be dropped and any cross triggering that depends on this CTI event will not occur. For example, if the ETM external output was to be used to trigger a trace capture component to stop trace capture, then trace capture will not stop due to this event.

#### Workaround

This erratum has no workaround.

## 1816423

### The core might deadlock when an external debugger injects instructions using ITR register

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The core might deadlock when an external debugger injects instructions by ITR register.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. An external debugger requests the core to enter debug state while the core is stalled because of an instruction abort due to a permission fault.
2. The external debugger injects instructions using the ITR register.

#### Implications

The core might deadlock if the above conditions are satisfied.

#### Workaround

This erratum has no workaround.

## 1817660

### Possible loss of CTI event

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

A CTI event from the core to the external DebugBlock might be dropped, in rare occurrences, if close in temporal proximity to a previous CTI event.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. CTI event occurs.
2. Another CTI event occurs before completion of the processing of the previous CTI event.

#### Implications

CTI events might be dropped.

#### Workaround

This erratum has no workaround.

## 1817664

**A memory mapped write to PMSSRR might falsely cause some PMU counters and counter overflow status to be reset after snapshot capture and read might return unknown/written data**

### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

### Description:

A memory mapped write to PMSSRR at offset 0x6f4 might configure the Cycle counter and/or Performance Monitor event counters to be reset along with reset of corresponding overflow status bits in the PMOVSRR register. The register supports read/write functionality instead of RAZ/WI.

### Configurations affected

This erratum affects all configurations.

### Conditions

1. System enables PMU snapshot mechanism.
2. System performs memory mapped write of PMSSRR setting PMSSRR[x], where x is 31 or any value from 0 to 5 (inclusive).
3. Snapshot trigger is seen through a legal mechanism.

### Implications

If the above conditions are met, the corresponding counter (PMCCNTR\_ELO if x=31 or PMEVCNTR<x>\_ELO if x = [0,5]) will reset after a snapshot is taken. Further, the corresponding bit in the PMOVSRR\_ELO register will be reset.

A memory mapped read will return data that is written to these bits and 0 otherwise.

This register is supposed to have RAZ/WI functionality and no effect on other counters.

### Workaround

Avoid write of PMSSRR when system is using the PMU Snapshot mechanism.

## 1827435

### Watchpoint Exception on DC ZVA does not report correct address in FAR

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

If the watchpoint address targets a lower portion of a cache line, but not all of the cache line, and the address target of the DC ZVA falls in the upper portion of the cache line that the watchpoint does not target the FAR will contain an incorrect address.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. Watchpoint targets double word (or less or more) at address A.
2. DC ZVA targets address greater than A+7, but less than A+63. The cache line size is 64 bytes, which is a mis-aligned address.

#### Implications:

FAR contains target address of DC ZVA.

#### Workaround:

There is no hardware workaround. The common case for DC ZVA targets is to be granule aligned, thus most software will not be affected by this case.

## 1827438

### Memory uploads and downloads via memory access mode within Debug state can fail to accurately read or write memory contents

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Memory uploads via memory access mode within Debug state might fail to set EDSCR.TXfull to 1, possibly resulting in an intended memory read being skipped and erroneous memory contents being displayed for that address.

Memory downloads via memory access mode within Debug state might prematurely clear EDSCR.RXfull, possibly resulting in an intended memory write being skipped and subsequent memory access mode downloads therefore writing data to incorrect addresses.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

For memory upload:

1. The core is in Debug state having been properly set up via the external debug interface for memory upload (target to external host).
2. A series of external reads from DBGDTRTX\_ELO are used, where each read first clears EDSCR.TXfull to 0, then initiates memory uploads via PE-generated load & system register write instruction pairs, then sets EDSCR.(TXfull,ITE) to (1,1) on successful completion of each iteration.
3. Certain internal timing conditions relating to execution of a previous load instruction exist, resulting in the failure to set EDSCR.TXfull to 1 on some iteration.

For memory download:

1. The core is in Debug state having been properly set up via the external debug interface for memory download (external host to target).
2. A series of external writes to DBGDTRRX\_ELO are used, where each write first sets EDSCR.RXfull to 1, then initiates memory downloads via PE-generated system register read & store instruction pairs, then sets EDSCR.(RXfull,ITE) to (0,1) on successful completion of each iteration.
3. Certain internal timing conditions relating to execution of a previous load instruction exist, resulting in a premature clearing of EDSCR.RXfull to 0 on some iteration.

## Implications

If the above conditions are met, the failure mechanism could effectively skip an intended memory read in a memory upload loop, thus resulting in the erroneous display of data associated with the affected memory address. Or, the failure mechanism could effectively skip an intended memory write in a memory download loop, thus resulting in subsequent memory access mode downloads writing data to incorrect addresses.

## Workaround

A workaround is only needed if there is any possibility of connecting an external debugger to the core. If that possibility exists, then there are 2 separate workarounds:

1. Perform the memory upload or download operations with the debugger's FAST\_MEMORY\_ACCESS disabled. This can impact the performance of memory upload and download operations in Debug state, resulting in slight visible delays in the debugger user interface on memory upload and longer download times.  
or
2. Set CPUACTLR3\_EL1[47] in the boot sequence to prevent the faulty behavior. There is no performance impact associated with setting this bit, but there is a potential (workload dependent) power increase of approximately 1.5% total core power.

## 1872191

### External debug accesses in memory access mode with SCTL<sub>R</sub>\_EL<sub>x</sub>.IESB set might result in unpredictable behavior

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

In Debug state with SCTL<sub>R</sub>\_EL<sub>x</sub>.IESB set to 1, memory uploads and downloads executed in memory access mode might lead to unpredictable behavior for the current exception level.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. Core is In Debug state.
2. SCTL<sub>R</sub>\_EL<sub>x</sub>.IESB is set to 1 for the current exception level.
3. Memory access mode is enabled via EDSCR.MA set to 1.

#### Implications

If the above conditions are met, memory upload and download behavior is unpredictable for the current exception level and might lead to incorrect operation or results. The unpredictable behavior is limited to legal behavior at the current exception level.

#### Workaround

The erratum can be avoided by clearing SCTL<sub>R</sub>\_EL<sub>x</sub>.IESB before performing memory uploads or downloads in Debug state using memory access mode.



## 1872195

### Transient L2 tag double bit Errors might cause data corruption

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain uncommon conditions, transient double bit tag errors might cause valid cache data that is in an unrelated line in the same set to be overwritten.

#### Configurations affected

All configurations with CORE\_CACHE\_PROTECTION enabled.

#### Conditions

The following conditions must be met during additional rare timing and state conditions:

1. A double bit error (DBE) in the tag occurs shortly after the read of a line.
2. The DBE occurs before a write to that same line in a different way.
3. The DBE corrects after the write to that line.
4. An additional read is made to that line before it is evicted from the cache.

#### Implications

If the above conditions are met, the data in an unrelated line in the same set might be overwritten and corrupted. The effect on the failure rate is negligible in such a case. There is still substantial benefit being gained from the ECC logic.

#### Workaround

There is no workaround.

## 1872198

### ERR0MISCO\_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE values for ECC errors in the L1 data cache might be incorrect

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under certain conditions, the ERR0MISCO\_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE values recorded for ECC errors in the L1 data cache might be incorrect.

#### Configurations affected

This erratum affects configurations with CORE\_CACHE\_PROTECTION set to TRUE.

#### Conditions

1. The L1 data cache contains both a single-bit and double-bit ECC error on different words within the same 64-byte cacheline.
2. An access is made to the cacheline in the L1 data cache containing both the single-bit and double-bit ECC errors simultaneously.

#### Implications

If the above conditions are met, then ERR0MISCO\_EL1.SUBARRAY, ERROSTATUS.CE and ERROSTATUS.DE might have an incorrect values.

#### Workaround

There is no workaround for this erratum.

## 1872201

### Uncorrectable tag errors in L2 cache might cause deadlock

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Under rare conditions that include the aliasing of multiple virtual addresses to a single physical address, a detected and reported double-bit ECC error in the L2 cache tag RAM might lead to a state in which an unexpected L1 cache eviction can cause a deadlock in the L2 cache.

#### Configurations affected

This erratum affects configurations with `CORE_CACHE_PROTECTION TRUE`.

#### Conditions

1. L2 cache detects and reports a tag double-bit ECC error.
2. A set of rare conditions occur within the PE's memory system.

#### Implications

If the above conditions are met, the L2 transaction queue might deadlock and never complete the prefetch operation.

#### Workaround

There is no workaround for this erratum.

## 1941502

### L2 data RAM may fail to report corrected ECC errors

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

For specific operation types and cache states, a read of the L2 data RAM might fail to report a detected and corrected single-bit ECC error.

#### Configurations Affected

All configurations are affected.

#### Conditions

1. PE L1 data cache and L2 cache are in a SharedClean state and the exclusive monitor is armed for a given physical address.
2. PE executes a store exclusive instruction to this physical address.
3. L2 cache reads its data RAMs, and detects and corrects a single-bit ECC error.

#### Implications

If the above conditions are met, the PE will correct the error, but might fail to report it in the RAS error log registers. This can cause a small loss in diagnostic capability.

#### Workaround

There is no workaround.

## 1941711

### IDATAn\_EL3 might represent incorrect value after direct memory access to internal memory for Instruction TLB

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

After implementation-defined RAMINDEX register is programmed to initiate direct memory access to internal memory for Instruction TLB, implementation-defined IDATAn\_EL3 value represents unpredictable value.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Implementation-defined RAMINDEX register is programmed to initiate direct memory access to internal memory for Instruction TLB.

#### Implications

If the above conditions are met, IDATAn\_EL3 register might represent incorrect value for Translation regime, VMID, ASID, and VA[48:21].

#### Workaround

There is no workaround.

## 1941803

### PFG duplicate reported faults through a Warm reset

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

In certain conditions, the Pseudo-fault Generation Error Record Registers might generate duplicate faults through a Warm reset.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. ERROPFGCDN is set with a non-zero countdown value.
2. ERROPFGCTL is set to generate a pseudo-fault with ERROPFGCTL.CDEN enabled.
3. The countdown value expires, generating a pseudo-fault.
4. Warm reset asserts.

#### Implications

After the Warm reset, a second generated pseudo-fault might occur.

#### Workaround

De-assert the ERROPFGCTL control bits before asserting a Warm reset.

## 1941933

The core might report incorrect fetch address to FAR\_ELx when the core is fetching an instruction from a virtual address associated with a page table entry which has been modified

### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

### Description

When a core fetches an instruction from a virtual address that is associated with a page table entry which has been modified and the fetched block is affected by parity error, the core might report an incorrect address within the same 32B block onto the Fault Address Register (FAR).

### Configurations Affected

All configurations are affected.

### Conditions

1. The core fetches instructions from an aligned 32B virtual address block.
2. A page table entry associated with the above 32B aligned block is updated. The new translation would cause an instruction abort.
3. TLB holds the old translation since the synchronization process, for example, TLB Invalidate (TLBI) followed by Data Synchronization Barrier (DSB), was not completed.
4. Some of the fetched instructions are affected by parity error in I-cache data RAM.
5. Context synchronization events were not processed between the last executed instruction and the above instruction.

### Implications

When above conditions are satisfied, a core might report an incorrect fetch address to FAR\_ELx. The address reported in FAR\_ELx points at an earlier location in the same aligned 32B block. FAR\_ELx[63:5] still points correct virtual address.

### Workaround

There is no workaround.

## 1941936

### Noncompliance with prioritization of Exception Catch debug events

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

ARMv8.2 architecture requires that Debug state entry due to an Exception Catch debug event (generated on exception entry) occur before any asynchronous exception is taken at the first instruction in the exception handler. An asynchronous exception might be taken as a higher priority exception than Exception Catch and the Exception Catch might be missed altogether.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Debug Halting is allowed.
2. EDECCR bits are configured to catch exception entry to ELx.
3. A first exception is taken resulting in entry to ELx.
4. A second, asynchronous exception becomes visible at the same time as exception entry to ELx.
5. The second, asynchronous exception targets an Exception level ELy that is higher than ELx.

#### Implications

If the above conditions are met, the core might recognize the second exception and not enter Debug state as a result of Exception Catch on the first exception. When the handler for the second exception completes, software might return to execute the first exception handler, and assuming the core does not halt for any other reason, the first exception handler will be executed and entry to Debug state via Exception Catch will not occur.

#### Workaround

When setting Exception Catch on exceptions taken to an Exception level ELx, the debugger should do either or both of the following:

1. Ensure that Exception Catch is also set for exceptions taken to all higher Exception Levels, so that the second (asynchronous) exception generates an Exception Catch debug event.
2. Set Exception Catch for an Exception Return to ELx, so that when the second (asynchronous)



exception handler completes, the exception return to ELx generates an Exception Catch debug event.

Additionally, when a debugger detects that the core has halted on an Exception Catch to an Exception level ELy, where  $y > x$ , it should check the ELR\_ELy and SPSR\_ELy values to determine whether the exception was taken on an ELx exception vector address, meaning an Exception Catch on entry to ELx has been missed.

## 1941939

### Some corrected errors might incorrectly increment ERR0MISC0.CECR or ERR0MISC0.CECO

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

If a Corrected Error is recorded because of a bus error which has no valid location (ERR0STATUS.MV=0x0), then a subsequent Corrected Error might incorrectly increment either of the ERR0MISC0.CECR or ERR0MISC0.CECO counters.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. A Corrected Error which has no valid location (ERR0STATUS.MV=0x0) is recorded.
2. A subsequent Corrected Error occurs.

#### Implications

The subsequent Corrected Error might improperly increment either of the ERR0MISC0.CECR or ERR0MISC0.CECO counters.

#### Workaround

No workaround is expected to be required.

## 1951505

### The PE might deadlock if Pseudofault Injection is enabled in Debug State

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

If Pseudofault Injection is enabled for the PE node (ERR0PFGCTL.CDNEN=0x1) and the PE subsequently enters Debug State, then the PE might deadlock. Alternatively, if the PE is executing in Debug State and the PE enables Pseudofault Injection for the PE node (ERR0PFGCTL.CDNEN=0x1), then the PE might deadlock.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. ERR0PFGCTL.CDNEN is set to 0x1 to enable Pseudofault Injection.
2. The PE enters Debug State.

OR

1. The PE is executing in Debug State.
2. ERR0PFGCTL.CDNEN is set to 0x1 to enable Pseudofault Injection.

#### Implications

If the above conditions are met, then the PE might deadlock.

#### Workaround

Ensure ERR0PFGCTL.CDNEN=0x0 before entering Debug State and while executing in Debug State.

## 1983426

### Incorrect fault status code might be reported in Statistical Profiling Extension register PMBSR\_EL1.FSC

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

A statistical profiling buffer translation request which encounters multiple hits in the TLB might report an incorrect fault status code in PMBSR\_EL1.FSC.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Statistical Profiling Extension (SPE) is enabled.
2. A translation request is made for the statistical profiling buffer.
3. This translation request encounters multiple hits in the TLB due to incorrect invalidation or misprogramming of translation table entries.

#### Implications

If the above conditions are met, then the fault status code reported in PMBSR\_EL1.FSC might incorrectly indicate an illegal or incorrect fault status code instead of the correct TLB Conflict fault code.

#### Workaround

There is no workaround.

## 2004039

### Incorrect timestamp value reported in SPE records when timestamp capture is enabled

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The timestamp value that is captured in SPE records is from when the SPE record is written out to L2, as opposed to before the operation is signaled as "complete".

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Timestamp capture is enabled for SPE records at the appropriate EL by setting PMSCR\_EL1.TS or PMSCR\_EL2.TS.

#### Implications

If the above conditions are met, then the timestamp value reported in the SPE records might be outside of the sampled operation's lifetime.

For most expected use cases, the inaccuracy is not expected to be significant.

#### Workaround

There is no workaround.

## 2004098

### DRPS might not execute correctly in Debug state with SCTLX\_ELX.IESB set in the current EL

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

In Debug state with SCTLX\_ELX.IESB set to 1, the **DRPS** (debug only) instruction does not execute properly. Only partial functionality of the **DRPS** instruction is performed.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

The erratum occurs under the following conditions:

1. The core is in Debug state.
2. SCTLX\_ELX.IESB is set to 1 for the current exception level.
3. The **DRPS** instruction is executed.

#### Implications

If the above conditions are met, the **DRPS** instruction does not complete as intended, which might lead to incorrect operation or results. Register data or memory will not be corrupted. There are also no security or privilege violations.

#### Workaround

The erratum can be avoided by clearing SCTLX\_ELX.IESB followed by the insertion of an **ISB** and an **ESB** instruction in code before the **DRPS** instruction.

## 2091746

### CPU might fetch incorrect instruction from a page programmed as non-cacheable in stage-1 translation and as device memory in stage-2 translation

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

When an instruction fetch is initiated for a page programmed as non-cacheable normal memory in stage-1 translation and as device memory in stage-2 translation, the instruction memory might incorrectly return 0. This might cause an unexpected UNDEFINED exception.

#### Configurations Affected

The erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. A CPU fetch instruction from a page satisfies the following:
  - Stage-1 translation of this page is programmed as non-cacheable normal memory.
  - Stage-2 translation of this page is programmed as device memory.

#### Implications

If the above conditions are met, the CPU might read 0 from the instruction memory. This instruction might cause an unexpected UNDEFINED exception. Instruction fetches to device memory are not architecturally predictable in any case, and device memory is expected to be marked as execute never, so this erratum is not expected to cause any problems to real-world software.

#### Workaround

This erratum has no workaround.

## 2102457

### ETM trace information records a branch to the next instruction as an N atom

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

If a branch is taken to the next instruction, and if the instruction state remains the same, then the ETM traces it as an N atom rather than an E atom or branch address packet. This is incorrect as the ETM architecture says a taken branch should be traced as an E atom. This affects all forms of branches. State-changing branches are traced correctly.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This issue might occur when:

1. ETM is enabled.
2. A branch is taken to the next instruction.
3. The instruction state does not change.

#### Implications

A trace decoder that interprets an N atom to move to the next instruction in the same state without a push or pop from the return stack will correctly maintain the control flow but will not be able to infer anything from a conditional branch.

A trace decoder that checks if unconditional branches were not traced as N atom might report an error.

#### Workaround

To ensure continued control flow, ensure the trace decoder always interprets an N atom to move to the next instruction in same state without a push or pop from the return stack.



## 2102759

### External APB write to a register located at offset 0x084 might incorrectly issue a write to External Debug Instruction Transfer Register

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

The core might incorrectly issue a write to External Debug Instruction Transfer Register (EDITR) when an external APB write to another register that is located at offset 0x084 is performed in the Debug state. The following debug components share the offset alias with the EDITR register:

- ETE - TRCVIIECTLR - ViewInst Include/Exclude Control Register
- Reserved locations

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. The core is in debug state.
2. The External Debug Status and Control Register (EDSCR) cumulative error flag field is 0b0.
3. Memory access mode is disabled, in example, EDSCR.MA = 0b0.
4. The OS Lock is unlocked.
5. External APB write is performed to a memory mapped register at offset 0x084 other than the EDITR.

#### Implications

If the above conditions are met, then the core might issue a write to the EDITR and try to execute the instruction pointed to by the ITR. As a result of the execution, the following might happen:

- CPU state and/or memory might get corrupted.
- The CPU might generate an UNDEFINED exception.
- The EDSCR.ITE bit will be set to 0.

#### Workaround

Before programming any register at this offset when the PE is in Debug state, the debugger should either:

- Set the EDSCR.ERR bit by executing some Undefined instruction (e.g. writing zero to EDITR); or
- Set the OS Lock and then unlock it afterwards.

## 2106992

### An execution of MSR instruction might not update the destination register correctly when an external debugger initiates an APB write operation to update debug registers

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

When an **MSR** instruction and an APB write operation are processed on the same cycle, the **MSR** instruction might not update the destination register correctly.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. A CPU executes an **MSR** instruction to update any of following SPR registers:
  - a. DBGBCR<n>\_EL1
  - b. DBGBVR<n>\_EL1
  - c. DBGWCR<n>\_EL1
  - d. DBGWVR<n>\_EL1
  - e. OSECCR\_EL1
2. An external debugger initiates an APB write operation for any of following registers:
  - a. DBGBCR<n>
  - b. DBGBVR<n>
  - c. DBGXVR<n>
  - d. DBGWCR<n>
  - e. DBGWVR<n>
  - f. DBGWXVR<n>
  - g. EDECCR
  - h. EDITR
3. The SPR registers (for example, OSLSR\_EL1.OSLK and EDSCR.TDA) and external pins are programmed to allow the following behavior:
  - a. The execution of an **MSR** instruction in condition 1 to update its destination register without neither a system trap nor a debug halt
  - b. The APB write operation in condition 2 to update its destination register without error
4. The **MSR** instruction execution in condition 1 and APB write operation in condition 2 happen in same

cycle.

5. The **MSR** write and the APB write are to two different registers. The architecture specifies that it is the software or debugger's responsibility to ensure writes to the same register are updated as expected.

## Implications

If the above conditions are met, an execution of the **MSR** instruction might not update the destination register correctly. The destination register might contain one of following values after execution:

1. The execution of the **MSR** instruction is ignored. The destination register of the **MSR** instruction holds an old value.
2. The execution of the **MSR** instruction writes an incorrect value to its destination register.

A external debugger and system software are expected to be coordinated to prevent conflict in these registers.

## Workaround

No workaround is required for this erratum.

## 2131905

### Collision bit in PMBSR is reported incorrectly when there are multiple errors on SPE writes

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

Collision information captured by PMBSR\_EL1.COLL might be lost under certain circumstances, when the buffer management interrupt is raised.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. A sampling collision event is detected.
2. Subsequent SPE write results in 2 SEI errors.

#### Implications

If the above conditions are met, the collision indicator in PMBSR\_EL1 is incorrectly set to 0, following the 2nd SEI error. PMBSR\_EL1 does capture and set the "Data Loss" (DL) indicator and all the other PMBSR\_EL1 fields correctly.

#### Workaround

There is no workaround for this erratum.

## 2132043

### OSECCR\_EL1/EDECCR is incorrectly included in the Warm Reset domain

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

OSECCR\_EL1/EDECCR is incorrectly included in the Warm Reset domain. If a Warm Reset occurs, then the value in this register will be lost.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Warm Reset is asserted.

#### Implications

If the above conditions are met, then the value in OSECCR\_EL1/EDECCR will be lost.

#### Workaround

A debugger should enable a Reset Catch debug event by setting EDECR.RCE to 1. This causes the PE to generate a Reset Catch debug event on a Warm reset, allowing the debugger to reprogram the EDECCR.

## 2151898

### A64 WFI or A64 WFE executed in Debug state suspends execution indefinitely

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

Executing an A64 WFI or WFE instruction while in Debug state results in suspension of execution, and execution cannot be resumed by the normal WFI or WFE wake-up events while in Debug state.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. The Processing Element (PE) is in Debug state and in AArch64 Execution state.
2. A WFI or WFE instruction is executed from EDITR.

#### Implications

If the above conditions are met, the PE will suspend execution.

This is not thought to be a serious erratum, because an attempt to execute a WFI or WFE instruction while in Debug state is not expected.

For WFI executed in Debug state, execution can only resume by any of the following:

- A Cold or Warm reset
- A Restart request trigger event from the Cross Trigger Interface (CTI) causing exit from Debug state, followed by a WFI wake-up event

For WFE executed in Debug state, execution can only resume by any of the following:

- A Cold or Warm reset
- A Restart request trigger event from the CTI causing exit from Debug state, followed by a WFE wake-up event
- An external event that sets the Event Register. Examples include executing an SEV instruction on another PE in the system or an event triggered by the Generic Timer.

#### Workaround

A workaround is unnecessary, because an attempt to execute a WFI or WFE instruction while in Debug state is not expected.



## 2242641

### An SError might not be reported for an atomic store that encounters data poison

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

Under certain conditions, an atomic store that encounters data poison might not report an SError.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. An atomic store that is unaligned to its data size but within a 16-byte boundary accesses memory.
2. The atomic store accesses multiple L1 data banks such that not all banks have data poison.

#### Implications

If the above conditions are met, an SError might not be reported although poisoned data is consumed. Note that the data remains poisoned in the L1 and will be reported on the next access.

#### Workaround

This erratum has no workaround.

## 2280349

### PMU L1D\_CACHE\_REFILL\_OUTER is inaccurate

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

The L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 is inaccurate due to ignoring refills generated from a system cache. The L1D\_CACHE\_REFILL PMU event 0x3 should be the sum of PMU events L1D\_CACHE\_REFILL\_INNER 0x44 and L1D\_CACHE\_REFILL\_OUTER 0x45, however, due to the inaccuracy of L1D\_CACHE\_REFILL\_OUTER 0x45 it is possible that this might not be the case.

Note: L1D\_CACHE\_REFILL PMU event 0x3 does accurately count all L1D cache refills, including refills from a system cache.

#### Configurations Affected

This erratum affects all configurations which implement a system cache.

#### Conditions

This erratum occurs under the following conditions:

1. The L2 inner cache is allocated with data transferred from a system cache.

#### Implications

When the previous condition is met, the L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 does not increment properly.

#### Workaround

The correct value of L1D\_CACHE\_REFILL\_OUTER PMU event 0x45 can be calculated by subtracting the value of L1D\_CACHE\_REFILL\_INNER PMU event 0x44 from L1D\_CACHE\_REFILL PMU event 0x3.

## 2296015

### L1 Data poison is not cleared by a store

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

The L1 Data poison is not cleared by a store under certain conditions.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. A Processing Element (PE) executes a store that does not write a full word to a location that has data marked as poison.
2. The PE executes another store that writes to all bytes that contain data poison before the previous store is globally observable.

#### Implications

If the above conditions are met, then the poison bit in the L1 Data cache does not get cleared.

#### Workaround

This erratum can be avoided by inserting a DMB before and after a word-aligned store that is intended to clear the poison bit.

## 2341664

### ESR\_ELx.ISV can be set incorrectly for an external abort on translation table walk

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

When a data double bit error or external abort is encountered during a translation table walk, a synchronous exception is reported with the ISV bit set in the ESR\_ELx register.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following condition:

1. A data double bit error or external abort is encountered during a translation table walk, and a synchronous exception is reported.

#### Implications

If the previous condition is met, the ESR\_ELx.ISV bit will be set. The ESR[23:14] bits are set with the correct syndrome for the instruction making the access. That is SAS, SSE, SRT, SF, and AR are all set according to the instruction.

#### Workaround

This erratum has no workaround.

## 2346732

### Lower priority exception might be reported when abort condition is detected at both stages of translation

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1 and r0p2. Open.

#### Description

When a permission fault or unsupported atomic fault is detected in the second stage of translation during stage 1 translation table walk, and there is a higher priority alignment fault due to SCTLR\_EL1.C bit not being set, then Data Abort might be generated reflecting the lower priority fault.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs when all the following conditions apply:

1. The core executes an atomic, load/store exclusive, or load-acquire/store-release instruction.
2. SCTLR\_EL1.C bit is not set and access is not aligned to size of data element.
3. A permission fault or unsupported atomic fault is detected in the second stage of translation during stage 1 translation table walk.

#### Implications

If the previous conditions are met, a Data Abort exception will be generated and incorrectly routed to EL2 with Data Fault Status Code (DFSC) of permission fault or unsupported atomic fault, when it should have been routed to EL1 with DFSC of alignment fault.

#### Workaround

This erratum has no workaround.

## 2423050

### Software-step not done after exit from Debug state with an illegal value in DSPSR

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

On exit from Debug state, PSTATE.SS is set according to DSPSR.SS and DSPSR.M.

If DSPSR.M encodes an illegal value, then PSTATE.SS should be set according to the current Exception level. When the erratum occurs, the PE always writes PSTATE.SS to 0.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

- Software-step is enabled in current Exception level
- DSPSR.M encodes an illegal value, like:
  - M[4] set
  - M is a higher Exception level than current Exception level
  - M targets EL2 or EL1, when they are not available
- DSPSR.D is not set
- DSPSR.SS is set

#### Implications

If the previous conditions are met, then, on exit from Debug state the PE will directly take a Software-step Exception, without stepping an instruction as expected from DSPSR.SS=1.

#### Workaround

This erratum has no workaround.

## 2446530

### PMU STALL\_SLOT\_BACKEND and STALL\_SLOT\_FRONTEND events count incorrectly

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

The following Performance Monitoring Unit (PMU) events do not count correctly:

- 0x3D, STALL\_SLOT\_BACKEND, no operation sent for execution on a slot due to the backend
- 0x3E, STALL\_SLOT\_FRONTEND, no operation sent for execution on a slot due to the frontend

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

One of the PMU event counters is configured to count any of the following events:

- 0x3D, STALL\_SLOT\_BACKEND
- 0x3E, STALL\_SLOT\_FRONTEND

#### Implications

When operations are stalled in the processing element's dispatch pipeline slot, some of those slot stalls are counted as frontend stalls when they should have been counted as backend stalls, rendering PMU events 0x3D (STALL\_SLOT\_BACKEND) and 0x3E (STALL\_SLOT\_FRONTEND) inaccurate. The PMU event 0x3F (STALL\_SLOT) does still accurately reflect its intended count of "No operation sent for execution on a slot".

#### Workaround

This erratum has no workaround.

## 2699192

### Incorrect value reported for SPE PMU event SAMPLE\_FEED

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

Under certain conditions when a CMP instruction is followed by a Branch, the SAMPLE\_FEED PMU event 0x4001 is not reported.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. *Statistical Profiling Extension* (SPE) sampling is enabled.
2. SPE samples a CMP instruction, which is followed immediately by a BR instruction.

#### Implications

If the above conditions are met, then the SAMPLE\_FEED event may not be incremented.

For most expected use cases, the inaccuracy is not expected to be significant.

#### Workaround

There is no workaround.



## 2699198

### Reads of DISR\_EL1 incorrectly return 0s while in Debug State

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

When the Processing Element (PE) is in Debug State, reads of DISR\_EL1 from EL1 or EL2 with SCR\_EL3.EA=0x1 will incorrectly return 0s.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. The PE is executing in Debug State at EL1 or EL2, with SCR\_EL3.EA=0x1.
2. The PE executes an MRS to DISR\_EL1.

#### Implications

If the above conditions are met, then the read of DISR\_EL1 will incorrectly return 0s.

#### Workaround

No workaround is expected to be required.

## 2699762

### Incorrect read value for Performance Monitors Control Register

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

The Performance Monitors Control Register (PMCR\_ELO) and the External Performance Monitor Control Register (PMCR) might return an incorrect read value for the X field.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Software writes a nonzero value to the PMCR\_ELO.X, or debugger writes a nonzero value to the PMCR.X
2. Software reads the PMCR\_ELO register, or debugger reads the PMCR register

#### Implications

The PMCR\_EL1.X or PMCR.X field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

This erratum has no workaround.

## 2708634

### DRPS instruction is not treated as UNDEFINED at EL0 in Debug state

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

In Debug state, DRPS is not treated as an UNDEFINED instruction.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. The *Processing Element* (PE) is in Debug state.
2. PE is executing at EL0.
3. PE executes DRPS instruction.

#### Implications

If the above conditions are met, then the PE will incorrectly execute DRPS as NOP instead of treating it as an UNDEFINED instruction.

#### Workaround

There is no workaround.

## 2712565

### Incorrect read value for Performance Monitors Configuration Register EX field

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

The Performance Monitors Configuration Register (PMCFGR) might return an incorrect read value for the EX field.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs when the software reads the PMCFGR register.

#### Implications

The PMCFGR.EX field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

This erratum has no workaround.