

## Understanding how your design will perform

Version 1.0

Non-Confidential

Copyright  $\ensuremath{\mathbb{Q}}$  2019 Arm Limited (or its affiliates). All rights reserved.

**Issue 01** 102431\_0100\_01\_en



### Understanding how your design will perform

Copyright © 2019 Arm Limited (or its affiliates). All rights reserved.

#### Release information

#### **Document history**

Issue	Date	Confidentiality	Change
0100-01	1 September 2019	Non-Confidential	First release

### **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly

or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2019 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

### **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product Status**

The information in this document is Final, that is for a developed product.

#### **Feedback**

Arm® welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

### Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Overview	6
2. Benchmarking processor performance	7
3. Analyzing and debugging performance	8
4. Measuring PPA	9
5. Avoiding common performance pitfalls	10

### 1. Overview

During the SoC design process, you will probably be interested in understanding what performance you can expect from your system. There are a number of different techniques that you can use to analyze performance:

- Power, Performance, and Area (PPA) analysis is often used to compare different processors at a high-level.
- Benchmarks provide standard workloads to compare the performance of different systems.
- The Performance Monitoring Unit (PMU) and event counters that are available in some Arm processors can help you to assess the performance and resource efficiency of your system.

You should also be aware of some common performance pitfalls.

## 2. Benchmarking processor performance

Benchmarks such as Coremark and Dhrystone provide standard workloads to let you compare the performance of different systems:

- CoreMark is a modern, sophisticated benchmark that lets you accurately measure processor performance. Application Note 350: CoreMark Benchmarking for Arm Cortex Processors describes how to run CoreMark to obtain stable, reproducible results.
- Dhrystone is an older, simpler benchmark. Application Note 273: Dhrystone Benchmarking for Arm Cortex Processors describes how to compile and run Dhrystone.

Arm publishes benchmark numbers for some processors. Where these numbers are available, these are provided on the individual processor product pages, for example:

- Cortex-M33
- Cortex-M4
- Cortex-R8

If hardware devices are not available, Cycle Models can help you make architectural decisions and optimize performance. Cycle Models are compiled directly from Arm RTL and retain complete functional and cycle accuracy.

## 3. Analyzing and debugging performance

Some Arm processors provide a Performance Monitoring Unit (PMU) that enables you to gather various statistics on the operation of the processor and its memory system during runtime.

These statistics provide useful information that you can use when debugging or profiling code. This information might be useful when you are assessing the performance and resource efficiency of your system. The following resources will help you to understand more about the PMU and how to use it:

- The Technical Reference Manual for your processor will provide information about the PMU, if your processor provides one. For example, the Arm Cortex-A32 Processor Technical Reference Manual contains a chapter describing the PMU.
- System Performance Analysis and the Arm Performance Monitor Unit explains how Cycle
  Models of Arm CPUs enable system performance analysis by providing access to the PMU.
  This includes an introduction to using the Cycle Model System Analyzer to automatically gather
  information on Arm PMU events for bare metal and Linux software loads.
- Using the PMU Event Counters in DS-5 details how to use the PMU and the Event Counters in Arm Development Studio.

## 4. Measuring PPA

Power, Performance and Area (PPA) implementation analysis is often used to compare different processors at a high-level. A PPA analysis measures:

- Power: The power that is consumed by the processor.
- Performance: The maximum attainable frequency of the clock that is driving the processor in this specific implementation.
- Area: How much silicon area the processor occupies.

Often high-level PPA figures are quoted for processors. However, behind the top-level power, performance and area results there are many variables and details that can affect these figures. Different implementations target different configurations, for example the cache sizes or inclusion of the Floating Point Unit (FPU). Different implementations also target different goals, for example aiming to achieve the highest possible frequency or the lowest possible area.

If you are not familiar with processor implementation, the Power, Performance and Area Implementation Analysis White Paper describes the variables that you need to understand. This information will help you to get value from any PPA data that presented, so that you can estimate the real PPA of your own implementation. This knowledge will allow you to make fair comparisons between processors, from a single IP partner or between processors from different processor IP vendors.

## 5. Avoiding common performance pitfalls

CPU performance is highly dependent on choices such as processor speed, cache size, interconnect, memory speed, data ordering, data width and optimal integration of the IP blocks.

The following resources highlight some of the common performance pitfalls that you might encounter.

- Webinar Three Tips For Maximizing Your SoC Performance explains the methodologies and analysis techniques used at Arm, and how these techniques link to CPU performance.
- Webinar How to optimize a system with the latest Arm DynamlQ processors explains the guidance available for the Arm DynamlQ processors, plus the Arm Mali-G72 GPU.
- Design Reviews are a service offered by Arm. In a Design Review, expert engineers visit Arm partners to perform a detailed review of a particular stage of the design cycle. Based on that review, they can provide feedback, best practice advice and propose solutions to any issues identified. The Arm Community blog post Finding design errors before it's too late shows some real-life Design Reviews.
- The System performance analysis at Arm white paper looks at the methodology and different levels of analysis undertaken during Arm performance system analysis.