



ARM PrimeCell®  
Micro-DMA Controller (PL230)  
**Errata Notice**

This document contains all errata known at the date of issue in releases up to and including revision r0p0 of MicroDMA Controller -Perpetual

## **Proprietary notice**

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

## **Document confidentiality status**

This document is Non Confidential.

## **Web address**

<http://www.arm.com/>

**Feedback on the product**

If you have any comments or suggestions about this product, contact your supplier giving:

- The product name
- A concise explanation of your comments.

**Feedback on this document**

If you have any comments on about this document, please send email to [errata@arm.com](mailto:errata@arm.com) giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments.

General suggestion for additions and improvements are also welcome.

## Contents

INTRODUCTION	5
ERRATA SUMMARY TABLE	7
ERRATA - CATEGORY 1	8
There are no Errata in this Category	8
ERRATA - CATEGORY 2	9
There are no Errata in this Category	9
ERRATA - CATEGORY 3	10
<b>603116:</b> Incorrect OVL warning "PL230_W01: paddr[1:0] is non-zero"	10
ERRATA - DOCUMENTATION	11
<b>696269:</b> The chnl_prot_ctrl bits of the dma_cfg APB register must not change when the master_enable bit is set	11
ERRATA – DRIVER SOFTWARE	12
There are no Errata in this Category	12

## Introduction

### Scope

This document describes errata categorised by level of severity. Each description includes:

- the current status of the defect
- where the implementation deviates from the specification and the conditions under which erroneous behavior occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a 'work-around' where possible.

### Categorisation of Errata

Errata recorded in this document are split into three levels of severity:

- |            |   |
|------------|---|
| Category 1 | Behavior that is impossible to work around and that severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.   |
| Category 2 | Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications. |
| Category 3 | Behavior that was not the originally intended behavior but should not cause any problems in applications.   |

## Change Control

### 05 May 2009: Changes in Document v3

Page	Status	ID	Cat	Summary
10	New	603116	Cat 3	Incorrect OVL warning "PL230_W01: paddr[1:0] is non-zero"
11	New	696269	Doc	The chnl_prot_ctrl bits of the dma_cfg APB register must not change when the master_enable bit is set

### 12 Mar 2007: Changes in Document v2

No changes in this document revision

## Errata Summary Table

The errata associated with this product affect product versions as below.

A cell shown thus **X** indicates that the defect affects the revision shown at the top of that column.

ID	Cat	Summary of Erratum	r0p0-00rel0	r0p0-02rel0
696269	Doc	The chnl_prot_ctrl bits of the dma_cfg APB register must not change when the master_enable bit is set	X	X
603116	Cat 3	Incorrect OVL warning "PL230_W01: paddr[1:0] is non-zero"		X

## Errata - Category 1

**There are no Errata in this Category**



## Errata - Category 2

**There are no Errata in this Category**

## Errata - Category 3

### **603116: Incorrect OVL warning "PL230\_W01: paddr[1:0] is non-zero"**

#### **Status**

Affects: product MicroDMA Controller -Perpetual.

Fault status: Cat 3, Present in: r0p0-02rel0, Open.

#### **Description**

When PL230 is simulated, with OVL assertions, enabled the following assertion can be triggered by valid input stimulus:

PL230\_W01: paddr[1:0] is non-zero. Only word aligned accesses supported

When the APB interface input **psel** is not asserted it is legal to drive any value on the inputs **paddr[1:0]**. The defect may cause the OVL warning to be generated when **psel** is not asserted.

#### **Implications**

When PL230 is simulated with OVL assertions enabled incorrect warnings may be given about the APB interface address not indicating a word aligned access.

#### **Workaround**

Compile PL230 without the OVL assertions. OVL assertions are enabled when the Verilog `define macros ASSERT\_ON and OVL\_ASSERT\_ON are defined in the scope of the PL230 instance or on the simulator command line.

## Errata - Documentation

**696269:** The `chnl_prot_ctrl` bits of the `dma_cfg` APB register must not change when the `master_enable` bit is set

### Status

Affects: product MicroDMA Controller -Perpetual.

Fault status: Doc, Present in: r0p0-00rel0, r0p0-02rel0, Open.

### Description

Section 3.2.2 "DMA configuration" of the "PrimeCell®  $\mu$ DMA Controller (PL230) Technical Reference Manual" (ARM DDI 0417A) should also state the following:

The `chnl_prot_ctrl` bits must not be changed when the `master_enable` bit is set because this may cause a protocol error on the AHB master interface. As the `dma_cfg` register is write-only the user must read the status of the master enable bit from the `dma_status` register.

### Implications

none

### Workaround

none

## Errata – Driver Software

**There are no Errata in this Category**