

Using inline assembly to improve code efficiency

Version 1.0

Non-Confidential

Copyright $\ensuremath{\mathbb{Q}}$ 2017 Arm Limited (or its affiliates). All rights reserved.

Issue 01 102694_0100_01_en



Using inline assembly to improve code efficiency

Copyright © 2017 Arm Limited (or its affiliates). All rights reserved.

Release information

Document history

Issue	Date	Confidentiality	Change
0100-01	11 May 2017	Non-Confidential	First release

Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly

or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2017 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product Status

The information in this document is Final, that is for a developed product.

Feedback

Arm® welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

Contents

1.	Introduction	6
2.	Named register variables	8
3.	Restrictions on inline assembly code	10
4.	Related information	13

1. Introduction

This tutorial for the Arm Compiler shows you how to use inline assembler to access features on a target processor not available with C and C++ alone.

The compiler provides an inline assembler that enables you to write optimized assembly language routines, and to access features of the target processor not available from C or C++.

This tutorial assumes you have installed and licensed Arm DS-5 Development Studio. For more information, see Getting Started with Arm DS-5 Development Studio.

Inline assembly code using the asm keyword

The __asm keyword can incorporate inline Arm syntax assembly code into a function. The general form of an _asm inline assembly statement is:

The following simple example uses inline assembly code to add two integers together:

```
#include <stdio.h>

int add_inline(int r5, int r6)
{
   int res = 0;
        asm
        {
            ADD res, r5, r6
      }
      return res;
}

int main(void)
{
   int a = 12;
   int b = 2;
   int c = 0;
   c = add_inline(a,b);
   printf("Result of %d + %d = %d\n", a, b, c);
}
```

To compile this code, save it to a file called test.c and use the **DS-5 Command Prompt** to enter the following command:

```
armcc -00 test.c
```

The -oo option tells the compiler not to perform any optimization. This is required because our example is so simple that the compiler would otherwise inline the function call.

To see the resulting code, use the following command on the **DS-5 Command Prompt**:

```
armcc test.c -00 -c -o-
```

This produces the following code:

```
; generated by Component: Arm Compiler 5.04 Tool: armcc [5040027]
        ; commandline armcc [-c -o- -00 test.c]
                         ARM
                         REQUIRE8
                         PRESERVE8
                         AREA ||.text||, CODE, READONLY, ALIGN=2
                         REQUIRE _printf_percent
                         REQUIRE _printf_d
REQUIRE _printf_int_dec
        add inline PROC
                         MOV
                                   r2,r0
                                   r0,#0
                         VOM
                         ADD
                                   r0, r2, r1
                                                  ; Our inline assembly code
                         BX
                                   lr
                         ENDP
        main PROC
                                   {r4-r6,lr}
                         PUSH
                         MOV
                                   r4, #0xc
                                   r5,#2
                         MOV
                         MOV
                                   r6,#0
                                   r1, r5
                         VOM
                         MOV
                                   r0,r4
                                   add inline
                         BL
                         MOV
                                   r6, r0
                         . . .
```



Register names in inline assembly code are treated as C or C++ variables. They do not necessarily relate to the physical register of the same name. In our C code, we use the variable names r5 and r6 for our operands, but the actual registers used are r1 and r2.

2. Named register variables

You can use named register variables to access registers of an Arm architecture-based processor.

Named register variables are declared by combining the register keyword with the __asm keyword. The __asm keyword takes one parameter, a character string, that names the register. For example, the following declaration declares RO as a named register variable for the register rO:

```
register int R0 __asm("r0");
```

The following example uses inline assembly code to perform saturating addition of two integers. The code uses a named register variable <code>_apsr</code> to examine and clear the Sticky Overflow (Q) flag (bit 27) in the Application Program Status Register (APSR). The Q flag is set when saturating arithmetic operations, such as <code>QADD</code>, overflow.



Before compiling this code, you need to specify a target processor or architecture that supports the QADD instruction, for example, 7-A. Use the Target CPU (-cpu) option under project **Properties** > **C/C++ Build** > **Settings** > **Arm C Compiler 5** > **Code Generation** to specify it.

For information about the QADD instruction, see:

QADD - Signed saturating addition

For information about valid options for Target CPU (--cpu), see:

-cpu=name compiler option

```
#include <stdio.h>
    register unsigned int _apsr __asm("apsr");

// Clear the Q flag
    void clearQ(void)
{
        _apsr = _apsr & ~0x08000000;
}

// Test the Q flag
    void testQ(void)
{
        int armflag Q = (_apsr>>27) &1;
        printf(" Q: %x\n\n", armflag_Q);
}

// Saturating addition of two operands
    void saturating_add_inline(unsigned int i, unsigned int j)
{
        unsigned int res = 0;
        _asm
        {
            QADD res, i, j
        }
}
```

```
printf("Result of %d + %d = %d\n", i, j, res);

int main(void)
{
   unsigned int a = 2147483645;
   int loop;

   clearQ();

   for (loop = 0; loop < 5; loop++)
   {
       saturating_add_inline(a,loop);
       testQ();
   }
}</pre>
```

You can view the following output of the code in the **Target Console** view in DS-5.

```
Result of 2147483645 + 0 = 2147483645
Q: 0

Result of 2147483645 + 1 = 2147483646
Q: 0

Result of 2147483645 + 2 = 2147483647
Q: 0

Result of 2147483645 + 3 = 2147483647
Q: 1

Result of 2147483645 + 4 = 2147483647
Q: 1
```

3. Restrictions on inline assembly code

The inline assembler allows you to use most Arm and Thumb assembly language instructions in a C or C++ program, but there are some restrictions on the operations that you can perform.

This example uses inline assembly code to enable or disable interrupts by reading from and writing to the CPSR. There are three versions. The first version is deliberately incorrect, to show some restrictions when using the inline assembler. The errors are corrected in the second version and the third version is more efficient.

Version 1

```
void ChangeIRQ(unsigned char NewState)
  NewState=1 enables IRQ interrupts, NewState=0 disables them.*/
 NewState=(~NewState)<<7; /* Invert and shift to bit 7. */
                           /* Invoke the inline assembler. */
        /* This code is deliberately incorrect. It is for illustration only.
       STMDB SP!, {R1}
MRS R1, CPSR
                               /* Save working register. */
                               /* Get current program status. */
       BIC R1, R1, #0x80
                                /* Clear IRQ disable bit flag. */
       ORR R1, R1, R0
                               /* OR with new value (NewState is in R0) */
       MSR CPSR_c, R1
                               /* Store updated program status. */
        LDMIA SP!, {R1}
                               /* Restore working register. */
}
```

- The processor must be in a privileged mode to execute this code.
- Using CPSR_c instead of CPSR in the MSR instruction ensures that you can only write to the bottom 8 bits of the CPSR. This prevents you from accidentally altering any other bits.



Building this code gives multiple errors. This is because the capabilities of the inline assembler are more limited than those of armasm. For example:

- You cannot directly modify the stack pointer, link register, or program counter in inline assembly code. This example tries to explicitly stack and restore R1. This is not allowed, but also is not necessary, because as shown in Version 2, the inline assembler automatically stacks and restores any working registers as required.
- Register names R0 to R12 in inline assembly code are treated as local variables.
 As mentioned earlier in this tutorial, they do not necessarily relate to the physical registers of the same name. When the inline assembler tries to read R1 to put it onto the stack, this causes an error because it is treated as an uninitialized variable.

Version 2

Instead of trying to stack the working registers at the beginning of an __asm block, use C variables in the block to hold the working data. The compiler selects the most appropriate registers to use, and the inline assembler stacks and restores them automatically, as required.

```
void ChangeIRQ(unsigned int NewState)
/* NewState=1 enables IRQ interrupts, NewState=0 disables them.*/
                                   /* To be used by inline assembler. */
 int my cpsr;
 NewState=(~NewState)<<7;</pre>
                                    /* Invert and shift to bit 7. */
   asm
                                    /* Invoke the inline assembler. */
       MRS my cpsr, CPSR
                                       /* Get current program status. */
                                       /* Clear IRQ disable bit flag. */
       BIC my cpsr, my cpsr, #0x80
       ORR my_cpsr, my_cpsr, NewState /* OR with new value. */
                                       /* Store updated program status. */
       MSR CPSR_c, my_cpsr
}
```



The type of the variables used in place of registers in inline assembly code must be integer-assignable because Arm registers can only hold integers.

You can see the instructions that the code compiles to in the Disassembly view in the DS-5 Debug perspective when debugging the code. Using optimization level -o1, this code compiles to the following instructions:

```
MVN r0,r0
LSL r0,r0,#7
MRS r1,APSR; formerly CPSR
BIC r1,r1,#0x80
ORR r0,r1,r0
MSR CPSR_c,r0
BX lr
```

Version 3

This version of the example is more efficient than Version 2 because it compiles to two fewer instructions:

```
MRS r1,APSR; formerly CPSR
ORR r1,r1,#0x80
BIC r0,r1,r0,LSL #7
MSR CPSR_c,r0
BX lr
```

4. Related information

Here are some resources related to material in this guide:

- Arm Compiler armcc User Guide
- Using the Inline and Embedded Assemblers of the Arm Compiler
- Compiler support for accessing registers using named register variables
- Restrictions on inline assembly operations in C and C++ code
- MSR (general-purpose register to PSR)