

CoreSight™ ETM-Cortex-M85 TM982

Software Developer Errata Notice

Date of issue: 23-Nov-2022

Non-Confidential


Copyright © 2021, 2022 Arm® Limited (or its affiliates). All rights

reserved.

This document contains all known errata since the rOpO release of the product.

Document version: v4.0

Document ID: SDEN-2236666



Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with [®] or [™] are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2021, 2022 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

Product status

The information in this document is for a product in development and is not final.

Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on CoreSight™ ETM-Cortex-M85 TM982, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email terms@arm.com.

Contents

Introduction		5
Scope		5
Categorization	n of errata	5
Change Control		6
Errata summary ta	able	7
Errata description	s	8
Category A		8
Category A (ra	re)	8
Category B		8
Category B (ra	re)	8
Category C		9
2755289	ETM can miss lockup entry when core presents WFx and lockup entry in the same cycle	9

Introduction

Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

Category A	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
Category A (Rare)	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
Category B	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
Category B (Rare)	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.

Category C A minor error.

Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The **errata summary table** identifies errata that have been fixed in each product revision.

23-Nov-2022: Changes in document version v4.0

ID	Status	Area	Category	Summary
2755289	New	Programmer	Category C	ETM can miss lockup entry when core presents WFx and lockup entry in the same cycle

27-Apr-2022: Changes in document version v3.0

No new or updated errata in this document version.

29-Nov-2021: Changes in document version v2.0

No new or updated errata in this document version.

29-Jun-2021: Changes in document version v1.0

No errata in this document version.

Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
2755289	Programmer	Category C	ETM can miss lockup entry when core presents WFx and lockup entry in the same cycle	r0p0, r0p1, r0p2, r1p0	Open

Errata descriptions

Category A

There are no errata in this category.

Category A (rare)

There are no errata in this category.

Category B

There are no errata in this category.

Category B (rare)

There are no errata in this category.

Category C

2755289

ETM can miss lockup entry when core presents WFx and lockup entry in the same cycle

Status

Fault Type: Programmer Category C

Fault Status: Present in rOp0, rOp1, rOp2, r1p0. Open

Description

Due to this erratum, a lockup occurring in a rare circumstance may not be traced by *Embedded Trace Macrocell* (ETM).

Configurations affected

This erratum affects all configurations.

Conditions

The erratum occurs when all the following conditions are met:

- AIRCR.IESB==1
- The core is executing at negative priority
- ETM tracing is enabled

And the following sequence of events occurs in order:

- 1. A store operation produces a containable asynchronous BusFault
- 2. WFE or WFI is executed
- 3. A DAHB (debugger) read or write operation occurs between the WFE/WFI and the next instruction

Implications

If the above conditions occur, an asynchronous BusFault that escalates to lockup may not be traced by ETM.

Workaround

A workaround is not needed. This is because it is anticipated that entering a sleep mode will normally be proceeded by a write to a sleep configuration register. This requires a barrier to guarantee completion and will also escalate any BusFaults that may be awaiting escalation.