SoC Designer™ Plus

Version 8.5

Fast Models System Creator Cycle Models Reference



Fast Models System Creator

Cycle Models Reference

Copyright © 2016 ARM Limited. All rights reserved.

Release Information

The following changes have been made to this document:

Non-Confidential Proprietary Notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM Limited ("ARM"). No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version shall prevail.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to ARM's customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement specifically covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms.

Words and logos marked with @ or TM are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. You must follow the ARM trademark usage guidelines

http://www.arm.com/about/trademarks/guidelines/index.php.

Copyright @ ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

In this document, where the term ARM is used to refer to the company it means "ARM or any of its subsidiaries as appropriate".

Confidentiality Status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

Product Status

The information in this document is final, that is for a developed product.

Web Address

http://www.arm.com

Contents

1	Introduction	4
2	Supported Cycle Models from ARM IP Exchange	4
3	Supported Cycle Models for AMBA Miscellaneous Bridges	7
4	Supported Cycle Models from the SoC Designer Plus Protocol Bundle	. 1 !

Introduction

This is the Cycle Model reference for the SoC DesignerTM Plus Fast Models System Creator. Supported Cycle Models are listed, along with restrictions on their use and other notes. If a Cycle Model is listed as supporting:

- Fast Models but not Swap & PlayTM You can include the Cycle Model in a Fast Models component, but the Fast Models system cannot be used with Swap & Play.
- Save/Restore but not Swap & Play You can use the Cycle Model in a Fast Models system with Swap & Play, provided the Cycle Model is not included in the Fast Models component; i.e. it remains a cycle-accurate model.

For more information on using Fast Models with SoC Designer Plus, refer to the Fast Models System Creator User Guide.

Supported Cycle Models from ARM IP Exchange

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AMBA® Network Interconnect (NIC-301)	√	V	\checkmark	The Remapping features is not supported for Fast Models and Swap & Play.
BP147 PrimeCell® Infrastructure AMBA 3 TrustZone TM Protection Controller		V		The ID registers are not present in the Fast Model.
CoreLink™ ADB-400 AMBA® Domain Bridge		$\sqrt{}$	$\sqrt{}$	
CoreLink CCI-400 Cache Coherent Interconnect (PL420)				
CoreLink CCI-500 Cache Coherent Interconnect (PL422)				
CoreLink CCI-550 Cache Coherent Interconnect (PL423)				
CoreLink CCN-502 Cache Coherent Network (PL502)	V	$\sqrt{}$	$\sqrt{}$	
CoreLink CCN-504 Cache Coherent Network (PL510)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
CoreLink DMC-400 Dynamic Memory Controller	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	
CoreLink GIC-400 Generic Interrupt Controller	V	$\sqrt{}$	$\sqrt{}$	
CoreLink GIC-500 Generic Interrupt Controller (PL600)				
CoreLink MMU-400 System Memory Management Unit (PL470)	√			
CoreLink NIC-400 Network Interconnect	V	V	V	The Remapping features is not supported for Fast Models and Swap & Play.
Cortex®-A32 Processor				
Cortex-A35 Processor				
Cortex-A53 Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A57 Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A7 MPCore Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A9 MPCore Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A9 Processor		$\sqrt{}$	$\sqrt{}$	
Cortex-A15 MPCore Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A72 Processor	V	$\sqrt{}$	$\sqrt{}$	
Cortex-A73 Processor				
Cortex-M3 Processor		V		
Cortex-M4 Processor		$\sqrt{}$		
Cortex-M7 Processor				
Cortex-R4 Processor		$\sqrt{}$		
Cortex-R5 Processor				

ID081016

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
Cortex-R7 Processor	V	V	V	Refer to the <i>Cortex-R7 Cycle Model User Guide</i> , Section 1.1.4 for restrictions and workarounds.
Cortex-R8 Processor	$\sqrt{}$	$\sqrt{}$	V	
L220 Cache Controller		V		Registers are memory mapped into the address space of the main transaction slave port. The peripheral port can not be used to access memory mapped registers.
PL011 PrimeCell® UART	√	V	V	File I/O is not supported. A socket connection to a telnet session is used for all I/O.
PL022 PrimeCell Synchronous Serial Port (SSP)		V		Supported as a slave device only. DMA is not implemented.
PL061 PrimeCell General Purpose Input/Output (GPIO)		$\sqrt{}$		
PL080 PrimeCell DMA Controller		$\sqrt{}$		
PL190 PrimeCell Vectored Interrupt Controller	\checkmark			
PL192 PrimeCell Vectored Interrupt Controller		$\sqrt{}$		
PL301 PrimeCell High-Performance Matrix (HPM)		V	V	Memory maps and remap are not supported.
				Programming via the AXI or APB port is not supported.
				Registers are not implemented.

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
PL310 Cache Controller		~	~	Internal interrupt state (and its corresponding registers) is not restored with Swap & Play. The PL310 can be directly connected only to a Cortex-A9. Connecting to other types of cores (such as the Cortex-R8) requires custom components.
PrimeCell CCI-400 Interconnect (PL420)	√ √	V	√ √	

3 Supported Cycle Models for AMBA Miscellaneous Bridges

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AHB to AHB Asynchronous Bridge	\checkmark	$\sqrt{}$	\checkmark	
CM_Bridge_Ahb_Abb_Async_32				
CM_Bridge_Ahb_Abb_Async_64				
AHB-Lite to AHB Bridge	\checkmark	$\sqrt{}$	\checkmark	
CM_Bridge_AhbLite_Ahb_SS_32				
CM_Bridge_AhbLite_Ahb_SS_64				
CM_Bridge_AhbLite_AhbLite_SS_32				
CM_Bridge_AhbLite_AhbLite_SS_64				

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AHB-Lite to AXI Bridge	\checkmark	$\sqrt{}$	\checkmark	
CM_Bridge_AhbLite_Axi_SS_32				
CM_Bridge_AhbLite_Axi_SS_64				
CM_Bridge_AhbLite_Axi_SS_128				
CM_Bridge_AhbLite_Axi_MS_32				
CM_Bridge_AhbLite_Axi_MS_64				
CM_Bridge_AhbLite_Axi_MS_128				
AHB-Lite to AHB Synchronous Bridge	\checkmark	\checkmark	\checkmark	FM Support for the slave-side
CM_Bridge_AhbLite_Ahb_Sync_SS_32				interface
CM_Bridge_AhbLite_Ahb_Sync_SS_64				
CM_Bridge_AhbLite_AhbLite_Sync_SS_32				
CM_Bridge_AhbLite_AhbLite_Sync_SS_64				
AXI to AHB-Lite Bridge	\checkmark	\checkmark	\checkmark	
CM_Bridge_Axi_AhbLite_SS_32				
CM_Bridge_Axi_AhbLite_SS_64				
CM_Bridge_Axi_AhbLite_SS_128				
CM_Bridge_Axi_AhbLite_MS_32				
CM_Bridge_Axi_AhbLite_MS_64				
CM_Bridge_Axi_AhbLite_MS_128				
AXI to APB Bridge	\checkmark	$\sqrt{}$	\checkmark	
CM_Bridge_Axi_Apb				

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AXI to AXI Asynchronous Bridge	\checkmark		\checkmark	
CM_Bridge_Axi_Axi_ASync_32				
CM_Bridge_Axi_Axi_ASync_64				
CM_Bridge_Axi_Axi_ASync_128				
AXI to AXI Synchronous Bridge	\checkmark	\checkmark	\checkmark	
CM_Bridge_Axi_Axi_Sync_32				
CM_Bridge_Axi_Axi_Sync_64				
CM_Bridge_Axi_Axi_Sync_128				
AXI Register Slice		\checkmark	\checkmark	
CM_Regslice_Axi_Axi_Forward_32				
CM_Regslice_Axi_Axi_Forward_64				
CM_Regslice_Axi_Axi_Forward_128				
CM_Regslice_Axi_Axi_Reverse_32				
CM_Regslice_Axi_Axi_Reverse_64				
CM_Regslice_Axi_Axi_Reverse_128				
AHB Resizer	\checkmark		\checkmark	
CM_Resize_Ahb_SS_64_32				

Cycle Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AXI Resizer	\checkmark	$\sqrt{}$	\checkmark	
CM_Resize_Axi_32_64				
CM_Resize_Axi_32_128				
CM_Resize_Axi_64_128				
CM_Resize_Axi_128_64				
CM_Resize_Axi_128_32				
CM_Resize_Axi_64_32				
APB System Controller	\checkmark	\checkmark	$\sqrt{}$	
CM_Sysctrl_Apb				
APB Timer	\checkmark	\checkmark	\checkmark	
CM_Timer_APB				
PIF/AMBA Bridge	\checkmark	\checkmark	\checkmark	
CM_Pif_Axi family				
CM_Axi_Pif family				
CM_Pif_Ahblite family				
CM_Ahblite_Pif family				

4 Supported Cycle Models from the SoC Designer Plus Protocol Bundle

Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
Aggregator/Deaggregator Components	V	V	V	When connecting an Aggregator/Deaggregator component in a Fast Models system to a component in a Cycle Accurate system (crossing the FM/CA boundary), single bit wires must be used. For more information about blending Cycle Accurate models and Fast Models, refer to the Fast Models System Creator User Guide.
AHBv2LiteToAHBv2SS	$\sqrt{}$	\checkmark	\checkmark	
AHBv2_LiteMem	$\sqrt{}$			
AHBv2_LiteMem[1-8]				
AHBv2_Mem	$\sqrt{}$	$\sqrt{}$		
AHBv2_Mem[1-8]				
AHBv2Mux_Lite		$\sqrt{}$		
AHBv2ToAHBv2LiteMS		$\sqrt{}$		
AHBv2ToAHBv2LiteSS	$\sqrt{}$	\checkmark		
AHBv2ToAPB		\checkmark		
APBMerger	$\sqrt{}$	\checkmark	$\sqrt{}$	
AXI4_Mem	\checkmark	$\sqrt{}$	\checkmark	
AXI4_Stub	V			The MxScript file loaded into the stub is not saved or restored. When opening a system in preparation for loading a checkpoint file, you must specify the MxScript file in the "Select Application Files" dialog.
AXI4ToAXIv2	\checkmark		\checkmark	
AXI4ToAXI4			√	

ID081016

Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
AXIv2_Mem	$\sqrt{}$	$\sqrt{}$	\checkmark	
AXIv2_Slave	$\sqrt{}$	$\sqrt{}$	\checkmark	
AXIv2_Stub	√	V	V	The MxScript file loaded into the stub is not saved or restored. When opening a system in preparation for loading a checkpoint file, you must specify the MxScript file in the "Select Application Files" dialog.
AXIv2ToAXI4	$\sqrt{}$	$\sqrt{}$	\checkmark	
CarbonSemihost CarbonSemihost2		$\sqrt{}$	√	Semihosting is handled internally by Fast Models processors, so no external component is needed.
Cui conscrimiost2				You can include the CarbonSemihost components in the Fast Models to simplify the resulting system.
				Parameters from the CarbonSemihost instances are ignored.
				For Swap & Play, only the default file handles (stdin, stdout, stderr) are restored. No other files can be open.
CarbonMemoryMapped CounterModule	V	$\sqrt{}$	V	
CDIV		\checkmark	\checkmark	
CHIToAXI4		$\sqrt{}$	\checkmark	
CHI_to_CHI*	$\sqrt{}$	$\sqrt{}$	\checkmark	
intVector	$\sqrt{}$	$\sqrt{}$	√	
MxAHBv2		V		
MxAHBv2_Lite		V		
MxAXI4	$\sqrt{}$	$\sqrt{}$	\checkmark	

Model	Save/Restore Support	Fast Models Support	Swap & Play Support	Notes
MxAXIv2	$\sqrt{}$	$\sqrt{}$	\checkmark	
MxMem1		$\sqrt{}$	\checkmark	
MxMem2				
MxMem3				
MxMem4				
MxSigDriver	$\sqrt{}$			