

# **Engineering Advice Note**

# ARM® Cortex®-A53 Reset Mode Clarification

#### **Release Information**

The following changes have been made to this Engineering Advice Note.

Document F	lis	torv
------------	-----	------

Date	Issue	Confidentiality	Change
27/06/2016	Α	Non-Confidential	First release

#### **Non-Confidential Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of ARM. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, ARM makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to ARM's customers is not intended to create or refer to any partnership relationship with any other company. ARM may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any signed written agreement covering this document with ARM, then the signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited or its affiliates in the EU and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow ARM's trademark usage quidelines at http://www.arm.com/about/trademark-usage-quidelines.php

Copyright © [2016], ARM Limited or its affiliates. All rights reserved.

ARM Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

LES-PRE-20349

**Confidentiality Status** 

Document number: ARM UAN 0017A Version: 1.0 2 This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to.

### **Product Status**

The information in this document is Final, that is for a developed product.

## Web Address

http://www.arm.com

ARM Non-Confidential 3 Document number: ARM UAN 0017A Version: 1.0

# **Contents**

Preface	5
Intended audience	
Feedback	
Feedback on this product	
Feedback on content	
Cortex-A53 reset mode clarification	5
Recommendation	7
References	7

## **Preface**

This preface introduces the ARM® Cortex®-A53 Reset Mode Clarification.

## Intended audience

This document is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the Cortex-A53 processor.

## **Feedback**

ARM welcomes feedback on this product and its documentation.

## Feedback on this product

If you have any comments or suggestions about this product, contact your supplier and give:

- The product name.
- The product revision or version.
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

## Feedback on content

If you have comments on content then send an e-mail to errata @arm.com. Give:

- The title ARM® Cortex®-A53 Reset Mode Clarification.
- The number ARM UAN0017.
- If applicable, the page numbers to which your comments refer.
- A concise explanation of your comments.

ARM also welcomes general suggestions for additions and improvements.

# Cortex-A53 reset mode clarification

Technical Reference Manuals (TRMs) for the Cortex<sup>®</sup>-A57 and Cortex<sup>®</sup>-A72 processors define the All cores Warm reset and L2 reset mode, which is a valid reset mode supported by Cortex-A57 and Cortex-A72.

The All cores Warm reset and L2 reset mode is described in Table 1.

Table 1 All cores Warm reset and L2 reset

Reset combination	Signals	Value	Description
All cores Warm reset	nCPUPORESET[N:0]	All = 1	All logic, excluding Debug and ETM
and L2 reset	0005050570101		(CLK and PCLKDBG), is held
	nCORERESET[N:0]	AII = 0	in reset. All breakpoints and
	nPRESETDBG		watchpoints are retained.
	IIFKESETDBG	1	
	nL2RESET	0	
		U	
	nMBISTRESET	1	
		'	

ARM Non-Confidential Version: 1.0

However, **nL2RESET** has a different implementation from Cortex-A57 and Cortex-A72. On Cortex-A53, the **nL2RESET** signal can be asserted only when you apply a cold reset (**nCPUPORESET**) to all the CPUs in a cluster. The All cores Warm reset and L2 reset mode is not valid on Cortex-A53 because **nL2RESET** also resets some of the debug logic in the top level of the processor, with details described below.

Note: The Cortex-A53 implementation complies with the ARMv8-A architecture.

The logic that is reset by **nL2RESET** but is not reset by **nCORERESET** is shown in Table 2.

Table 2 Logic and consequences

Logic				Consequences
•	The Snoop Control Unit (SCU) and L2.		CU) and L2.	-
•	All non-debug logic in the governors.		jovernors.	-
•	Some of the signal	s driven	to the cores.	-
•	Some of the logic routing buses between the cores and the top-level ports, namely:	<b>A</b>	The Advanced Trace Bus (ATB) bus from the ETM.	When reset is asserted, some trace that is up to two 32-bit words can be lost. You can avoid this issue by using the <b>AFVALIDM</b> or <b>AFREADYM</b> handshake to ensure that all trace data is flushed from the ETM to the system.
		<b>A</b>	The debug APB bus from the core debug logic.	When <b>nL2RESET</b> is asserted, any <i>Advanced Peripheral Bus</i> (APB) access to registers in the core power domain behaves as if the core were powered off and returns an error, regardless of whether the APB access is in progress or just started. When the reset is deasserted, such accesses can still work. The registers under debug reset do not lose the values, that is, the debug programming can still be preserved.
		<b>\</b>	The <b>TSVALUE</b> bus to the ETM.	If the ETM generates a timestamp packet while <b>nL2RESET</b> is asserted, the generated timestamp has the value 0.
		A	The COMMTX, COMMRX, and DBGNOPWRDWN outputs.	The pins described above have reset values while <b>nL2RESET</b> is asserted. However, these pins return to previous values when they are deasserted.

To do a warm reset with debug active, the only supported reset combination on Cortex-A53 is the *Individual core warm reset with trace and debug active* mode, as described in Table 3.

Document number: ARM UAN 0017A

Version: 1.0

ARM Non-Confidential

6

Table 3 Individual core Warm reset with trace and debug active

Reset combination	Signals	Value	Description
Individual core warm reset with trace and debug active	nCPUPORESET[CN:0]	All = 1	Individual core is held in reset.
	nCORERESET[CN:0]	All = 0	
	nPRESETDBG	1	
	nL2RESET	1	
	nMBISTRESET	1	

# Recommendation

Cortex-A53 does not support the All cores Warm reset and L2 reset mode. Therefore, ARM recommends that you do not implement this mode on Cortex-A53.

To achieve a similar functionality, use the Cluster Cold reset with debug active mode, and restore the debug programming after the CPU comes out of the reset. In this case, the system must have the ability to keep **nCORERESET** asserted until the debug programming is restored.

# References

The following books are referred to in this document, and you can download them directly from the ARM infocenter at http://infocenter.arm.com.

- ARM® Cortex®-A57 MPCore Processor Technical Reference Manual, ARM DDI0488H.
- ARM® Cortex®-A53 MPCore Processor Technical Reference Manual, ARM DDI 0500G.
- ARM® Cortex®-A72 MPCore Processor Technical Reference Manual, ARM 100095 0002 04 en.

ARM Non-Confidential Version: 1.0