

# Release notes for System Registers for Arm Aprofile Architecture

2023-09

Non-Confidential

Copyright  $\ @$  2023 Arm Limited (or its affiliates). All rights reserved.

**Issue 01** 109390\_2023-09\_01\_en



# Release notes for System Registers for Arm A-profile Architecture

Copyright © 2023 Arm Limited (or its affiliates). All rights reserved.

### Release information

#### **Document history**

Issue	Date	Confidentiality	Change
2023_09-01	29 September 2023	Non-Confidential	2023-09 release

# **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly

or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2023 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

# **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product Status**

The information in this document is Final, that is for a developed product.

## **Feedback**

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

# Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

We believe that this document contains no offensive language. To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Release notes for System Registers for Arm A-profile Architecture (2023-09)......6

# 1. Release notes for System Registers for Arm A-profile Architecture (2023-09)

29 September 2023

#### **Product Status**

The information in this release covers multiple versions of the architecture. The content relating to different versions is given different quality ratings.

The information relating to the 2023 Extensions of the A-profile Architecture and FEAT\_D128 of the 2022 Extensions is at Alpha quality. Alpha quality means that most major features of the specification are described in this release, but some features and details might be missing.

The information relating to the remainder of the 2022 Extensions of the A-profile Architecture and the rest of the Architecture is at Beta quality. Beta quality means that all major features of the specification are described, but some details might be missing.

### Change history

This release contains the following changes:

- This release introduces the 2023 Extensions of the A-profile Architecture.
- References to the value of HCR\_EL2.{NV2, NV1, NV} are updated to refer to the Effective value of HCR\_EL2.{NV2, NV1, NV}.
- References to the value of HCR\_EL2.{E2H, TGE} are updated to refer to the Effective value of HCR\_EL2.{E2H, TGE}.
- EDDFR.ExtTrcBuf is clarified to state that non-zero values require EDDFR.TraceBuffer to be defined and match ID AA64DFR0 EL1.
- TLBI accessibility pseudocode is updated to correctly handle reserved Security states.
- The TRCAUTHSTATUS.SNID and TRCAUTHSTATUS.NSNID descriptions are extended to describe implementations when FEAT RME does not implement Secure state.
- The meaning of field value 0b0010 in ID AA64MMFR2 EL1.VARange is clarified.
- Added access conditions for registers in the CNTBaseN, CNTELOBaseN, or CNTCTLBase frames, when FEAT RME is implemented.
- The description of HCR\_EL2.ATA is corrected to reflect new effective value and register behavior.
- TLBI RPALOS and TLBI RPAOS fields are updated to include FEAT D128 Address extension.
- The reset behaviour of MECIDR EL2.MECIDWidthm1 is corrected.
- PAR EL1 fields when D128 is implemented are clarified.
- Bits in TCR\_EL2 and TCR2\_EL2 are corrected to describe permitted caching in a TLB.
- PMBSR EL1.TopLevel and TRBSR EL1.TopLevel fields are added to the registers.
- The EDPRSR.SPD field is corrected to remove the incorrect Core power domain statement.

(2023-09)

- HDFGxTR2\_EL1.nSPMEV\* fields are corrected to show that if event counter n is not implemented, reads of SPMEV\* registers are not undefined.
- The register format of ERR<n>STATUS when RAS System Architecture v2 is implemented is corrected to be conditional on ERR<n>FR instead of ERR<q>FR.
- The field description of ICV CTLR EL1.PRIbits is clarified to refer to virtual priority bits.
- Reserved, **RESO** fields in EDPFR are relaxed to be Reserved, **UNKNOWN**.
- Accessibility pseudocode in PMEVCNTSVR<n>\_EL1 is updated with behaviors when unimplemented counters are accessed.
- ISR and ISR EL1 descriptions are updated to account for RME.
- CNTKCTL\_EL1 accessibility pseudocode is updated so as not to be required to update fields specific to CNTKCTL\_EL2.
- DISR EL1 is updated to include fields WU, WnRV and WnR.
- PMCR\_ELO.DP described behavior when FEAT\_SPE\_DPFZS is not implemented is corrected.
- The SPMACCESSR\_ELx registers are updated to ignore SPMACCESSR\_EL1 when executing at EL2 with HCR EL2.E2H set to 1.
- PFAR\_EL1 and PFAR EL2 accessibility pseudocode is updated to include the SCR\_EL3.PFAREn trap.
- The accessibility pseudocode of DISR\_EL1 and DISR is updated to account for the modified behavior of HCR\_EL2.VSE, which allows a hypervisor to inject a virtual SError exception into a guest under different conditions.
- Clarification of behavior of PMSELR\_ELO.SEL when the value indicates an unimplemented counter.
- ERR<n>FR field descriptions are updated to remove a compatibility break between RAS System Architecture v1.1 and RAS System Architecture v2. The field descriptions of RCWMASK\_EL1.Mask and RCWSMASK\_EL1.Software\_Mask are clarified to state the impact of FEAT MEC.
- The accessibility pseudocode for PMZR\_ELO is clarified by using the new ZeroPMUCounters(X[t,64]) function. New pseudocode function ZeroPMUCounters() defined to represent the action of write to PMZR\_ELO register. New functions {{GetPMUWriteMask()}} and {{GetPMUReadMask()}} are introduced, to return a mask of the PMU counters that are writable or readable at the current Exception level.
- The RNDR and RNDRRS register definitions are relaxed to remove the implicit coupling of RNDR to RNDRRS.
- In ICC\_CTLR, ICC\_DIR, ICC\_PMR, ICC\_RPR, ICV\_CTLR, ICV\_DIR, ICC\_PMR, and ICC\_RPR, the accessibility pseudocode is updated to include the ICC\_SRE.SRE trap.
- ID\_AA64ZFRO\_EL1.B16B16 and ID\_AA64SMRO\_EL1.{B16B16,F16F16} are updated such that the features identified by these fields are dependent on FEAT\_SVE2 and FEAT\_SME2 instead of FEAT\_SVE2p1 and FEAT\_SME2p1.
- External registers EDDFR, EDPFR and EDWAR are updated from two 32-bit registers to a single 64-bit register.
- PMU.PMCGCRO is updated to 64-bit wide when FEAT\_PMUv3\_EXT64 is implemented.

(2023-09)

- SPSR EL3 corrected to refer to SPSR EL1.
- EC values are added to field conditions in PMBSR EL1 and TRBSR EL1.
- The condition for unsupported architected activity monitor events in AMEVCNTVOFFO\_EL2 accessibility is clarified.
- The description of AMDEVARCH.ARCHID is updated to include the value for the 64-bit AMU external interface.
- The accessibility pseudocode for CNTPS\_TVAL\_EL1 is corrected.
- In ESR\_EL1, ESR\_EL2, and ESR\_EL3, the effect of FEAT\_FPACCOMBINE on the reporting of a PAC Fail exception is corrected.
- The descriptions of MPIDR\_EL1.MT and MPIDR.MT are updated to clarify that these fields do not mean multithreading is implemented.
- Clarified the descriptions in CNTHCTL EL2 to remove redundant conditions on HCR EL2.E2H.
- Accessibility conditions on EDSCR.SDD == 1 have been updated to use functions EL3SDDUndef() and EL3SDDUndefPriority().
- PMCR\_ELO.DP is updated to indicate the behavior when FEAT\_PMUv3p9 is or is not implemented.
- The relaxations for generating and reporting watchpoints, introduced by FEAT\_SME, will be retrospectively permitted for SVE from Armv8.2-A.

#### Known issues

All issues identified in the below list will be fixed in a future release.

- The behavior of DBGBCR<n>\_EL1.MASK, if it is a reserved value, will be clarified to state that it is **CONSTRAINED UNPREDICTABLE**.
- Accessibility for RAS registers will be relaxed to remove traps when there is a minimal RASv2 implementation.
- HCRX\_EL2 behavior when EL2 is not implemented or SCR\_EL3.HXEn is 0, and the interaction of the value of HCRX\_EL2.MSCEn will be clarified.
- Mappings for corresponding SET and CLR registers will be updated to show that they map to one another.
- The relaxations for setting FAR on SVE instructions are relaxed to replace the dependency on FEAT Debugy8p9.
- The values in TCR\_EL2.IPS and PS fields that apply to FEAT\_D128 will be clarified.

# Potential upcoming changes

Arm is constantly exploring ways to make the architecture presentation precise and clear. Towards this, the following changes are expected in future releases:

- Accessibility of unimplemented registers will be improved.
- Accessibility for memory mapped accesses to registers will be improved.
- Accessibility when there is a width mismatch between the accessor and the register will be improved.

Document ID: 109390\_2023-09\_01\_en 2023-09 Release notes for System Registers for Arm A-profile Architecture (2023-09)

• Configurability details will be captured more formally to define features, acceptable feature choices, and mapping of features to ID registers.