

# **Arm® Cortex®-A55 Core Cryptographic Extension**


Revision: r2p0

# **Technical Reference Manual**

Non-Confidential

Copyright  $\$  2016–2018, 2022 Arm Limited (or its affiliates). All rights reserved.

**Issue 01** 100444\_0200\_01\_en



## Arm® Cortex®-A55 Core Cryptographic Extension

#### **Technical Reference Manual**

Copyright © 2016–2018, 2022 Arm Limited (or its affiliates). All rights reserved.

#### Release Information

#### **Document history**

Issue	Date	Confidentiality	Change
0000-00	30 September 2016	Confidential	First release for r0p0
0001-00	16 December 2016	Confidential	First release for rOp1
0100-00	22 June 2017	Non-Confidential	First release for r1p0
0100-01	15 December 2017	Non-Confidential	Second release for r1p0
0200-00	30 November 2018	Non-Confidential	First release for r2p0
0200-01 31 August 2022		Non-Confidential	Second release for r2p0

### **Proprietary Notice**

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its affiliates) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at https://www.arm.com/company/policies/trademarks.

Copyright © 2016–2018, 2022 Arm Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349|version 21.0)

## **Confidentiality Status**

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

#### **Product Status**

The information in this document is Final, that is for a developed product.

#### **Feedback**

Arm welcomes feedback on this product and its documentation. To provide feedback on the product, create a ticket on https://support.developer.arm.com.

To provide feedback on the document, fill the following survey: https://developer.arm.com/documentation-feedback-survey.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

This document includes language that can be offensive. We will replace this language in a future issue of this document.

To report offensive language in this document, email terms@arm.com.

# **Contents**

1. Introduction	6
1.1 Product revision status	
1.2 Intended audience	
1.3 Conventions	6
1.4 Useful resources	8
2. Functional description	10
2.1 About the Cryptographic Extension	10
2.2 Revisions	10
3. Register descriptions	
3.1 Identifying the cryptographic instructions implemented	11
3.2 Disabling the Cryptographic Extension	11
3.3 Register summary	11
3.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1	12
3.5 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1	14
3.6 ID_ISAR5, Instruction Set Attribute Register 5	16
A. Document revisions	19
A.1 Revisions	19

# 1. Introduction

### 1.1 Product revision status

The  $r_x p_y$  identifier indicates the revision status of the product described in this manual, for example,  $r_1 p_2$ , where:

rx Identifies the major revision of the product, for example, r1.

**py** Identifies the minor revision or modification status of the product, for

example, p2.

## 1.2 Intended audience

This manual is for system designers, system integrators, and programmers who are designing or programming a *System-on-Chip* (SoC) that uses the Cortex®-A55 core with the optional Cryptographic Extension.

## 1.3 Conventions

The following subsections describe conventions used in Arm documents.

#### Glossary

The Arm® Glossary is a list of terms used in Arm documentation, together with definitions for those terms. The Arm Glossary does not contain terms that are industry standard unless the Arm meaning differs from the generally accepted meaning.

See the Arm Glossary for more information: developer.arm.com/glossary.

Convention	Use		
italic	Citations.		
bold	Terms in descriptive lists, where appropriate.		
monospace	Text that you can enter at the keyboard, such as commands, file and program names, and source code.		
monospace <u>underline</u>	A permitted abbreviation for a command or option. You can enter the underlined text instead of the full command or option name.		

Convention	Use
<and></and>	Encloses replaceable terms for assembler syntax where they appear in code or code fragments.  For example:
	MRC p15, 0, <rd>, <crn>, <opcode_2></opcode_2></crn></rd>
Terms that have specific technical meanings as defined in the Arm® Glossary. For exampl IMPLEMENTATION DEFINED, IMPLEMENTATION SPECIFIC, UNKNOWN, and UNPREDICTABLE.	



Recommendations. Not following these recommendations might lead to system failure or damage.



Requirements for the system. Not following these requirements might result in system failure or damage.



Requirements for the system. Not following these requirements will result in system failure or damage.



An important piece of information that needs your attention.



A useful tip that might make it easier, better or faster to perform a task.




A reminder of something important that relates to the information you are reading.

#### **Timing diagrams**

The following figure explains the components used in timing diagrams. Variations, when they occur, have clear labels. You must not assume any timing information that is not explicit in the diagrams.

Shaded bus and signal areas are undefined, so the bus or signal can assume any value within the shaded area at that time. The actual level is unimportant and does not affect normal operation.

Figure 1-1: Key to timing diagram conventions



#### **Signals**

The signal conventions are:

#### Signal level

The level of an asserted signal depends on whether the signal is active-HIGH or active-LOW. Asserted means:

- HIGH for active-HIGH signals.
- LOW for active-LOW signals.

#### Lowercase n

At the start or end of a signal name, n denotes an active-LOW signal.

## 1.4 Useful resources

This document contains information that is specific to this product. See the following resources for other useful information.

Access to Arm documents depends on their confidentiality:

- Non-Confidential documents are available at developer.arm.com/documentation. Each document link in the following tables goes to the online version of the document.
- Confidential documents are available to licensees only through the product package.

Arm product resources	Document ID	Confidentiality
Arm® Cortex®-A55 Core Advanced SIMD and Floating-point Support Technical Reference Manual	100446	Non-Confidential
Arm® Cortex®-A55 Core Configuration and Sign-off Guide	100443	Confidential
Arm® Cortex®-A55 Core Integration Manual	100445	Confidential
Arm® Cortex®-A55 Core Technical Reference Manual	100442	Non-Confidential

Arm architecture and specifications	Document ID	Confidentiality
Arm® Architecture Reference Manual for A-profile architecture	DDI 0487	Non-Confidential

Non-Arm resources	Document ID	Organization
Advanced Encryption Standard. (FIPS 197, November 2001).	FIPS 197	NIST
		www.nist.gov
Secure Hash Standard (SHS) (FIPS 180-4, March 2012).	FIPS 180-4	NIST
		www.nist.gov



Arm tests its PDFs only in Adobe Acrobat and Acrobat Reader. Arm cannot guarantee the quality of its documents when used with any other PDF reader.

Adobe PDF reader products can be downloaded at http://www.adobe.com

# 2. Functional description

This chapter describes the Cortex®-A55 core Cryptographic Extension.

# 2.1 About the Cryptographic Extension

The Cortex®-A55 core Cryptographic Extension supports the Arm®v8-A Cryptographic Extension. Some parts of the Arm®v8-A Cryptographic Extension are optional.

For more information on the optional parts of the Arm®v8-A Cryptographic Extension, see the AArch64 Instruction Set Attribute Register 0, EL1 register (ID\_AA64ISARO\_EL1) in the Arm® Cortex®-A55 Core Technical Reference Manual.

The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that accelerate *Advanced Encryption Standard* (AES) encryption and decryption. It also adds instructions to implement the *Secure Hash Algorithm* (SHA) functions SHA-1, SHA-224, and SHA-256.



The optional Cryptographic Extension is not included in the base product. Arm supplies the Cryptographic Extension only under an additional license to the Cortex®-A55 core and Advanced SIMD and floating-point support licenses.

## 2.2 Revisions

This section describes the differences in functionality between product revisions.

r0p0	First release.
r0p1	No differences in functionality.
r1p0	No differences in functionality.
r2p0	No differences in functionality.

# 3. Register descriptions

This chapter describes the Cryptographic Extension registers.

# 3.1 Identifying the cryptographic instructions implemented

Software can identify the cryptographic instructions that are implemented by reading three registers.

#### About this task

The three registers are:

- ID\_AA64ISAR0\_EL1 in the AArch64 execution state.
- ID\_ISAR5\_EL1 in the AArch64 execution state.
- ID ISAR5 in the AArch32 execution state.

# 3.2 Disabling the Cryptographic Extension

To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Cortex®-A55 cores present in a cluster. This signal is sampled only during reset of the cores.

#### About this task

When CRYPTODISABLE is asserted:

- Executing a Cryptographic instruction results in an **UNDEFINED** exception.
- The ID registers described in Table 3-1: Cryptographic Extension register summary on page 11 indicate that the Cryptographic Extension is not implemented.

# 3.3 Register summary

The Cortex®-A55 core has three instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.

The following table lists the instruction identification registers for the Cortex®-A55 core Cryptographic Extension.

Table 3-1: Cryptographic Extension register summary

Name	Execution state	Description Description	
ID_AA64ISAR0_EL1	AArch64	See 3.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page 12.	

Name	Execution state	Description
ID_ISAR5_EL1 AArch64		See 3.5 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page 14.
ID_ISAR5 AArch32		See 3.6 ID_ISAR5, Instruction Set Attribute Register 5 on page 16.


# 3.4 ID\_AA64ISAR0\_EL1, AArch64 Instruction Set Attribute Register 0, EL1

The ID\_AA64ISARO\_EL1 provides information about the instructions that are implemented in AArch64 state, including the instructions provided by the Cryptographic Extension.

#### Bit field descriptions

ID AA64ISARO EL1 is a 64-bit register.

#### Figure 3-1: ID\_AA64ISAR0\_EL1 bit assignments



RES0

RESO, [63:48]

**RESO** Reserved

DP, [47:44]

Indicates whether Dot Product support instructions are implemented.

**0x1** UDOT, SDOT instructions are implemented.

RESO, [43:32]

**RESO** Reserved

RDM, [31:28]

Indicates whether Rounding Double Multiply (RDM) instructions are implemented. The value is:

**0x1** sordmlah and sordmlsh instructions are implemented.

RESO, [27:24]

**RESO** Reserved

#### Atomic, [23:20]

Indicates whether atomic instructions are implemented. The value is:

0x2 LDA

LDADD, LDCLR, LDEOR, LDSET, LDSMAX, LDSMIN, LDUMAX, LDUMIN, CAS, CASP,

and SWP instructions are implemented.

#### CRC32, [19:16]

Indicates whether CRC32 instructions are implemented. The value is:

**0x1** CRC32 instructions are implemented.

#### SHA2, [15:12]

Indicates whether SHA2 instructions are implemented. The possible values are:

**0x0** No SHA2 instructions are implemented. This is the value if the core

implementation does not include the Cryptographic Extension.

**0x1** sha256H, sha256H2, sha256U0, and sha256U1 are implemented. This

is the value if the core implementation includes the Cryptographic

Extension.

#### SHA1, [11:8]

Indicates whether SHA1 instructions are implemented. The possible values are:

**0x0** No SHA1 instructions are implemented. This is the value if the core

implementation does not include the Cryptographic Extension.

**0x1** SHA1C, SHA1P, SHA1M, SHA1SUO, and SHA1SU1 are implemented. This

is the value if the core implementation includes the Cryptographic

Extension.

#### AES, [7:4]

Indicates whether AES instructions are implemented. The possible values are:

**0x0** No AES instructions implemented. This is the value if the core

implementation does not include the Cryptographic Extension.

0x2 AESE, AESD, AESMC, and AESIMC are implemented, plus PMULL and

PMULL2 instructions operating on 64-bit data. This is the value if the

core implementation includes the Cryptographic Extension.

#### RESO, [3:0]

**RESO** Reserved

#### Configurations

ID\_AA64ISARO\_EL1 is architecturally mapped to external register ID\_AA64ISARO.

#### **Usage constraints**

#### Accessing the ID\_AA64ISAR0\_EL1

To access the ID\_AA64ISARO\_EL1:

MRS <Xt>, ID\_AA64ISAR0\_EL1 ; Read ID\_AA64ISAR0\_EL1 into Xt

Register access is encoded as follows:

#### Table 3-2: ID\_AA64ISAR0\_EL1 access encoding

op0 op1		CRn	CRm	op2
11	000	0000	0110	000

#### Accessibility

This register is accessible as follows:

ELO	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	RO	RO	RO	RO	RO


# 3.5 ID\_ISAR5\_EL1, AArch32 Instruction Set Attribute Register 5, EL1

The AArch64 register ID\_ISAR5\_EL1 provides information about the instructions that are implemented in AArch32 state, including the instructions provided by the optional Cryptographic Extension.

#### Bit-field descriptions

ID\_ISAR5\_EL1 is a 64-bit register.

Figure 3-2: ID\_ISAR5\_EL1 bit assignments



Document ID: 100444\_0200\_01\_en Issue: 01 Register descriptions

Reserved, [63:32]

Reserved.

RESO, [31:28]

**RESO** Reserved

RDM, [27:24]

Indicates whether RDM instructions are implemented. The value is:

**0x1** sqrdmlah and sqrdmlsh instructions are implemented.

RESO, [23:20]

**RESO** Reserved

CRC32, [19:16]

Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:

**0x1** CRC32 instructions are implemented.

SHA2, [15:12]

Indicates whether SHA2 instructions are implemented in AArch32 state. The possible values are:

Ox0 Cryptographic Extension is not implemented or is disabled.
Ox1 SHA256H, SHA256SU0, and SHA256SU1 instructions are implemented.

SHA1, [11:8]

Indicates whether SHA1 instructions are implemented in AArch32 state. The possible values are:

Ox0 Cryptographic Extension is not implemented or is disabled.
Ox1 SHA1C, SHA1M, SHA1M, SHA1SUO, and SHA1SU1 instructions are implemented.

AES, [7:4]

Indicates whether AES instructions are implemented in AArch32 state. The possible values are:

0x0 Cryptographic Extension is not implemented or is disabled.
 0x2 AESE, AESD, AESMC, and AESIMC are implemented, plus PMULL and PMULL2 instructions operating on 64-bit data.

SEVL, [3:0]

Indicates whether the SEVL instruction is implemented. The value is:

**0x1** sevl implemented to send event local.

#### Configurations

ID\_ISAR5\_EL1 is architecturally mapped to AArch32 register ID\_ISAR5. See 3.6 ID\_ISAR5, Instruction Set Attribute Register 5 on page 16.

#### **Usage constraints**

#### Accessing the ID\_ISAR5\_EL1

To access the ID\_ISAR5\_EL1:

MRS <Xt>, ID\_ISAR5\_EL1 ; Read ID\_ISAR5\_EL1 into Xt

Register access is encoded as follows:

#### Table 3-4: ID\_ISAR5\_EL1 access encoding

ор0	op1	CRn	CRm	op2
11	000	0000	0010	101

#### Accessibility

This register is accessible as follows:

ELO	EL1 (NS)	EL1 (S)	EL2	EL3 (SCR.NS = 1)	EL3 (SCR.NS = 0)
-	RO	RO	RO	RO	RO


# 3.6 ID\_ISAR5, Instruction Set Attribute Register 5

The AArch32 register ID\_ISAR5 provides information about the instructions implemented in AArch32 state, including the instructions provided by the optional Cryptographic Extension.

#### Bit field descriptions

ID\_ISAR5 is a 32-bit register.

Figure 3-3: ID\_ISAR5 bit assignments



RES0

#### RESO, [31:28]

**RESO** Reserved.

#### RDM, [27:24]

Indicates whether RDM instructions are implemented. The value is:

**0x1** sqrdmlah and sqrdmlsh instructions are implemented.

#### RESO, [23:20]

**RESO** Reserved.

#### CRC32, [19:16]

Indicates whether CRC32 instructions are implemented in AArch32 state. The value is:

**0x1** CRC32 instructions are implemented.

#### SHA2, [15:12]

Indicates whether SHA2 instructions are implemented in AArch32 state. The possible values are:

Ox0 Cryptographic extension is not implemented or is disabled.
Ox1 SHA256H, SHA256SU0, and SHA256SU1 instructions are implemented.

#### SHA1, [11:8]

Indicates whether SHA1 instructions are implemented in AArch32 state. The possible values are:

Ox0 Cryptographic Extension is not implemented or is disabled.
Ox1 SHA1P, SHA1M, SHA1H, SHA1SUO, and SHA1SU1 instructions are implemented.

#### AES, [7:4]

Indicates whether AES instructions are implemented in AArch32 state. The possible values are:

Ox0 Cryptographic Extension is not implemented or is disabled.

AESE, AESD, AESMC and AESIMC, plus PMULL and PMULL2 instructions operating on 64-bit data.

#### SEVL, [3:0]

Indicates whether the SEVL instruction is implemented. The value is:

**0x1** sevl implemented to send event local.

### Configurations

ID\_ISAR5 is architecturally mapped to AArch64 register ID\_ISAR5\_EL1. See 3.5 ID\_ISAR5\_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page 14.

There is one copy of this register that is used in both Secure and Non-secure states.

#### **Usage constraints**

#### Accessing the ID\_ISAR5

To access ID\_ISAR5:

This register is accessible as follows:

ELO	ELO	EL1	EL1	EL2	EL3	EL3
(NS)	(S)	(NS)	(S)		(SCR.NS = 1)	(SCR.NS = 0)
-	-	RO	RO	RO	RO	RO

# Appendix A Document revisions

Changes between released issues of this book are summarized in tables.

## A.1 Revisions

This section describes the technical changes between released issues of this document.

#### Table A-1: Issue 0000-00

Change	Location
First Confidential release for r0p0	-

#### Table A-2: Differences between issue 0000-00 and issue 0001-00

Change	Location
First Confidential release for r0p1	-
Changed revision to r0p1	2.2 Revisions on page 10

#### Table A-3: Differences between issue 0001-00 and issue 0100-00

Change	Location
First Non-Confidential release for r1p0	-
Changed revision to r1p0	2.2 Revisions on page 10
Updated product name	-
Global terminology change from 'processor' to 'core' for the product	-
Updated the ID_AA64ISAR0_EL1 register description	3.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 on page 12

#### Table A-4: Differences between issue 0100-00 and issue 0100-01

Change	Location
Second Non-Confidential release for r1p0	-
Updated company name to Arm	-

#### Table A-5: Differences between issue 0100-01 and issue 0200-00

Change	Location
First Non-Confidential release for r2p0	-
Changed revision to r2p0	2.2 Revisions on page 10

#### Table A-6: Differences between issue 0200-00 and issue 0200-01

Change	Location
Second Non-Confidential release for r2p0	-
Editorial changes	Throughout document

Document ID: 100444\_0200\_01\_en Issue: 01 Document revisions

Change	Location
Updated the ID_ISAR5_EL1 register field description	3.5 ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5, EL1 on page 14