

Date of Issue: 30.09.09

ARM CoreSight ™ DK-A9 (TM096) Errata Notice

This document contains all errata known at the date of issue in releases up to and including revision r2p0 of CoreSight Design Kit for Cortex-A9

Errata for the following components are listed separate errata documents:

TM917 : AHB Trace Macrocell TM950 : CoreSight PTM-A9

TM093: CoreSight Generic Parts

ARM Errata Notice Document Revision 3.0

Proprietary notice

Date of Issue: 30.09.09

Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Non Confidential.

Web address

http://www.arm.com/

ARM Errata Notice Document Revision 3.0

Date of Issue: 30.09.09 ARM Errata

Feedback on the product

If you have any comments or suggestions about this product, contact your supplier giving:

- The product name
- A concise explanation of your comments.

Feedback on this document

If you have any comments on about this document, please send email to mailto:errata@arm.com giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Contents

NTRODUCTION		
ERRATA SUMMARY TABLE	7	
ERRATA - CATEGORY 1	8	
There are no Errata in this Category	8	
ERRATA - CATEGORY 2	9	
There are no Errata in this Category	9	
ERRATA - CATEGORY 3	10	
712519: CORTEXA9INTEGRATION.v reset logic means debug connection is lost when after power-up of single CPU	10	
ERRATA - DOCUMENTATION	11	
There are no Errata in this Category	11	

Introduction

Scope

This document describes errata categorised by level of severity. Each description includes:

- the current status of the defect
- where the implementation deviates from the specification and the conditions under which erroneous behavior occurs
- the implications of the erratum with respect to typical applications
- the application and limitations of a 'work-around' where possible

Component Revisions

This document reports the errata for all revisions of CoreSight Design Kit for Cortex-A9 (DK-A9). Each release of DK-A9 contains several CoreSight sub-components, the revisions of each sub-component for each specific DK-A9 release are documented in Table 1 below. The errata for these sub-components are listed in separate errata documents.

	CoreSight Design Kit for Cortex-A9 Revision		
Component	r0p0		
CoreSight Generic Parts	r1p2		
AHB Trace Macrocell	r0p4		
CoreSight PTM-A9	r1p0		

Table 1 CoreSight Design Kit for Cortex-A9 component revisions.

Categorisation of Errata

Errata recorded in this document are split into three levels of severity:

- Category 1 Behavior that is impossible to work around and that severely restricts the use of the product in all, or the majority of applications, rendering the device unusable.
- Category 2 Behavior that contravenes the specified behavior and that might limit or severely impair the intended use of specified features, but does not render the product unusable in all or the majority of applications.
- Category 3 Behavior that was not the originally intended behavior but should not cause any problems in applications.

Change Control

25 Sep 2009: Changes in Document v3

Page Status ID Cat Summary

10 New 712519 Cat 3 CORTEXA9INTEGRATION.v reset logic means debug connection is lost

when after power-up of single CPU

15 Dec 2008: Changes in Document v2

No changes in this document revision

23 Apr 2008: Changes in Document v1

Initial Document Revision

ARM Errata Notice

Document Revision 3.0

Errata Summary Table

Date of Issue: 30.09.09

The errata associated with this product affect product versions as below.

A cell shown thus **X** indicates that the defect affects the revision shown at the top of that column.

ID	Cat	Summary of Erratum	r1p0	r2p0
712519	Cat 3	CORTEXA9INTEGRATION.v reset logic means debug connection is lost when after power-up of single CPU	X	

Document Revision 3.0

Date of Issue: 30.09.09

Errata - Category 1

There are no Errata in this Category

Document Revision 3.0

Date of Issue: 30.09.09

Errata - Category 2

There are no Errata in this Category

Errata - Category 3

712519: CORTEXA9INTEGRATION.v reset logic means debug connection is lost when after power-up of single CPU

Status

Affects: product CoreSight Design Kit for Cortex-A9.

Fault status: Cat 3, Present in: r1p0, Fixed in r2p0.

Description

The integration level includes an asynchronous APB bridge to allow access to all of the debug components within the system. The integration level also provides a separate debug reset for each cpu. In r0p0 and r1p0 of the Coresight design kit for PTM-A9, performing a debug reset of any core will also reset the APB bridge.

Conditions

- 1. One of the CPUs is held in debug reset
- 2. Debug APB accesses are performed to another CPU or PTM

Implications

It is not possible to perform debug of one core if the other cores in the cluster are allowed to dynamically power down.

The implications of this erratum will depend on the system level connection of debug resets. Typically, during debug, all CPUs will remain powered up and debug reset will not be asserted. In a system where individual CPUs are reset independently, the debug APB bridge can be disabled, and this will prevent debug accesses.

Workaround

To work around this erratum, tools can set DBGNOPWRDWN for all of the cores in the system.

Errata - Documentation

There are no Errata in this Category