



## Arm Neoverse V2 (MP158)

### Software Developer Errata Notice

Date of issue: 07-Mar-2023

Non-Confidential

Document version: 6.0

Copyright © 2023 Arm® Limited (or its affiliates). All rights reserved.

Document ID: SDEN-2332927

This document contains all known errata since the r0p0 release of the product.



## Non-confidential proprietary notice

This document is protected by copyright and other related rights and the practice or implementation of the information contained in this document may be protected by one or more patents or pending patent applications. No part of this document may be reproduced in any form by any means without the express prior written permission of Arm. No license, express or implied, by estoppel or otherwise to any intellectual property rights is granted by this document unless specifically stated.

Your access to the information in this document is conditional upon your acceptance that you will not use or permit others to use the information for the purposes of determining whether implementations infringe any third party patents.

THIS DOCUMENT IS PROVIDED "AS IS". ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR PURPOSE WITH RESPECT TO THE DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has undertaken no analysis to identify or understand the scope and content of, third party patents, copyrights, trade secrets, or other rights.

This document may include technical inaccuracies or typographical errors.

TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

This document consists solely of commercial items. You shall be responsible for ensuring that any use, duplication or disclosure of this document complies fully with any relevant export laws and regulations to assure that this document or any portion thereof is not exported, directly or indirectly, in violation of such export laws. Use of the word "partner" in reference to Arm's customers is not intended to create or refer to any partnership relationship with any other company. Arm may make changes to this document at any time and without notice.

If any of the provisions contained in these terms conflict with any of the provisions of any click through or signed written agreement covering this document with Arm, then the click through or signed written agreement prevails over and supersedes the conflicting provisions of these terms. This document may be translated into other languages for convenience, and you agree that if there is any conflict between the English version of this document and any translation, the terms of the English version of the Agreement shall prevail.

The Arm corporate logo and words marked with ® or ™ are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. Other brands and names mentioned in this document may be the trademarks of their respective owners. Please follow Arm's trademark usage guidelines at <https://www.arm.com/company/policies/trademarks>.

Copyright © 2023 Arm® Limited (or its affiliates). All rights reserved.

Arm Limited. Company 02557590 registered in England.

110 Fulbourn Road, Cambridge, England CB1 9NJ.

(LES-PRE-20349)

## Confidentiality status

This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to.

Unrestricted Access is an Arm internal classification.

## Product status

The information in this document is for a product in development and is not final.

## Feedback

Arm welcomes feedback on this product and its documentation. To provide feedback on Arm Neoverse V2 (MP158), create a ticket on <https://support.developer.arm.com>.

To provide feedback on the document, fill the following survey: <https://developer.arm.com/documentation-feedback-survey>.

## Inclusive language commitment

Arm values inclusive communities. Arm recognizes that we and our industry have used language that can be offensive. Arm strives to lead the industry and create change.

If you find offensive language in this document, please email [terms@arm.com](mailto:terms@arm.com).

# Contents

<b>rOp0 implementation fixes</b>	<b>6</b>
<b>rOp1 implementation fixes</b>	<b>7</b>
<b>Introduction</b>	<b>8</b>
Scope	8
Categorization of errata	8
<b>Change Control</b>	<b>9</b>
<b>Errata summary table</b>	<b>12</b>
<b>Errata descriptions</b>	<b>15</b>
Category A	15
Category A (rare)	15
Category B	16
2331132 Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock	16
2394277 Translation table walk folding into an L1 prefetch might cause data corruption	18
2395412 A continuous stream of incoming DVM syncs may cause TRBE to prevent the core from forward progressing	19
2618597 Entry into the Full Retention power mode might cause corruption on ltag and BTB RAMs	20
2644884 L1 hardware prefetcher might cause deadlock	21
2662553 Static and dynamic TXREQ limiting might cause deadlock	22
2719103 The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	23
2719105 Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	25
2743011 Page crossing access that generates an MMU fault on the second page could result in a livelock	26
2779510 The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation	27
2801372 The core might deadlock during powerdown sequence	28
Category B (rare)	28
Category C	29
2299866 Incorrect read value for Performance Monitors Control Register	29
2331130 MPAM value associated with instruction fetch might be incorrect	30
2331134 Noncompliance with prioritization of Exception Catch debug events	31
2446309 Software-step not done after exit from Debug state with an illegal value in DSPSR	33

2446525	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	34
2626876	Incorrect read value for Performance Monitors Configuration Register	35
2630907	Read to dump the instruction cache contents while in Debug state results in deadlock	36
2640782	PMU MEM_ACCESS_CHECKED_RD and MEM_ACCESS_CHECKED_WR inaccurate	37
2644885	ERXPFgcdn_EL1 register is incorrectly written on Warm reset	38
2644899	Incorrect sampling of SPE events "tlb_access" for an unaligned SVE load instruction with no active elements	39
2675381	FAR_ELx contents for a Data Abort exception on SVE first fault contiguous load instruction due to Tag Check fail might be incorrect	40
2694799	MTE tag check fail seen on first half of a cache-line crossing load does not get reported	41
2696811	Execution of STG instructions in close proximity might cause loss of MTE allocation tag data	42
2719108	Incorrect read value for Performance Monitors Configuration Register EX field	43
2719109	Incorrect value reported for SPE PMU event SAMPLE_FEED	44
2719111	MTE checked load might read an old value of allocation tag by not complying with address dependency ordering	45
2764406	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP	46
2769032	STALL_BACKEND_MEM, Memory stall cycles AMU event count incorrectly	47
2801065	Incorrect decoding of SVE version of PRF* scalar plus scalar instructions	48
2802338	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state	50
2813403	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM	51
2813408	Incorrect timestamp value reported in SPE records when timestamp capture is enabled	52
2814365	ECC errors in MTE allocation tags may lead to silent data corruption in tag values	53
2817024	TRBE buffer write translation out of context may have incorrect memory attributes	54

## rOp0 implementation fixes

Note the following errata might be fixed in some implementations of rOp0. This can be determined by reading the REVIDR\_EL1 register where a set bit indicates that the erratum is fixed in this part.

REVIDR_EL1[0]	2644884 L1 hardware prefetcher might cause deadlock
---------------	---

Note that there is no change to the MIDR\_EL1 which remains at rOp0. Software will identify this release through the combination of MIDR\_EL1 and REVIDR\_EL1.

## rOp1 implementation fixes

Note the following errata might be fixed in some implementations of rOp1. This can be determined by reading the REVIDR\_EL1 register where a set bit indicates that the erratum is fixed in this part.

REVIDR_EL1[0]	2662553 Static and dynamic TXREQ limiting might cause deadlock
REVIDR_EL1[4]	2855383 Precise abort can lead to a deadlock

Note that there is no change to the MIDR\_EL1 which remains at rOp1. Software will identify this release through the combination of MIDR\_EL1 and REVIDR\_EL1.

# Introduction

## Scope

This document describes errata categorized by level of severity. Each description includes:

- The current status of the erratum.
- Where the implementation deviates from the specification and the conditions required for erroneous behavior to occur.
- The implications of the erratum with respect to typical applications.
- The application and limitations of a workaround where possible.

## Categorization of errata

Errata are split into three levels of severity and further qualified as common or rare:

<b>Category A</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be common for many systems and applications.
<b>Category A (Rare)</b>	A critical error. No workaround is available or workarounds are impactful. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category B</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be common for many systems and applications.
<b>Category B (Rare)</b>	A significant error or a critical error with an acceptable workaround. The error is likely to be rare for most systems and applications. Rare is determined by analysis, verification and usage.
<b>Category C</b>	A minor error.



# Change Control

Errata are listed in this section if they are new to the document, or marked as "updated" if there has been any change to the erratum text. Fixed errata are not shown as updated unless the erratum text has changed. The [errata summary table](#) identifies errata that have been fixed in each product revision.

## 07-Mar-2023: Changes in document version v6.0

No new or updated errata in this document version.

## 16-Dec-2022: Changes in document version v5.0

ID	Status	Area	Category	Summary
<a href="#">2743011</a>	New	Programmer	Category B	Page crossing access that generates an MMU fault on the second page could result in a livelock
<a href="#">2779510</a>	New	Programmer	Category B	The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation
<a href="#">2801372</a>	New	Programmer	Category B	The core might deadlock during powerdown sequence
<a href="#">2764406</a>	New	Programmer	Category C	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP
<a href="#">2769032</a>	New	Programmer	Category C	STALL_BACKEND_MEM, Memory stall cycles AMU event count incorrectly
<a href="#">2801065</a>	New	Programmer	Category C	Incorrect decoding of SVE version of PRF* scalar plus scalar instructions
<a href="#">2802338</a>	New	Programmer	Category C	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state
<a href="#">2813403</a>	New	Programmer	Category C	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM
<a href="#">2813408</a>	New	Programmer	Category C	Incorrect timestamp value reported in SPE records when timestamp capture is enabled
<a href="#">2814365</a>	New	Programmer	Category C	ECC errors in MTE allocation tags may lead to silent data corruption in tag values
<a href="#">2817024</a>	New	Programmer	Category C	TRBE buffer write translation out of context may have incorrect memory attributes

## 10-Aug-2022: Changes in document version v4.0

ID	Status	Area	Category	Summary
<a href="#">2662553</a>	New	Programmer	Category B	Static and dynamic TXREQ limiting might cause deadlock
<a href="#">2719103</a>	New	Programmer	Category B	Core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back
<a href="#">2719105</a>	New	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch
<a href="#">2675381</a>	New	Programmer	Category C	FAR_ELx contents for a Data Abort exception on SVE first fault contiguous load instruction due to Tag Check fail might be incorrect
<a href="#">2694799</a>	New	Programmer	Category C	MTE tag check fail seen on first half of a cache-line crossing load does not get reported
<a href="#">2696811</a>	New	Programmer	Category C	Execution of STG instructions in close proximity might cause loss of MTE allocation tag data
<a href="#">2719108</a>	New	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field
<a href="#">2719109</a>	New	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED
<a href="#">2719111</a>	New	Programmer	Category C	MTE checked load might read an old value of allocation tag by not complying with address dependency ordering

## 02-May-2022: Changes in document version v3.0

ID	Status	Area	Category	Summary
<a href="#">2394277</a>	Updated	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption
<a href="#">2395412</a>	Updated	Programmer	Category B	A continuous stream of incoming DVM syncs may cause TRBE to prevent the core from forward progressing
<a href="#">2618597</a>	New	Programmer	Category B	Entry into the Full Retention power mode might cause corruption on ltag and BTB RAMs
<a href="#">2644884</a>	New	Programmer	Category B	L1 hardware prefetcher might cause deadlock
<a href="#">2299866</a>	New	Programmer	Category C	Incorrect read value for Performance Monitors Control Register
<a href="#">2446309</a>	New	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR
<a href="#">2446525</a>	New	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly
<a href="#">2626876</a>	New	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register
<a href="#">2630907</a>	New	Programmer	Category C	Read to dump the instruction cache contents while in Debug state results in deadlock
<a href="#">2640782</a>	New	Programmer	Category C	PMU MEM_ACCESS_CHECKED_RD and MEM_ACCESS_CHECKED_WR inaccurate
<a href="#">2644885</a>	New	Programmer	Category C	ERXPFPGCDN_EL1 register is incorrectly written on Warm reset
<a href="#">2644899</a>	New	Programmer	Category C	Incorrect sampling of SPE events "tlb_access" for an unaligned SVE load instruction with no active elements

## 17-Dec-2021: Changes in document version v2.0

ID	Status	Area	Category	Summary
<a href="#">2394277</a>	New	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption
<a href="#">2395412</a>	New	Programmer	Category B	A continuous stream of incoming DVM syncs may cause TRBE to prevent the core from forward progressing

## 29-Oct-2021: Changes in document version v1.0

ID	Status	Area	Category	Summary
<a href="#">2331132</a>	New	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock
<a href="#">2331130</a>	New	Programmer	Category C	MPAM value associated with instruction fetch might be incorrect
<a href="#">2331134</a>	New	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events

# Errata summary table

The errata associated with this product affect the product versions described in the following table.

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2331132</a>	Programmer	Category B	Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock	r0p0, r0p1, r0p2	Open
<a href="#">2394277</a>	Programmer	Category B	Translation table walk folding into an L1 prefetch might cause data corruption	r0p0	r0p1
<a href="#">2395412</a>	Programmer	Category B	A continuous stream of incoming DVM syncs may cause TRBE to prevent the core from forward progressing	r0p0	r0p1
<a href="#">2618597</a>	Programmer	Category B	Entry into the Full Retention power mode might cause corruption on ltag and BTB RAMs	r0p0, r0p1	r0p2
<a href="#">2644884</a>	Programmer	Category B	L1 hardware prefetcher might cause deadlock	r0p0	r0p1
<a href="#">2662553</a>	Programmer	Category B	Static and dynamic TXREQ limiting might cause deadlock	r0p0, r0p1	r0p2
<a href="#">2719103</a>	Programmer	Category B	Core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back	r0p0, r0p1	r0p2
<a href="#">2719105</a>	Programmer	Category B	Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch	r0p0, r0p1	r0p2
<a href="#">2743011</a>	Programmer	Category B	Page crossing access that generates an MMU fault on the second page could result in a livelock	r0p0, r0p1	r0p2
<a href="#">2779510</a>	Programmer	Category B	The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation	r0p0, r0p1	r0p2
<a href="#">2801372</a>	Programmer	Category B	The core might deadlock during powerdown sequence	r0p0, r0p1	r0p2
<a href="#">2299866</a>	Programmer	Category C	Incorrect read value for Performance Monitors Control Register	r0p0	r0p1
<a href="#">2331130</a>	Programmer	Category C	MPAM value associated with instruction fetch might be incorrect	r0p0, r0p1, r0p2	Open

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2331134</a>	Programmer	Category C	Noncompliance with prioritization of Exception Catch debug events	r0p0, r0p1, r0p2	Open
<a href="#">2446309</a>	Programmer	Category C	Software-step not done after exit from Debug state with an illegal value in DSPSR	r0p0, r0p1, r0p2	Open
<a href="#">2446525</a>	Programmer	Category C	PMU STALL_SLOT_BACKEND and STALL_SLOT_FRONTEND events count incorrectly	r0p0	r0p1
<a href="#">2626876</a>	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register	r0p0	r0p1
<a href="#">2630907</a>	Programmer	Category C	Read to dump the instruction cache contents while in Debug state results in deadlock	r0p0, r0p1	r0p2
<a href="#">2640782</a>	Programmer	Category C	PMU MEM_ACCESS_CHECKED_RD and MEM_ACCESS_CHECKED_WR inaccurate	r0p0	r0p1
<a href="#">2644885</a>	Programmer	Category C	ERXPFgcdn_EL1 register is incorrectly written on Warm reset	r0p0	r0p1
<a href="#">2644899</a>	Programmer	Category C	Incorrect sampling of SPE events "tlb_access" for an unaligned SVE load instruction with no active elements	r0p0	r0p1
<a href="#">2675381</a>	Programmer	Category C	FAR_ELx contents for a Data Abort exception on SVE first fault contiguous load instruction due to Tag Check fail might be incorrect	r0p0, r0p1	r0p2
<a href="#">2694799</a>	Programmer	Category C	MTE tag check fail seen on first half of a cache-line crossing load does not get reported	r0p0, r0p1	r0p2
<a href="#">2696811</a>	Programmer	Category C	Execution of STG instructions in close proximity might cause loss of MTE allocation tag data	r0p0, r0p1	r0p2
<a href="#">2719108</a>	Programmer	Category C	Incorrect read value for Performance Monitors Configuration Register EX field	r0p0, r0p1	r0p2
<a href="#">2719109</a>	Programmer	Category C	Incorrect value reported for SPE PMU event SAMPLE_FEED	r0p0, r0p1	r0p2
<a href="#">2719111</a>	Programmer	Category C	MTE checked load might read an old value of allocation tag by not complying with address dependency ordering	r0p0, r0p1	r0p2
<a href="#">2764406</a>	Programmer	Category C	Incorrect value reported for SPE PMU event 0x4000 SAMPLE_POP	r0p0, r0p1	r0p2

ID	Area	Category	Summary	Found in versions	Fixed in version
<a href="#">2769032</a>	Programmer	Category C	STALL_BACKEND_MEM, Memory stall cycles AMU event count incorrectly	r0p0	r0p1
<a href="#">2801065</a>	Programmer	Category C	Incorrect decoding of SVE version of PRF* scalar plus scalar instructions	r0p0, r0p1	r0p2
<a href="#">2802338</a>	Programmer	Category C	AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state	r0p0, r0p1, r0p2	Open
<a href="#">2813403</a>	Programmer	Category C	PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM	r0p0, r0p1	r0p2
<a href="#">2813408</a>	Programmer	Category C	Incorrect timestamp value reported in SPE records when timestamp capture is enabled	r0p0, r0p1	r0p2
<a href="#">2814365</a>	Programmer	Category C	ECC errors in MTE allocation tags may lead to silent data corruption in tag values	r0p0, r0p1, r0p2	Open
<a href="#">2817024</a>	Programmer	Category C	TRBE buffer write translation out of context may have incorrect memory attributes	r0p0, r0p1, r0p2	Open

# Errata descriptions

## Category A

There are no errata in this category.

## Category A (rare)

There are no errata in this category.

## Category B

### 2331132

### Disabling of data prefetcher with outstanding prefetch TLB miss might cause a deadlock

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

If the data prefetcher is disabled (by an MSR to CPUECTLR register) while a prefetch TLB miss is outstanding, the processor might deadlock on the next context switch.

#### Configurations Affected

All configurations are affected.

#### Conditions

- MSR write to CPUECTLR register that disables the data prefetcher.
- A TLB miss from the prefetch TLB is outstanding.

#### Implications

If the above conditions are met, a deadlock might occur on the next context switch.

#### Workaround

- Workaround option 1:  
If the following code surrounds the MSR, it will prevent the erratum from happening:
  - CPP
  - DSB
  - ISB
  - MSR CPUECTLR - disabling the prefetcher
  - ISB
- Workaround option 2:  
Place the data prefetcher in the most conservative mode instead of disabling it. This will greatly reduce prefetches but not eliminate them. This is accomplished by writing the following bits to the



value indicated:

- ECTLR2[14:11], PF\_MODE= 4'b1001

## 2394277

### Translation table walk folding into an L1 prefetch might cause data corruption

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

A translation table walk that matches an existing L1 prefetch with a read request outstanding on CHI might fold into the prefetch, which might lead to data corruption for a future instruction fetch.

#### Configurations Affected

This erratum affects all configurations

#### Conditions

1. In specific microarchitectural situations, the PE merges a translation table walk request with an older hardware or software prefetch L2 cache miss request.

#### Implications

If the previous conditions are met, an unrelated instruction fetch might observe incorrect data.

#### Workaround

Disable folding of demand requests into older prefetches with L2 miss requests outstanding by setting CPUACTLR2\_EL1[40] to 1.

## 2395412

### A continuous stream of incoming DVM syncs may cause TRBE to prevent the core from forward progressing

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

A continuous stream of incoming *Distributed Virtual Memory* (DVM) syncs might cause the *Trace Buffer Extension* (TRBE) to prevent the core from forward progressing, while executing a WFX.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

The erratum occurs if all the following conditions are met:

- The *Processing Element* (PE) executes a WFE or WFI instruction.
- TRBE is in use and needs to write trace data to its buffer.
- A continuous stream of DVM sync operations is received from other PEs.

#### Implications

When all of the above conditions are met, the PE might be prevented from entering WFE or WFI, and the pending WFE or WFI operation cannot be interrupted.

#### Workaround

There is no workaround.

## 2618597

### Entry into the Full Retention power mode might cause corruption on Itag and BTB RAMs

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

If a core enters in Full Retention power mode, then the *Chip Enable* (CE) pin of Itag RAM or BTB RAM might be set. Physical RAMs don't support such states, so it leads to corruption when the core comes back to normal power mode and tries to reuse the RAM content.

#### Configurations Affected

This erratum affects all configurations.

This erratum affects implementations where RAM contents might be corrupted if the CE pin is asserted during retention.

#### Conditions

The erratum occurs if all the following conditions apply:

- The *Processing Element* (PE) enters the FULL\_RET power state.
- The Itag or BTB RAMs are placed into a low-power mode during the PE FULL\_RET power state.
- The PE power state transitions back to ON without going through the OFF power state.

#### Implications

If the conditions are met, the RAM contents of the itag and BTB RAMs might be corrupted. As a result, the PE might:

- Fetch and execute incorrect opcodes as a result of itag corruption.
- Predict incorrect targets from corrupted BTB RAMs.

#### Workaround

This erratum can be avoided by the firmware on power-on by disabling use of the Full Retention power mode in the core (setting IMP\_CPUPWRCTLR\_EL1.WFI\_RET\_CTRL to 0b000 and IMP\_CPUPWRCTLR\_EL1.WFE\_RET\_CTRL to 0b000).

## 2644884

### L1 hardware prefetcher might cause deadlock

#### Status

Fault Type: Programmer Category B  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

Clock gating logic in the L2 cache might cause internal interface signals to remain asserted, leading to unexpected operation of one of the L1 data cache hardware prefetchers.

#### Configurations Affected

This erratum affects all configurations

#### Conditions

Hardware prefetching is enabled.

#### Implications

If the previous condition is met, unexpected operation, including deadlock, might occur.

#### Workaround

Disable the affected L1 data cache prefetcher by setting CPUACTLR6\_EL1[41] to 'b1. Doing so will incur a performance penalty of ~1%.

Contact Arm for an alternate workaround that impacts power.

## 2662553

### Static and dynamic TXREQ limiting might cause deadlock

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

Use of the static and dynamic TXREQ limiting functions might cause a system deadlock. These functions are disabled by default.

#### Configurations Affected

This erratum affects all system configurations that include a component that can create a forward progress dependency on a older transaction through new transactions. Such components include the Chip-to-Chip Gateway block of CMN interconnect and PCIe Root Complexes.

#### Conditions

Under specific conditions involving request traffic to the specified components, the static and dynamic TXREQ limiting function might prevent a retried transaction from making forward progress.

#### Implications

If the above conditions are met, a retried CHI request might never be reissued, potentially leading to a system deadlock.

#### Workaround

Do not enable static or dynamic TXREQ limiting functions by keeping CPUECTLR2\_EL1[2] at 0b0 and CPUECTLR2\_EL1[1:0] at 0b00. These are the reset values.

## 2719103

### The core might fetch stale instruction from memory when both Stage 1 Translation and Instruction Cache are Disabled with Stage 2 forced Write-Back

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

If a core is fetching instructions from memory while stage 1 translation is disabled and instruction cache is disabled, the core ignores Stage 2 forced Write-Back indication programmed by HCR\_EL2.FWB and makes a Non-cacheable, Normal memory request. This may cause the core to fetch stale data from memory subsystem.

#### Configurations Affected

This erratum might affect system configurations that do not use Arm interconnect IP.

#### Conditions

The erratum occurs if all the following conditions apply:

- The *Processing Element* (PE) is using EL1 translation regime.
- Stage 2 translation is enabled (HCR\_EL2.VM=1).
- Stage 1 translation is disabled (SCTLR\_EL1.M=0).
- Instruction cache is enabled from EL2 (HCR\_EL2.ID=0).
- Instruction cache is disabled from EL1 (SCTLR\_EL1.I=0).

#### Implications

If the conditions are satisfied, the core makes all instruction fetch requests as Non-cacheable, Normal memory regardless of stage 2 translation output even if Stage 2 Forced Write-back is enabled. This might cause the core to fetch stale data from memory because Non-cacheable memory access does not probe any of cache hierarchy (e.g., Level-2 cache). If the bypassed cache hierarchy contains data modified by other initiators, stale data might be fetched from memory.

#### Workaround

For Hypervisor, initiating appropriate cache maintenance operations as if the core does not support stage 2 Forced Write-back feature. The cache maintenance operation should be initiated when new memory is allocated to a guest OS. This operation writeback the modified data in intermediate caches to point of coherency.



## 2719105

### Continuous failing STREX because of another PE executing prefetch for store behind consistently mispredicted branch

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

A Processing Element (PE) executing a PLDW or PRFM PST instruction that lies on a mispredicted branch path might cause a second PE executing a store exclusive to the same cache line address to fail continuously.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. One PE is executing store exclusive.
2. A second PE has branches that are consistently mispredicted.
3. The second PE instruction stream contains a PLDW or PRFM PST instruction on the mispredicted path that accesses the same cache line address as the store exclusive executed by the first PE.
4. PLDW/PRFM PST causes an invalidation of the first PE's caches and a loss of the exclusive monitor.

#### Implications

If the above conditions are met, the store exclusive instruction might continuously fail.

#### Workaround

Set CPUACTLR2\_EL1[0] to 1 to force PLDW/PRFM ST to behave like PLD/PRFM LD and not cause invalidations to other PE caches. There might be a small performance degradation to this workaround for certain workloads that share data.

## 2743011

### Page crossing access that generates an MMU fault on the second page could result in a livelock

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

Under unusual micro-architectural conditions, a page crossing access that generates a *Memory Management Unit* (MMU) fault on the second page can result in a livelock.

#### Configurations Affected

All configurations are affected.

#### Conditions

This erratum occurs under all of the following conditions:

1. Page crossing load or store misses in the *Translation Lookaside Buffer* (TLB) and needs a translation table walk for both pages.
2. The table walk for the second page results in an MMU fault.

#### Implications

If the above conditions are met, under unusual micro-architectural conditions with just the right timing, the core could enter a livelock. This is expected to be very rare and even a slight perturbation due to external events like snoops could get the core out of livelock.

#### Workaround

This erratum can be avoided by setting CPUACTLR5\_EL1[56:55] to 2'b01.

## 2779510

### The PE might generate memory accesses using invalidated mappings after completion of a DVM SYNC operation

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

The *Processing Element* (PE) might generate memory accesses using invalidated mappings after completion of a *Distributed Virtual Memory* (DVM) SYNC operation.

#### Configurations Affected

All configurations are affected.

#### Conditions

This erratum can occur on a PE (PE0) only if the affected TLBI and subsequent DVM SYNC operations are broadcast from another PE (PE1). The TLBI and DVM SYNC operations executed locally by PE0 are not affected.

#### Implications

When this erratum occurs, after completion of a DVM SYNC operation, the PE can continue generating memory accesses through mappings that were invalidated by a previous TLBI operation.

#### Workaround

The erratum can be avoided by setting CPUACTLR3\_EL1[47]. Setting this chicken bit might have a small impact on power and negligible impact on performance.

## 2801372

### The core might deadlock during powerdown sequence

#### Status

Fault Type: Programmer Category B

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

#### Description

While powering down the *Processing Element* (PE), a correctable L2 tag ECC error might cause a deadlock in the powerdown sequence.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. Error detection and correction is enabled through ERXCTLR\_EL1.ED=1.
2. PE executes more than 24 writes to Device-nGnRnE or Device-nGnRE memory.
3. PE executes powerdown sequence as described in the Technical Reference Manual (TRM).

#### Implications

If the above conditions are met, the PE might deadlock during the hardware cache flush that automatically occurs as part of the powerdown sequence.

#### Workaround

Add a DSB instruction before the ISB of the powerdown code sequence specified in the TRM.

### Category B (rare)

There are no errata in this category.

## Category C

2299866

### Incorrect read value for Performance Monitors Control Register

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The Performance Monitors Control Register (PMCR\_ELO) and the External Performance Monitor Control Register (PMCR) might return an incorrect read value for the X field.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Software writes a nonzero value to the PMCR\_ELO.X, or debugger writes a nonzero value to the PMCR.X
2. Software reads the PMCR\_ELO register, or debugger reads the PMCR register

#### Implications

The PMCR\_EL1.X or PMCR.X field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

This erratum has no workaround.

## 2331130

### MPAM value associated with instruction fetch might be incorrect

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

Under some scenarios, the MPAM value associated with an instruction fetch request might be incorrect when context changes.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. An Instruction fetch request is attempted before a context switch but is not completed until after a context switch.

#### Implications

The MPAM value associated with the instruction fetch request might be incorrect.

#### Workaround

There is no workaround.

## 2331134

### Noncompliance with prioritization of Exception Catch debug events

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

ARMv8.2 architecture requires that Debug state entry due to an Exception Catch debug event (generated on exception entry) occur before any asynchronous exception is taken at the first instruction in the exception handler. An asynchronous exception might be taken as a higher priority exception than Exception Catch and the Exception Catch might be missed altogether.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Debug Halting is allowed.
2. EDECCR bits are configured to catch exception entry to ELx.
3. A first exception is taken resulting in entry to ELx.
4. A second, asynchronous exception becomes visible at the same time as exception entry to ELx.
5. The second, asynchronous exception targets an Exception level ELy that is higher than ELx.

#### Implications

If the above conditions are met, the core might recognize the second exception and not enter Debug state as a result of Exception Catch on the first exception. When the handler for the second exception completes, software might return to execute the first exception handler, and assuming the core does not halt for any other reason, the first exception handler will be executed and entry to Debug state via Exception Catch will not occur.

#### Workaround

When setting Exception Catch on exceptions taken to an Exception level ELx, the debugger should do either or both of the following:

1. Ensure that Exception Catch is also set for exceptions taken to all higher Exception Levels, so that the second (asynchronous) exception generates an Exception Catch debug event.
2. Set Exception Catch for an Exception Return to ELx, so that when the second (asynchronous)

exception handler completes, the exception return to ELx generates an Exception Catch debug event.

Additionally, when a debugger detects that the core has halted on an Exception Catch to an Exception level ELy, where  $y > x$ , it should check the ELR\_ELy and SPSR\_ELy values to determine whether the exception was taken on an ELx exception vector address, meaning an Exception Catch on entry to ELx has been missed.



## 2446309

### Software-step not done after exit from Debug state with an illegal value in DSPSR

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

On exit from Debug state, PSTATE.SS is set according to DSPSR.SS and DSPSR.M.

If DSPSR.M encodes an illegal value, then PSTATE.SS should be set according to the current Exception level. When the erratum occurs, the PE always writes PSTATE.SS to 0.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

- Software-step is enabled in current Exception level
- DSPSR.M encodes an illegal value, like:
  - M[4] set
  - M is a higher Exception level than current Exception level
  - M targets EL2 or EL1, when they are not available
- DSPSR.D is not set
- DSPSR.SS is set

#### Implications

If the previous conditions are met, then, on exit from Debug state the PE will directly take a Software-step Exception, without stepping an instruction as expected from DSPSR.SS=1.

#### Workaround

This erratum has no workaround.

## 2446525

### PMU STALL\_SLOT\_BACKEND and STALL\_SLOT\_FRONTEND events count incorrectly

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The following Performance Monitoring Unit (PMU) events do not count correctly:

- 0x3D, STALL\_SLOT\_BACKEND, no operation sent for execution on a slot due to the backend
- 0x3E, STALL\_SLOT\_FRONTEND, no operation sent for execution on a slot due to the frontend

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

One of the PMU event counters is configured to count any of the following events:

- 0x3D, STALL\_SLOT\_BACKEND
- 0x3E, STALL\_SLOT\_FRONTEND

#### Implications

When operations are stalled in the processing element's dispatch pipeline slot, some of those slot stalls are counted as frontend stalls when they should have been counted as backend stalls, rendering PMU events 0x3D (STALL\_SLOT\_BACKEND) and 0x3E (STALL\_SLOT\_FRONTEND) inaccurate. The PMU event 0x3F (STALL\_SLOT) does still accurately reflect its intended count of "No operation sent for execution on a slot".

#### Workaround

This erratum has no workaround.

## 2626876

### Incorrect read value for Performance Monitors Configuration Register

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The Performance Monitors Configuration Register (PMCFGR) returns an incorrect read value for the CCD field.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Debugger reads the PMCFGR register.

#### Implications

The PMCFGR.CCD field incorrectly reports the value 0x1 indicating that Cycle counter has prescale, instead of the expected value of 0x0, since the field is RAZ if AArch32 isn't supported.

#### Workaround

There is no workaround.

## 2630907

### Read to dump the instruction cache contents while in Debug state results in deadlock

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

#### Description

In Debug state, an access to read the instruction cache data contents using SYS\_IMP\_RAMINDEX will not complete and will deadlock any ITR transactions that follow.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs if all the following conditions apply:

1. The PE enters Debug state.
2. User sets SYS\_IMP\_RAMINDEX RAM\_ID field to 0x1 in order to select the read of instruction cache contents, and performs the read.

#### Implications

The instruction cache read deadlocks, and the debugger might lose control.

#### Workaround

This erratum can be avoided by the debugger if the instruction cache is not read when the core is in Debug state.

## 2640782

### PMU MEM\_ACCESS\_CHECKED\_RD and MEM\_ACCESS\_CHECKED\_WR inaccurate

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The MEM\_ACCESS\_CHECKED\_RD and MEM\_ACCESS\_CHECKED\_WR PMU events increment incorrectly when accessing a tagged page, but is inactive due to SVE predication.

#### Configurations Affected

This erratum affects configurations with BROADCASTMTE=1.

#### Conditions

This erratum occurs if the following conditions apply:

1. a load or store access crosses a page-boundary
2. one unaligned half accesses a page that is MTE tagged, but is inactive due to SVE predication
3. the other unaligned half accesses a page that is not MTE tagged

#### Implications

If the previous conditions are met, the PMU event might increment inaccurately.

#### Workaround

This erratum has no workaround.

## 2644885

### ERXPFGCDN\_EL1 register is incorrectly written on Warm reset

#### Status

Fault Type: Programmer Category C  
Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The ERXPFGCDN\_EL1 register is written a reset value of 0 at both cold and Warm reset, when it should only be reset at Cold reset.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs when a Warm reset occurs.

#### Implications

If the previous condition is met, the value of ERXPFGCDN\_EL1 will not be preserved across a Warm reset.

#### Workaround

This erratum has no workaround.

**2644899****Incorrect sampling of SPE events "tlb\_access" for an unaligned SVE load instruction with no active elements****Status**

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

**Description**

Under certain circumstances, the SPE events E[4] "TLB Access" might not be captured as required.

**Configurations Affected**

This erratum affects all configurations.

**Conditions**

SPE samples an unaligned SVE load instruction with no active elements.

**Implications**

If the previous conditions are met, then the SPE events E[4] "TLB Access" might not be consistent with the PMU event 0x0025 (L1D\_TLB). Note that PMU event 0x0025 (L1D\_TLB) is accurate.

**Workaround**

This erratum has no workaround.

## 2675381

### FAR\_ELx contents for a Data Abort exception on SVE first fault contiguous load instruction due to Tag Check fail might be incorrect

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

A *Scalable Vector Extension* (SVE) first fault contiguous load instruction that encounters a Tag Check fail when accessing the first active element and a watchpoint match on one of the non-first active elements can generate a Data abort exception with incorrect value in FAR\_ELx.

#### Configurations Affected

All configurations are affected.

#### Conditions

This erratum occurs under all of the following conditions:

1. Memory tagging and watchpoints are enabled.
2. An SVE first fault contiguous load instruction accesses memory and generates a Data Abort exception due to Tag Check fail on the first active element.
3. There is a watchpoint match on one of the non-first active elements.

#### Implications

If the above conditions are met, a Data Abort exception will be generated with an incorrect value in FAR\_ELx. ESR\_ELx will indicate Synchronous Tag Check Fault.

#### Workaround

This erratum has no workaround.



**2694799**

## MTE tag check fail seen on first half of a cache-line crossing load does not get reported

### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

### Description

Under some unusual microarchitectural conditions, tag check fail seen on first half of a cache-line crossing load does not get reported.

### Configurations Affected

This erratum affects all configurations.

### Conditions

This erratum occurs under all of the following conditions:

1. Memory tagging is enabled
2. Cache-line crossing load is executed that fails tag check on first half of the access
3. Unusual microarchitectural conditions occur

### Implications

If the above conditions are met, precise checked loads that see tag mismatch will not report an exception and imprecise checked loads will not update the TFSR register.

### Workaround

This erratum has no workaround.

## 2696811

### Execution of STG instructions in close proximity might cause loss of MTE allocation tag data

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

Under certain rare micro-architectural conditions, two or more STG instructions that access the same cacheline but different 32-bytes might not write the *Memory Tagging Extension* (MTE) allocation tag to memory in the presence of an ECC error to the same cache index.

#### Configurations Affected

This erratum affects all configurations where the BROADCASTMTE pin is HIGH.

#### Conditions

1. Memory tagging is enabled.
2. Two or more STG instructions are executed in close proximity to the same cache line.
3. The STG instructions access different 32-bytes locations.
4. An L2 fill for a different cacheline but to the same index has a single bit data error that could have otherwise caused a capacity evict of the cacheline accessed by the STG instructions

#### Implications

If the above conditions are met, then under specific micro-architectural conditions, the MTE allocation tag might not be written to memory, resulting in a silent corruption of the MTE tag.

#### Workaround

If desired, this erratum can be avoided by setting CPUACTLR5\_EL1[13] to 1.

Note: setting CPUACTLR5\_EL1[13] to 1 is expected to result in a small performance degradation for workloads that use MTE (approximately 1.6% when using MTE imprecise mode, 0.9% for MTE precise mode).

## 2719108

### Incorrect read value for Performance Monitors Configuration Register EX field

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

The Performance Monitors Configuration Register (PMCFGR) might return an incorrect read value for the EX field.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs when the software reads the PMCFGR register.

#### Implications

The PMCFGR.EX field incorrectly reports the value 0x1, indicating exporting of events in an IMPLEMENTATION DEFINED PMU event export bus is enabled. The expected value is 0x0, as the implementation does not include a PMU event export bus.

#### Workaround

This erratum has no workaround.

## 2719109

### Incorrect value reported for SPE PMU event SAMPLE\_FEED

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1, Fixed in r0p2.

#### Description

Under certain conditions when a CMP instruction is followed by a Branch, the SAMPLE\_FEED PMU event 0x4001 is not reported.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. *Statistical Profiling Extension* (SPE) sampling is enabled.
2. SPE samples a CMP instruction, which is followed immediately by a BR instruction.

#### Implications

If the above conditions are met, then the SAMPLE\_FEED event may not be incremented.

For most expected use cases, the inaccuracy is not expected to be significant.

#### Workaround

There is no workaround.

## 2719111

### MTE checked load might read an old value of allocation tag by not complying with address dependency ordering

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0 and r0p1. Fixed in r0p2.

#### Description

Under some unusual micro-architectural conditions, checked load might read an old value of allocation tag by not complying with address dependency ordering.

#### Configurations Affected

All configurations are affected.

#### Conditions

The erratum occurs when all the following apply:

1. Initially, memory location M has allocation tag A.
2. *Processing Element* x (PE<sub>x</sub>) stores to M using allocation tag A.
3. PE<sub>y</sub> changes the allocation tag of M from A to B.
4. PE<sub>x</sub> makes a checked load from M using allocation tag A, with a dependency such that it should observe allocation tag B.

#### Implications

If the above conditions are met, PE<sub>x</sub> may not observe the new allocation tag for the memory location and may fail to report a tag check fail.

#### Workaround

This erratum has no workaround.

## 2764406

### Incorrect value reported for SPE PMU event 0x4000 SAMPLE\_POP

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

#### Description

Under certain conditions the SAMPLE\_POP PMU event 0x4000 might continue to count after SPE profiling has been disabled.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. *Statistical Profiling Extension* (SPE) sampling is enabled.
2. *Performance Monitoring Unit* (PMU) event counting is enabled.
3. SPE buffer is disabled, either directly by software, or indirectly via assertion of PMBIRQ, or by entry into Debug state.

#### Implications

If the previous conditions are met, then the SAMPLE\_POP event might reflect an overcounted value. The impact of this erratum is expected to be very minor for actual use cases, as SPE sampling analysis is typically performed independently from PMU event counting.

#### Workaround

If a workaround is desired, then minimization of potential overcounting of the SAMPLE\_POP event can be realized via software disable of any PMU SAMPLE\_POP event counters whenever SPE is disabled, and also upon the servicing of a PMBIRQ interrupt. For profiling of ELO workloads, software can further reduce exposure to overcounting by configuring the counter to not count at Exception levels of EL1 or higher.

## 2769032

### STALL\_BACKEND\_MEM, Memory stall cycles AMU event count incorrectly

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0. Fixed in r0p1.

#### Description

The following *Activity Monitor Unit* (AMU) event does not count correctly:

- 0x4005, STALL\_BACKEND\_MEM. The counter counts cycles in which the PE is unable to dispatch instructions from the frontend to the backend of the PE. It is due to a backend stall caused by a miss in the last level of cache within the PE clock domain. This event is counted by AMEVCNTR03.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

- AMU is enabled

#### Implications

The counter values for the event will not be correct and therefore cannot be used reliably.

#### Workaround

This erratum has no workaround.

## 2801065

### Incorrect decoding of SVE version of PRF\* scalar plus scalar instructions

#### Status

Fault Type: Programmer Category C

Fault Status: Present in rOp0, rOp1. Fixed in rOp2.

#### Description

Scalar plus Scalar forms of the *Scalable Vector Extension* (SVE) PRF may not prefetch from the correct address. The address should be  $X_n + X_m \ll \text{scalar}$ , but is instead calculated as  $X_n$ . This affects the following instructions:

- PRFB (scalar plus scalar)
- PRFH (scalar plus scalar)
- PRFW (scalar plus scalar)
- PRFD (scalar plus scalar)

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Any of the above instructions are executed without trapping when  $X_m \neq 0x0$

#### Implications

All affected instructions are software prefetches which do not affect architectural state in any way (including suppression of any translation faults). Thus this erratum will not affect the functional operation of the CPU. Since these instructions are likely to be used in contexts where  $X_n$  is fixed and  $X_m$  is incrementing, it is unlikely that the erroneous prefetches would result in undesired cache pollution or reduction in memory bandwidth because the instructions will simply continuously prefetch the same address.

#### Workaround

No workaround is expected to be necessary, but if one is specifically needed, the programmer can use an ADD, and then one of the immediate forms of SVE PRF, which are unaffected. These instructions are:

- PRFB (scalar plus immediate)
- PRFH (scalar plus immediate)



- PRFW (scalar plus immediate)
- PRFD (scalar plus immediate)

## 2802338

### AMU Event 0x0011, Core frequency cycles might increment incorrectly when the core is in WFE state

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, r0p2. Open.

#### Description

The core frequency cycles Activity Monitor Unit (AMU) event may not count correctly when the core is in Wait For Event (WFE) state and the clocks in the core are enabled.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. The architected activity monitor counter register 0 (AMEVCNTR00) is enabled.
2. The core executes WFE instructions.
3. The clocks in the core are never disabled, or
4. The clocks in the core are temporarily enabled without causing the core to exit WFE state due to one of the following events:
  - A system snoop request that must be serviced by the core L1 data cache or the L2 cache.
  - A cache or Translation Lookaside Buffer (TLB) maintenance operation that must be serviced by the core L1 instruction cache, L1 data cache, L2 cache, or TLB.
  - An access on the Utility bus interface.
  - A Generic Interrupt Controller (GIC) CPU access or debug access through the Advanced Peripheral Bus (APB) interface.

#### Implications

The core frequency cycles AMU event will continue to increment when clocks are enabled even though the core is in WFE state. Arm expects this to be a minor issue as the resulting discrepancies will likely be negligible from the point of view of consuming these counts in the system firmware at the 1ms level.

#### Workaround

There is no workaround.

## 2813403

### PE might fail to detect multiple uncorrectable ECC errors in the L1 data cache tag RAM

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, and r0p1. Fixed in r0p2.

#### Description

Under certain conditions, the *Processing Element* (PE) might fail to report multiple uncorrectable *Error Correction Code* (ECC) errors that occur in the L1 data cache tag RAM.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

1. The PE detects and reports an uncorrectable ECC error in the L1 data cache tag RAM.
2. The PE detects a second uncorrectable ECC error in the L1 data cache tag RAM and an uncorrectable ECC error in the L1 data cache data RAM.

#### Implications

If the previous conditions are met, then the PE might fail to report the second uncorrectable ECC error in the L1 data cache tag RAM and the address recorded in `ERR0ADDR` might have an incorrect value. The ECC error occurring in the L1 data cache data RAM is reported correctly.

#### Workaround

No workaround is necessary. This erratum represents a condition where multiple uncorrectable ECC errors occur in a short period of time. While the PE does not report the errors correctly, ECC still provides a valuable mechanism for error detection and correction.

## 2813408

### Incorrect timestamp value reported in SPE records when timestamp capture is enabled

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1. Fixed in r0p2.

#### Description

The timestamp value that is captured in the *Statistical Profiling Extension* (SPE) records may be incorrect.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

1. Timestamp capture is enabled for SPE records at the appropriate Exception level by setting PMSCR\_EL1.TS or PMSCR\_EL2.TS.

#### Implications

If the above conditions are met, then the timestamp value reported in the SPE records might be stale (off by one tick) or zero in some cases.

#### Workaround

There is no workaround.

## 2814365

### ECC errors in MTE allocation tags may lead to silent data corruption in tag values

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

Streaming writes that require *Memory Tagging Extension* (MTE) tags for tag checking or merging with data receive allocations tags that are flagged as poisoned may lead to the *Processing Element* (PE) caching data and tags with no indication that the tags are poisoned. This may lead to silent data corruption on the allocation tags.

#### Configurations Affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. The PE performs a streaming write (a write of 64 contiguous bytes gathered from multiple store or DC ZVA operations).
2. Streaming write requires MTE tag check or hits in the PE caches to a line that contains MTE allocation tags.
3. MTE allocations tags contain an indication of an error (uncorrectable ECC error or poison flag).

#### Implications

If the above conditions are met, the PE might merge the streaming write data and the MTE allocation tags containing an error and write data and allocation tags to a cache without marking the tags as poisoned. This can lead to silent data corruption to future consumers of the MTE allocation tags, which may result in incorrect MTE tag check results. The net effect is an increase in the SDC FIT rate of the PE.

There is still substantial benefit being gained from the ECC logic.

#### Workaround

There is no workaround.

## 2817024

### TRBE buffer write translation out of context may have incorrect memory attributes

#### Status

Fault Type: Programmer Category C

Fault Status: Present in r0p0, r0p1, and r0p2. Open.

#### Description

When `TRBLIMITR_EL1.nVM = 1`, `TBE_OWNING_EL = EL1`, and TRBE requests a translation while the *Processing Element* (PE) is executing in EL2 or EL3, and cache is disabled by `HCR_EL2.CD = 1`, memory attribute may not be Non-cacheable.

#### Configurations affected

This erratum affects all configurations.

#### Conditions

This erratum occurs under the following conditions:

1. `TRBLIMITR_EL1.nVM` is set to 1.
2. `MDCR_EL2.E2TB` is set to 0b10 or 0b11.
3. `HCR_EL2.CD` is set to 1.
4. The PE is executing in EL2 or EL3.
5. TRBE requests a translation for a buffer write.

#### Implications

Memory attributes for any write access by TRBE to that translation may not be forced to Non-cacheable.

#### Workaround

Use of `HCR_EL2.CD` is not expected to be common. If a workaround is needed, do not allow TRBE to be given to a VM machine.