

## **Intel Atom® Processor based on Tremont Microarchitecture**

Instruction Throughput and Latency

May 2020

Revision 1.0

343370-001US

Document ID: 343370-001US Revision Number: 1.0

Revision History		
Document ID	Description	Date
343370-001	Initial Release	May-20

Document ID: 343370-001US Revision Number: 1.0

## **Legal Notices and Disclaimers**

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

This document contains information on products, services and/or processes in development. All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Warning: Altering PC clock or memory frequency and/or voltage may (i) reduce system stability and use life of the system, memory and processor; (ii) cause the processor and other system components to fail; (iii) cause reductions in system performance; (iv) cause additional heat or other damage; and (v) affect system data integrity. Intel assumes no responsibility that the memory, included if used with altered clock frequencies and/or voltages, will be fit for any particular purpose. Check with memory manufacturer for warranty and additional details.

Tests document performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit http://www.intel.com/performance.

Results have been estimated or simulated using internal Intel analysis or architecture simulation or modeling, and provided to you for informational purposes. Any differences in your system hardware, software or configuration may affect your actual performance.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Intel, Intel Atom, and the Intel logo are trademarks of Intel Corporation in the U. S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2020, Intel Corporation. All Rights Reserved.

## Date: May 2020 Tremont Microarchitecture Instruction Throughput and Latency

Instruction	Throughput	Latency	MSROM
ADC/SBB r32, imm8	1	2	N
ADC/SBB r64, imm8	1	2	N
ADC/SBB r32, r32	1	2	N
ADC/SBB r64, r64	1	2	N
ADD/AND/CMP/OR/SUB/XOR/TEST r32, r32	0.33	1	N
ADD/AND/CMP/OR/SUB/XOR/TEST r64, r64	0.33	1	N
ADDPD/ADDSUBPD/MAXPD/MINPD/SUBPD xmm, xmm	1	3	N
ADDPS/ADDSD/ADDSS/ADDSUBPS/SUBPS/SUBSD/SUBSS	1	3	N
MAXPS/MAXSD/MAXSS/MINPS/MINSD/MINSS xmm, xmm	1	3	N
ANDNPD/ANDNPS/ANDPD/ANDPS/ORPD/ORPS/XORPD/XORPS	0.5	1	N
AESDEC/AESDECLAST/AESENC/AESENCLAST	0.5	4	N
AESIMC/AESKEYGEN	0.5	4	N
BLENDPD/BLENDPS xmm, xmm, imm8	0.5	1	N
BLENDVPD/BLENDVPS xmm, xmm, <xmm0></xmm0>	2	2	N
BSF/BSR r32, r32	1	3	N
BSF/BSR r64, r64	1	3	N
BSWAP r32	1	1	N
BSWAP r64	1	1	N
BT/BTC/BTR/BTS r32, r32	1	1	N
BT/BTC/BTR/BTS r64, r64	1	1	N
CBW/CWDE/CDQE	1	1	N
CWD	4	4	Υ
CDQ/CQO/CLC/CMC	1	1	N
CMOVxx r32; r32	1	2	N
CMOVxx r64; r64	1	2	N
CMPPD xmm, xmm, imm	1	3	N
CMPSD/CMPPS/CMPSS xmm, xmm, imm	1	3	N
CMPXCHG r32, r32	5	5	Υ
CMPXCHG r64, r64	5	5	Υ
(U)COMISD/(U)COMISS xmm, xmm	1	5	N
CPUID	58	58	Υ

CRC32 r32, r32	1	3	N
CRC32 r64, r64	1	3	N
CVTDQ2PD/CVTDQ2PS/CVTPD2DQ/CVTPD2PS xmm, xmm	1	4	N
CVT(T)PD2PI/CVT(T)PI2PD	1	4	N
CVT(T)PS2DQ/CVTPS2PD xmm, xmm;	1	4	N
CVT(T)SD2SS/CVTSS2SD xmm, xmm	1	4	N
CVTSI2SD/SS xmm, r32	1	7	N
CVTSD2SI/SS2SI r32, xmm	1	5	N
DEC/INC r32	1	1	N
DEC/INC r64	1	1	N
DIV r8 <sup>[3]</sup>	9-12	9-12	N
DIV r16 <sup>[3]</sup>	10-17	10-17	Υ
DIV r32 <sup>[3]</sup>	10-25	10-25	Υ
DIV r64 <sup>[3]</sup>	10-41	10-41	Υ
DIVPD	16	21	N
DIVPS	10	15	N
DIVSD	8	13	N
DIVSS	5	10	N
DPPD xmm, xmm, imm	1	7	N
DPPS xmm, xmm, imm	1	10	N
EMMS	23	23	Υ
EXTRACTPS	1	4	N
F2XM1	87	87	Υ
FABS/FCHS	0.5	1	N
FCOM	1	3	N
FADD/FSUB	1	3	N
FCOS	154	154	Υ
FDECSTP/FINCSTP	0.5	1	N
FDIV	5(SP)/8(DP)/9(EP)	10(SP)/13(DP)/14(EP)	N
FLDZ	1	4	N
FMUL	2	5	N
FPATAN/FYL2X/FYL2XP1	303	303	Υ
FPTAN/FSINCOS	287	287	Υ
FRNDINT	41	41	Υ

FSCALE	32	32	Υ
FSIN	140	140	Υ
FSQRT	6(SP)/12(DP)/14(EP)	11(SP)/17(DP)/19(EP)	N
GF2P8AFFINEQB/GF2P8AFFINEINVQB	1	4	N
GF2P8MULB	1	4	N
HADDPD/HSUBPD xmm, xmm	5	5	Υ
HADDPS/HSUBPS xmm, xmm	6	6	Υ
IDIV r8 <sup>[3]</sup>	9-12	9-12	N
IDIV r16 <sup>[3]</sup>	9-17	9-17	Υ
IDIV r32 <sup>[3]</sup>	9-25	9-25	Υ
IDIV r64 <sup>[3]</sup>	9-41	9-41	Υ
IMUL r32, r32 (single dest)	1	3	N
IMUL r32 (dual dest)	2	3 (4, EDX)	N
IMUL r64, r64 (single dest)	2	5	N
IMUL r64 (dual dest)	2	5 (6, RDX)	N
INSERTPS	0.5	1	N
MASKMOVDQU	4	4	Υ
MOVAPD/MOVAPS/MOVDQA/MOVDQU/MOVUPD/MOVUPS xmm, xmm;	<u>0.25<sup>[1]</sup>/0.5</u>	0/1	N
MOVD r32, xmm; MOVQ r64, xmm	1	5	N
MOVD xmm, r32 ; MOVQ xmm, r64	1	4	N
MOVDDUP/MOVHLPS/MOVLHPS/MOVSHDUP/MOVSLDUP	0.5	1	N
MOVDQ2Q/MOVQ/MOVQ2DQ	0.5	1	N
MOVSD/MOVSS xmm, xmm;	0.5	1	N
MPSADBW	1	4	N
MUL r32 (dual dest)	1	3 (4, EDX)	N
MUL r64 (dual dest)	1	5 (6, RDX)	N
MULPD; MULPS	1	4	N
MULSD; MULSS	1	4	N
NEG/NOT r32	0.33	1	N
NEG/NOT r64	0.33	1	N
PACKSSDW/WB xmm, xmm; PACKUSWB xmm, xmm	0.5	1	N
PABSB/D/W xmm, xmm	0.5	1	N
PADDB/D/W xmm, xmm; PSUBB/D/W xmm, xmm	0.5	1	N
PADDQ/PSUBQ/PCMPEQQ xmm, xmm	1	2	N

0.5	1	N
0.5	1	N
2	2	N
1	4	N
0.5	1	N
8	16 <sup>(C)</sup> /17 <sup>(F)[2]</sup>	Υ
8	11 <sup>(X)</sup> / 16 <sup>(F)[2]</sup>	Υ
0.5	1	N
2	5	N
8	11 <sup>(C)</sup> /12 <sup>(F)[2]</sup>	Υ
8	$6^{(X)}/11^{(F)[2]}$	Υ
1	5	N
1	5	N
4	4	Υ
6	6	Υ
6	6	Υ
1	4	N
0.5	1	N
0.5	1	N
1	5	N
0.5	1	N
0.5	1	N
1	4	N
1	4	N
2	5	N
1	3	N
1	3	N
1	1	N
0.5	1	N
0.5	1	N
0.5	1	N
	0.5 0.5 0.5 0.5 0.5 0.5 2 1 0.5 8 8 8 0.5 2 8 8 1 1 1 4 6 6 6 1 0.5 0.5 1 0.5 0.5 1 1 0.5 0.5 1 1 1 2 1 1 1 0.5 0.5 0.5	0.5       1         0.5       1         0.5       1         0.5       1         2       2         1       4         0.5       1         8       16(c)/17(f)[2]         8       11(x)/16(f)[2]         0.5       1         2       5         8       11(c)/12(f)[2]         8       6(x)/11(f)[2]         1       5         1       5         1       5         1       5         0.5       1         0.5       1         0.5       1         1       4         0.5       1         1       4         2       5         1       4         2       5         1       4         2       5         1       3         1       3         1       3         1       3         1       4         2       5         1       3         1       4         2       5

PSLLDQ/PSRLDQ xmm, imm; SHUFPD/SHUFPS	0.5	1	N
PSLLD/Q/W xmm, xmm	1	2	N
PSRAD/W xmm, imm;	0.5	1	N
PSRAD/W xmm, xmm;	1	2	N
PSRLD/Q/W xmm, imm;	0.5	1	N
PSRLD/Q/W xmm, xmm	1	2	N
PTEST xmm, xmm	1	4	N
PUNPCKHBW/DQ/WD; PUNPCKLBW/DQ/WD	0.5	1	N
PUNPCKHQDQ; PUNPCKLQDQ	0.5	1	N
RCPPS/RSQRTPS	2	5	N
RCPSS/RSQRTSS	1	4	N
RDTSC	20	20	Υ
ROUNDPD/PS	1	4	N
ROUNDSD/SS	1	4	N
ROL; ROR; SAL; SAR; SHL; SHR (count in CL)	1	1 (2 for CL source)	N
ROL; ROR; SAL; SAR; SHL; SHR (count in imm8)	1	1	N
SHA1MSG1/SHA1MSG2/SHA1NEXTE	1	3	N
SHA1RNDS4 xmm, xmm, imm	1	4	N
SHA256MSG1/SHA256MSG2	1	3	N
SHA256RNDS2	2	4	N
SAHF	1	1	N
SHLD r32, r32, imm	2	2	N
SHRD r32, r32, imm	2	2	N
SHLD/SHRD r64, r64, imm	12	12	Υ
SHLD/SHRD r64, r64, CL	14	14	Υ
SHLD/SHRD r32, r32, CL	4	4	Υ
SHUFPD/SHUFPS xmm, xmm, imm	0.5	1	N
SQRTPD	24	29	N
SQRTPS	12	17	N
SQRTSD	12	17	N
SQRTSS	6	11	N
TEST r32, r32	0.33	1	N
TEST r64, r64	0.33	1	N
	0.55		IV

XADD r32, r32	4	4	Υ
XCHG r32, r32	4	4	Υ
XCHG r64, r64	4	4	Υ

## NOTES:

[1]Throughput is 0.25 cycles if move elimination is in effect, otherwise 0.5 cycle.

[2]Latency values are for ECX/EFLAGS/XMM0 dependency: (C/F/X).

[3] Variable latency instuction. Latency varies depending on source operand data value.