

# Faculty of Engineering & Technology Electrical & Computer Engineering Department

**Computer Architecture – ENCS4370** 

# Project II RISC Processor Design and Verification

## Prepared by:

Ahmad Hamdan - 1210241 Mohammad Fareed - 1212387 Qossay Rida - 1211553

**Instructor:** Aziz Qaroush

**Section:** 1

**Date:** 19/6/2024

## **Abstract**

This project involves designing and verifying a simple pipelined RISC processor in Verilog, featuring a five-stage pipeline: fetch, decode, ALU, memory access, and write-back. We implemented an instruction set architecture (ISA) with R-type, I-type, J-type, and S-type instructions, supported by 8 general-purpose registers and byte-addressable memory. Our report provides a comprehensive description of the datapath, control path, control signals, and verification methods, including detailed simulation results. We demonstrate the processor's functionality through rigorous testing and analysis.

## Table of Contents

Design and Implementation	1
Introduction	1
RTL	2
R- Type	2
ANDI & ADDI	2
LW	2
LBu	2
LBs	2
SW	3
BGT	3
BLT	3
BEQ	3
BNE	3
JMP	3
CALL	4
RET	4
SV	4
The Datapath	5
Control Signals	6
Individual Components	7
Instruction Memory	7
Register File	7
Data Memory	8
ALU	8
Extender	9
Compare	9
Control Unit	10
Main ALU Control	10
PC Control	10
Hazard Detect	10
Stages	11
Instruction Fetch Stage	11

Instruction Decode Stage	12
Execution Stage	12
Memory Stage	13
Full Pipelined Processor	14
TEST CASES	
First Program: Sum of Numbers	15
Second Program: Maximum of Two Numbers using Conditional Branch	
Third Program: Load, Extend, Add and Store	19
Fourth Program: Compare and Conditional Branch with AND	21
Teamwork	23
Conclusion	24

## Table of Figures

Figure 1	The datapath	5
Figure 2	The datapath  Control Signals	6
	Control Signals Boolean Equations	
Figure 4	Instruction Memory Testbench	7
	Register File Testbench	
Figure 6	Data Memory Testbench	8
	ALU Testbench	
Figure 8	Extender Testbench	9
Figure 9	Compare Testbench	9
Figure 10	Instruction Fetch Stage Testbench	.11
Figure 11	Instruction Decode Stage Testbench	. 12
Figure 12	2 Memory Stage Testbench	. 12
	8 Memory Stage Testbench	
	Program 1 Output	
Figure 15	5 Program 1 waveform	. 15
	5 Program 2 Output	
Figure 17	7 Program 2 Waveform	. 17
Figure 18	3 Program 3 Output	. 19
Figure 19	Program 3 Waveform	. 19
	Program 4 Output	
Figure 21	Program 4 Waveform	.21

## **Design and Implementation**

#### Introduction

For an optimal solution that won't take as much time and without consecutive problems, we had to approach the project carefully. First, we decided to implement a pipelined processor. Then, we started with each instruction type creating the datapath and control path needed by adding functional units or simply editing the datapath. We edited the I-Type instruction format after discussing it with Dr. Aziz by moving the mode bit after the registers.

R-Type	Opcode <sup>4</sup>	Rd <sup>3</sup>	Rs1 <sup>3</sup>	Rs2 <sup>3</sup>	Unused <sup>3</sup>					
I-Type	Opcode <sup>4</sup>	Rd <sup>3</sup>	Rs1 <sup>3</sup>	$M^1$	Immediate <sup>5</sup>					
J-Type	Opcode <sup>4</sup>	Jump Offset <sup>12</sup> / Unused <sup>12</sup>								
S-Type	Opcode <sup>4</sup>	R	$2s^3$	Immediate <sup>9</sup>						

After designing the datapath, we started with writing the verilog description code for the processor.

Each component in the datapath was built separately in the code and then connected with it's stage. Then all stages are called in the final module so all stages work in parallel.

Since we went for the pipelined processor implementation, we needed to build a hazard detector and forward which will handle any hazards occuring.

#### **RTL**

#### R-Type

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch operands: data1  $\leftarrow$  Reg(Rs1), data2  $\leftarrow$  Reg(Rs2)
- Execute operation: ALU result  $\leftarrow$  data1 (+/-/&) data2
- · Write ALU result:  $Reg(Rd) \leftarrow ALU$  result
- Next PC address:  $PC \leftarrow PC + 2$

#### **ANDI & ADDI**

- · **Fetch instruction:** Instruction ← MEM[PC]
- · Fetch operands: data1  $\leftarrow$  Reg(Rs1), immediate  $\leftarrow$  Extend(imm)
- · Execute operation: ALU result ← data1 (&/+) immediate
- · Write ALU result: Reg(Rd) ← ALU result
- Next PC address:  $PC \leftarrow PC + 2$

#### LW

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch base register: base  $\leftarrow \text{Reg}(\text{Rs1})$
- · Calculate address: address ← base + Extend(imm)
- · **Read memory:** data ← MEM[address]
- · Write register Rt: Reg(Rd) ← data
- Next PC address:  $PC \leftarrow PC + 2$

#### LBu

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch base register: base  $\leftarrow \text{Reg}(\text{Rs1})$
- · Calculate address: address ← base + Extend(imm)
- · **Read memory:** data ← MEM[address]
- · Write register Rt: Reg(Rd) ← zero\_extend(data)
- Next PC address:  $PC \leftarrow PC + 2$

#### **LBs**

· **Fetch instruction:** Instruction ← MEM[PC]

- Fetch base register: base  $\leftarrow \text{Reg}(\text{Rs1})$
- · Calculate address: address ← base + Extend(imm)
- · **Read memory:** data ← MEM[address]
- · Write register Rt: Reg(Rd) ← sign\_extend(data)
- Next PC address:  $PC \leftarrow PC + 2$

#### SW

- · **Fetch instruction:** Instruction ← MEM[PC]
- · Fetch registers: base  $\leftarrow \text{Reg}(\text{Rs1})$ , data  $\leftarrow \text{Reg}(\text{Rd})$
- · Calculate address: address ← base + Extend(imm)
- · Write memory: MEM[address] ← data
- Next PC address:  $PC \leftarrow PC + 2$

#### **BGT**

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch operands: data1  $\leftarrow$  Reg(Rd), data2  $\leftarrow$  Reg(Rs1)
- Branch decision: if (data1 > data2) then  $PC \leftarrow PC + sign ext(imm)$  else  $PC \leftarrow PC + 2$

#### **BLT**

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch operands: data1  $\leftarrow$  Reg(Rd), data2  $\leftarrow$  Reg(Rs1)
- Branch decision: if (data1 < data2) then PC  $\leftarrow$  PC + sign ext(imm) else PC  $\leftarrow$  PC + 2

#### **BEQ**

- · **Fetch instruction:** Instruction ← MEM[PC]
- · Fetch operands: data1  $\leftarrow$  Reg(Rd), data2  $\leftarrow$  Reg(Rs1)
- Branch decision: if (data1 == data2) then  $PC \leftarrow PC + sign_ext(imm)$  else  $PC \leftarrow PC + 2$

#### **BNE**

- · **Fetch instruction:** Instruction ← MEM[PC]
- Fetch operands: data1  $\leftarrow$  Reg(Rd), data2  $\leftarrow$  Reg(Rs1)
- Branch decision: if (data1 != data2) then  $PC \leftarrow PC + sign ext(imm)$  else  $PC \leftarrow PC + 2$

#### **JMP**

- Fetch instruction: Instruction  $\leftarrow$  MEM[PC]
- · Calculate target address: target  $\leftarrow \{PC[15:10], Immediate\}$

· **Jump:** PC ← target

#### **CALL**

· **Fetch instruction:** Instruction ← MEM[PC]

· Calculate target address: target  $\leftarrow \{PC[15:10], Immediate\}$ 

· Save return address:  $Reg(R15) \leftarrow PC + 2$ 

· **Jump:** PC ← target

#### **RET**

· **Fetch instruction:** Instruction ← MEM[PC]

• Return:  $PC \leftarrow Reg(R7)$ 

#### SV

· **Fetch instruction:** Instruction ← MEM[PC]

· Store value: MEM[Reg(Rs)] ← imm

• Next PC address:  $PC \leftarrow PC + 2$ 

### The Datapath




Figure 1 The datapath

Some key points concerning the datapath:

- The control units and control signals lines are colored red to be distinct.
- The 16-bit PC has 4 possible inputs:
  - ◆ The output A of the decode stage which is R7 when the instruction is Return.
  - $\bullet$  PC + 2 + extended immediate when the instruction is I-Type and the branch is taken.
  - ◆ PC[15:10] concatenated with the immediate when the instruction is Jump.
  - $\bullet$  PC + 2 otherwise.
- In case of a data dependency, we need to have a stall cycle to handle it, we do the following:
  - ♦ Disable the PC so it's value does not change therefor we will fetch the same instruction again
- In case of an instruction that might change the PC such as jump or branch, we do the following:
  - ◆ We kill the fetched instruction after the PC changing instruction, replacing it with a dummy instruction (R1 = R1 + R0), because we determine what's the next PC at the end of the decode stage.

## **Control Signals**

Instruction/Signals					Sta	ge 1		Stage 2			Stage 3	Stage 4							
instruction/signals	Oper	ation	М	T	NT	T	NT			Sta	ge z			Stage 5	Stage 4				
	ALUOp	Coding		PC:	Src	K	ill	Src1	Src2	ExtOp	ExtPlace	RegDst	RegWr	ALUSrc	DataInSrc	MemRd	MemWr	#ofBytes	WBData
AND	AND	00	X	C	)		0	0	1	X	X	0	1	0	Х	0	0	XX	01
ADD	ADD	01	X	C	)		0	0	1	Х	X	0	1	0	Х	0	0	XX	01
SUB	SUB	10	Х	C	)		0	0	1	Х	X	0	1	0	Х	0	0	XX	01
ADDI	ADD	01	Χ	C	)		0	0	0	1	0	0	1	1	Х	0	0	XX	01
ANDI	AND	00	Χ	C	)	100	0	0	0	0	0	0	1	1	Х	0	0	XX	01
LW	ADD	01	Χ	C	)		0	0	X	1	0	0	1	1	X	1	0	00	10
LBU	ADD	01	0	C	)		0	0	Х	1	0	0	1	1	Х	1	0	01	10
LBS	ADD	01	1	C	)		0	0	X	1	0	0	1	1	Х	1	0	10	10
SW	ADD	01	Х	C	)		0	0	0	1	0	Х	0	1	1	0	1	10	X
BGT	Х	XX	0	2	0	1	0	0	0	1	0	Х	0	Х	Х	0	0	XX	Х
BGTZ	Х	XX	1	2	0	1	0	1	0	1	0	Х	0	X	Х	0	0	XX	X
BLT	Х	XX	0	2	0	1	0	0	0	1	0	Х	0	X	Х	0	0	XX	X
BLTZ	Х	XX	1	2	0	1	0	1	0	1	0	Х	0	X	Х	0	0	XX	X
BEQ	Χ	XX	0	2	0	1	0	0	0	1	0	Х	0	Х	Х	0	0	XX	X
BEQZ	Х	XX	1	2	0	1	0	1	0	1	0	Х	0	Х	Х	0	0	XX	X
BNE	Х	XX	0	2	0	1	0	0	0	1	0	Х	0	Х	Х	0	0	XX	X
BNEZ	Х	XX	1	2	0	1	0	1	0	1	0	Х	0	Х	Х	0	0	XX	X
JMP	Х	XX	Х	1	l		1	Х	Х	Х	X	Х	0	Х	Х	0	0	XX	Х
CALL	Х	XX	Χ	1	L		1	X	Х	Х	X	1	1	Х	Х	0	0	XX	00
RET	Х	XX	Χ	3	3		1	2	X	Х	X	Х	0	Х	Х	0	0	XX	Х
Sv	ADD	01	Х	C	)		0	1	0	0	1	X	0	0	0	0	1	XX	Х

Figure 2 Control Signals

BGTZ.M  BLTZ.M   BEQZ.M   BNEZ.M
RET
ADD  AND  SUB
~(SV  ANDI)
SV
CALL
ADD  AND  SUB  ADDI  CALL  ANDI  LW  LUS  LBS  LBU
SW  SV
LW  LUS  LBS
ANDI  ADDI SW  LW  LBU  LBS
SW
LBU
SW  LBS
AND  ADD  SUB  ANDI  ADDI
LW LBU  LBS
ADD  ADDI  LW LBS  LBU  SW  SV
SUB
RET  CALL  JMP
RET  BGT.T   BGTZ.T   BLT.T   BLTZ.T   BEQ.T   BEQZ.T   BNE.T   BNEZ.T
RET  CALL  JMP   RET  BGT.T    BGTZ.T    BLT.T    BLTZ.T    BEQ.T    BEQZ.T    BNE.T    BNEZ.T

Figure 3 Control Signals Boolean Equations

By following the datapath for each instruction, and saving the control signals values in the table. We concluded the boolean equations for the control signals. In the control unit, we implemented those control signals which sends the signals based on the instruction we are working on.

#### **Individual Components**

#### **Instruction Memory**

The instruction memory module is essential for storing and fetching instructions based on the provided address. It ensures efficient execution within the pipelined architecture by supporting instruction retrieval and handling pipeline stalls. By doing so, it maintains a smooth flow of instructions through the fetch stage, crucial for the processor's overall performance and effective operation.

```
KERNEL: At time 0, Address = 0000, Instruction = xxxx
                                                               // Test sequence
KERNEL: At time 5, Address = 0000, Instruction = a008
                                                               address = 16'h0000; #10; // Expecting first instruction
                                                               address = 16'h0002; #10; // Expecting second instruction
KERNEL: At time 20, Address = 0002, Instruction = a008
                                                               address = 16'h0004; #10; // Expecting third instruction
KERNEL: At time 25, Address = 0002, Instruction = 1d10
KERNEL: At time 30, Address = 0004, Instruction = 1d10
                                                               // Test stall signal
                                                               stall = 1:
KERNEL: At time 35, Address = 0004, Instruction = 2ae8
                                                               address = 16'h0014; #10; // No change in instruction
KERNEL: At time 40, Address = 0014, Instruction = 2ae8
                                                               stall = 0; #10; // Fetch new instruction
KERNEL: At time 55, Address = 0014, Instruction = xxxx
```

Figure 4 Instruction Memory Testbench

#### **Register File**

The register file module is crucial for the processor's operation, providing read and write access to the general-purpose registers. It supports simultaneous reading from two registers and conditional writing to a third, ensuring efficient data handling within the pipeline. This module is vital for executing instructions and maintaining the processor's state, contributing to the overall functionality and performance of the RISC processor.

```
// Read initial values
RA = 3'b000; RB = 3'b001; #10; // Read R0 and R1
RA = 3'b100; RB = 3'b011; #10; // Read R2 and R3
RA = 3'b100; RB = 3'b101; #10; // Read R4 and R5
RA = 3'b110; RB = 3'b111; #10; // Read R6 and R7
 , R2=0000000000000011
                                                                                                                                                                    R3=00000000000000000
R6=0000000000000111
                                                                                                                                                                    enableWrite =
                                                                                                                                                                                                            enableWrite = 1;
RW = 3'b001; BusW = 16'hAAAA; #10; // Write 0xAAAA to RI
RW = 3'b010; BusW = 16'hB8BB; #10; // Write 0xBBBB to R2
RW = 3'b011; BusW = 16'hDCCC; #10; // Write 0xCCCC to R3
RW = 3'b101; BusW = 16'hDDD0; #10; // Write 0xDDD0 to R4
RW = 3'b111; BusW = 16'hEEEE; #10; // Write 0xEEEE to R7
                                                                                                                         R2=00000000000000011
                                                                                                                                                                      R3=00000000000000000
                                                                                                                         R2=1011101110111011
                                                                                                                                                                      R3=000000000000000000
                                                                                                                         R2=1011101110111011
                                                                                                                                                                      R3=1100110011001100
                      ==> R4=1101110111011101
                                                                           R6=0000000000000111
KERNEL: 90 ==> R4=1101110111011101 , R5=000000000000010 , R

KERNEL: At time 90, RA = 110, BusA = 0007, RB = 111, BusB = eeee

KERNEL: At time 100, RA = 001, BusA = aaaa, RB = 010, BusB = bdbb

KERNEL: At time 110, RA = 011, BusA = cccc, RB = 100, BusB = ddbb

KERNEL: At time 120, RA = 000, BusA = 0000, RB = 111, BusB = eeee
                                                                                                                         R6=0000000000000111
                                                                                                                                                                      R7=1110111011101110
                                                                                                                                                                                                             // Disable writing
                                                                                                                                                                                                             enableWrite = 0;
                                                                                                                                                                                                            // Read back written values
RA = 3'b001; RB = 3'b010; #10; // Read R1 and R2
RA = 3'b011; RB = 3'b100; #10; // Read R3 and R4
RA = 3'b000; RB = 3'b111; #10; // Read R0 and R7
                                                                                                                      Figure 5 Register File Testbench
```

7

#### **Data Memory**

The data memory module is essential for storing and retrieving data within the processor. It supports read and write operations for both 8-bit and 16-bit data, with options for zero and sign extension. This module is crucial for efficient data handling in the pipeline, ensuring accurate and flexible memory access necessary for various instruction executions.

```
: Time: 0 | address = 0000 | in = 0000 | out = xxxx | wrEnable = 0 | rdEnable = 0 | numberOfByte = 00
: 0 ==> memory[0]=00000000 , memory[1]=00000001 , memory[2]=00000010 , memory[3]=00000011 , memory[4]=00000011
: 0 ==> memory[5]=xxxxxxxx , memory[6]=xxxxxxxxx , memory[7]=xxxxxxxxx , memory[8]=xxxxxxxx , memory[9]=xxxxxxxxx 

: Time: 10 | address = 0001 | in = 0045 | out = xxxx | wrEnable = 1 | rdEnable = 0 | numberOfByte = 00
: 16 ==> memory[0]=00000000 , memory[1]=01000101 , memory[2]=00000010 , memory[3]=00000011 , memory[4]=00000011
: Time: 20 | address = 0002 | in = 1294 | out = xxxx | wrEnable = 1 | rdEnable = 0 | numberOfByte = 00
: 16 ==> memory[0]=00000000 , memory[1]=01000101 , memory[2]=10010100 , memory[3]=00010010 , memory[4]=00000011
: Time: 30 | address = 0002 | in = 1294 | out = xxxx | wrEnable = 0 | rdEnable = 1 | numberOfByte = 00
: Time: 40 | address = 0002 | in = 1294 | out = 1294 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 00
: Time: 40 | address = 0002 | in = 1294 | out = 1294 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 01
: Time: 50 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 01
: Time: 50 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 01
: Time: 50 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 10
: Time: 50 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 1 | numberOfByte = 10
: Time: 60 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 0 | numberOfByte = 10
: Time: 60 | address = 0002 | in = 1294 | out = 0094 | wrEnable = 0 | rdEnable = 0 | numberOfByte = 10
```

Figure 6 Data Memory Testbench

```
// Initialize inputs
wrEnable = 0;
rdEnable = 1;
rdEnable = 2 b80;
rdEnable =
```

#### **ALU**

The ALU (Arithmetic Logic Unit) module is fundamental for performing arithmetic and logical operations within the processor. It handles addition, subtraction, and bitwise AND operations based on the ALUop control signal. This module is crucial for executing various instructions efficiently, enabling the processor to perform essential computations and logic operations required by the instruction set architecture (ISA).

```
Time: 0 | A = 0000000000000011 | B = 0000000000000000 | ALUop = 00 | Output = 000000000000010
Time: 10 | A = 0000000000011110 | B = 0000000000010100
                                                        ALUop = 10 | Output = 0000000000001010
Time: 20 | A = 0000000000011110 | B = 0000000000011110
                                                         ALUop = 01
                                                                      Output = 0000000000111100
Time: 30 | A = 0000000000001111 | B = 11111111111110110
                                                         ALUop = 01
                                                                      Output = 0000000000000101
Time: 40
        I A = 11111111111101100
                                B = 000000000011001
                                                         ALUop = 10 |
                                                                      Output = 1111111111010011
Time: 50 | A = 11111111111110110 | B = 111111111111111111 |
                                                        ALUop = 00 | Output = 11111111111110010
```

Figure 7 ALU Testbench

```
// Unsigned test cases
A <= 16'd3;
B <= 16'd2;
ALUop <= ALU_OP_AND;
#10;
A <= 16'd30:
ALUop <= ALU_OP_SUB;
A <= 16'd30;
ALUop <= ALU_OP_ADD;
// Signed test cases
A <= 16'sd15;
B <= -16'sd10;
ALUop <= ALU_OP_ADD;
#10:
A <= -16'sd20;
B <= 16'sd25;
ALUop <= ALU_OP_SUB;
A <= -16'sd10;
B <= -16'sd5;
ALUop <= ALU_OP_AND;
```

#### Extender

The extender module is essential for adjusting the bit-width of data within the processor, supporting both signed and unsigned extensions. It can extend 8-bit inputs to 16-bit outputs, either by zero extension or sign extension, depending on the control signals. This module ensures that immediate values and offsets are correctly processed, which is crucial for accurate instruction execution and overall processor functionality.

Figure 8 Extender Testbench

```
// Test cases
// Test signed extension from MSB
in = 8'b100000000; ExtOp = 0; ExtPlace = 1;
#10:
// Test unsigned extension from MSB
in = 8'b100000000; ExtOp = 1; ExtPlace = 1;
#10:
// Test signed extension from 5-bit position
in = 8'b00011100; ExtOp = 0; ExtPlace = 0;
#10;
// Test unsigned extension from 5-bit position
in = 8'b00011100; ExtOp = 1; ExtPlace = 0;
#10;
// Add more test cases as needed
in = 8'b011111111; ExtOp = 0; ExtPlace = 1;
#10:
in = 8'b011111111; ExtOp = 1; ExtPlace = 1;
in = 8'b00011111; ExtOp = 0; ExtPlace = 0;
in = 8'b000111111; ExtOp = 1; ExtPlace = 0;
```

#### Compare

The compare module is a critical component for performing comparisons between two 16-bit signed inputs. It determines whether one value is greater than, less than, or equal to the other, setting the corresponding output signals. This functionality is essential for executing conditional branch instructions and other operations that rely on value comparisons, ensuring accurate decision-making within the processor.

```
Time: 0 | A =
                    3
                        B =
                                  2 | gt = 0 | lt = 1 | eq = 0
Time: 10
           A =
                    30
                         B =
                                     | qt = 1
                                                lt = 0
                                                        | eq = 0
Time: 20
           A =
                    40
                         B =
                                  40 \mid gt = 0
                                                 lt = 0
                                                          eq = 1
Time: 30
           A =
                   -10
                         B =
                                                 lt = 0
                                       gt = 1
                                                          eq = 0
Time: 40
           A =
                   -20
                         B =
                                       gt = 0
                                                 lt = 1
                                 -30
                                                          eq = 0
                                     | at = 0 | lt = 0 | eq = 1
Time: 50
         | A =
                   -40
                         B =
```

```
Figure 9 Compare Testbench
```

```
// Unsigned comparison
#0
A <= 16'd3;
B <= 16'd2:
A <= 16'd30;
B <= 16'd40;
#10
A <= 16'd40;
B <= 16'd40;
// Signed comparisons
#10
A <= -16'sd10:
B <= 16'sd10;
#10
A <= -16'sd20;
B <= -16'sd30;
A <= -16'sd40;
B <= -16'sd40;
```

#5 \$finish:

#### **Control Unit**

The ControlUnit.v is a critical module in the pipelined RISC processor, responsible for generating and managing the control signals that dictate the operation of various components within the processor. This module ensures that each stage of the pipeline operates cohesively, executing instructions accurately and efficiently. It includes three submodules: MainAluControl, which generates control signals for arithmetic, logic, memory, and control flow operations based on the opcode; PcControl, which manages the program counter by determining the source of the next PC value and handling branch, jump, and return instructions; and HazardDetect, which resolves data hazards by generating stall signals and forwarding paths to maintain data integrity across the pipeline.

The integration of these submodules within ControlUnit.v allows for a robust and efficient control mechanism, ensuring that the processor can handle complex instruction sequences without errors. The MainAluControl module provides the necessary signals to execute a wide range of instructions, while the PcControl module ensures that the instruction flow follows the correct path, particularly during conditional and unconditional branches. Meanwhile, the HazardDetect module prevents pipeline hazards by stalling the pipeline or forwarding data as needed, thus maintaining smooth and accurate instruction execution. Together, these components enable the processor to achieve high performance and reliability.

#### Main ALU Control

The MainAluControl module generates essential control signals for the ALU and other components based on the instruction's opcode, destination register, and mode. It outputs a 17-bit control signal array that dictates the behavior of various processor components during instruction execution. This module ensures accurate operation of arithmetic, logic, memory, and control flow instructions, facilitating correct and efficient execution of the processor's instruction set, thereby enabling seamless instruction handling and performance optimization.

#### **PC Control**

The PcControl module determines the source of the next program counter (PC) value, managing control flow based on the current opcode and comparison results (GT, LT, EQ). It sets the PcSrc and kill signals to handle branches, jumps, and returns effectively. This module is crucial for directing the execution flow, ensuring the processor follows the correct sequence of instructions and accurately processes conditional branches and jumps, thus maintaining the integrity of the instruction flow.

#### **Hazard Detect**

The HazardDetect module identifies and resolves data hazards within the pipeline. It detects read-after-write (RAW) hazards and generates stall signals to pause the pipeline when necessary. Additionally, it provides forwarding paths (ForwardA and ForwardB) to resolve data dependencies by bypassing data from later stages back to earlier ones. This module is essential for maintaining correct data flow and preventing execution errors due to hazards, ensuring smooth and reliable pipeline operation.

#### **Stages**

Our processor design is split into four stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EXE), and Memory Access (MEM). Each stage performs distinct tasks, enabling parallel processing and improved efficiency. The IF stage retrieves instructions from memory, the ID stage decodes instructions and reads registers, the EXE stage performs arithmetic and logical operations, and the MEM stage handles data memory access. Splitting these tasks into stages allows for a pipelined architecture, increasing instruction throughput and overall performance.

#### **Instruction Fetch Stage**

The Instruction Fetch (IF) stage is responsible for retrieving the next instruction to be executed from the instruction memory. It uses the program counter (PC) to address the instruction memory and handles pipeline control signals like stall and kill. The fetched instruction is then forwarded to the next stage. This stage ensures that instructions are continuously fed into the pipeline, maintaining a smooth flow of operations.

// Initialize Inputs stall = 0; | Initialize Inputs |

PCsrc = 0:

```
I_TypeImmediate = 16'hA;
J_TypeImmediate = 16'h0;
ReturnAddress = 16'h4;
                     stall: 0 | kill: 0 | PCsrc: 00 | I_TypeImmediate: 0000 | J_TypeImmediate: 0000 | ReturnAddress: 0004 | NPC: 0000 | stall: 0 | kill: 0 | PCsrc: 00 | Ī_TypeImmediate: 0000 | J_TypeImmediate: 0000 | ReturnAddress: 0004 | NPC: 0002
                                                                                                                                                            inst IF: xxxx
Time: 0 | clk: 0 |
                                               PCsrc: 00
PCsrc: 00
                                                                                                                                                              inst_IF: a008
                                    kill: 0
                                                                                                                                                              inst IF: a008
Time: 20
            clk: 0
                      stall: 0
                                                             I TypeImmediate: 000a
                                                                                          J TypeImmediate: 0000
                                                                                                                     ReturnAddress: 0004
                                                                                                                                               NPC: 0002
                                                                                                                                                                                 // Test sequence
                                               PCsrc: 00
                                                                                                              0000
                                                                                                                      ReturnAddress:
                                                                                                                                                     0002
                                                              I_TypeImmediate:
                                                                                          J_TypeImmediate:
                                                                                                                                                                                #10;
// Test : Normal operation, no stall, no kill
#20;
Time: 40
            clk: 0
                      stall: 1
                                    kill: 0
                                               PCsrc: 00
                                                              I TypeImmediate: 000a
                                                                                          1 TypeImmediate:
                                                                                                              0000
                                                                                                                      ReturnAddress:
                                                                                                                                       0004
                                                                                                                                               NPC:
                                                                                                                                                     0002
                                                                                                                                                              inst IF:
                                                                                                                                                                        a008
                                               PCsrc: 00
                                                                TypeImmediate:
                                                                                            TypeImmediate:
                                                                                                                      ReturnAddress:
                                                                                                                                                              inst_IF:
Time: 51
             clk: 1
                       stall: 0
                                    kill: 1
                                               PCsrc: 10
                                                              I TypeImmediate: 000a
                                                                                          J TypeImmediate: 0000
                                                                                                                      ReturnAddress: 0004
                                                                                                                                               NPC:
                                                                                                                                                     000a
                                                                                                                                                              inst IF: zzzZ
                                                                                                                                                                                // Test : Apply stall
stall = 1;
                       stall: 0
                                               PCsrc: 10
                                                                                          J_TypeImmediate:
                                                                                                              0000
                                                                                                                      ReturnAddress:
                                                                                                                                                     000a
                                                                                                                                                                        zzzZ
                                                              I_TypeImmediate:
                                                                                                                                       0004
Time: 70
            clk: 1
                       stall: 0
                                    kill: 1
                                               PCsrc: 10
                                                              I TypeImmediate: 000a
                                                                                          J TypeImmediate: 0000
                                                                                                                      ReturnAddress:
                                                                                                                                       0004
                                                                                                                                               NPC: 000c
                                                                                                                                                              inst IF: zzzZ
                                                                                                                                                                                #21;
stall = 0;
                                               PCsrc: 00
                       stall: 0
                                                                TypeImmediate:
                                                                                            TypeImmediate:
                                                                                                                      ReturnAddress:
                                                                                                                                                NPC:
                                                                                                                                                                                statt = 0;
// Test : Change PCsrc to I_TypeImmediate
PCsrc = 2;
kill = 1;
Time: 80
             clk: 0
                       stall: 0
                                    kill: 0
                                               PCsrc: 00
                                                                TypeImmediate: 000a
                                                                                          J TypeImmediate: 0000
                                                                                                                      ReturnAddress: 0004
                                                                                                                                                NPC: 000c
                                                                                                                                                              inst IF: xxxx
Time: 90
Time: 93
                       stall: 0
                                                PCsrc: 00
                                                                                            TypeImmediate:
                                                                                                                      ReturnAddress:
                                                                                                                                                     000e
                                                                TypeImmediate:
                                                                                                              0000
                                    kill: 1
            clk: 1
                       stall: 0
                                               PCsrc: 01
                                                              I TypeImmediate: 000a
                                                                                          J TypeImmediate: 0000
                                                                                                                      ReturnAddress: 0004
                                                                                                                                                NPC: 0000
                                                                                                                                                              inst IF: zzzZ
                                                                                                                                                               inst_IF: zzzZ
      100
                                                                                             TypeImmediate: 0000
                                                                                                                       ReturnAddress: 0004
                                    kill: 1
                                                               I_TypeImmediate: 000a
                                                                                                                                                NPC: 0000
                                                                                                                                                                                PCsrc = 0:
Time: 110
             clk: 1
                        stall: 0
                                    kill: 1
                                                PCsrc: 01
                                                               I TypeImmediate: 000a
                                                                                           J TypeImmediate: 0000
                                                                                                                       ReturnAddress: 0004
                                                                                                                                                NPC: 0002
                                                                                                                                                               inst IF: zzzZ
                                                                                                                                                                                 kill = 0;
Time: 114
Time: 120
              clk:
                        stall:
                                                 PCsrc: 00
                                                                I_TypeImmediate: 000a
                                                                                              TypeImmediate:
                                                                                                              0000
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC: 0002
                                                                                                                                                               inst_IF: a008
                                                                                                                                                                                #21;
// Test : Change PCsrc to J_TypeImmediate
                                                 PCsrc: 00
                                                                                           J TypeImmediate: 0000
              clk: 0
                        stall: 0
                                     kill: 0
                                                               I TypeImmediate: 000a
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC: 0002
                                                                                                                                                               inst IF: a008
                                                                                                                                                      0004
                                                                                                                                                               inst_IF: 1d10
Time:
      130
              clk: 1
                        stall: 0
                                     kill: 0
                                                 PCsrc: 00
                                                               I_TypeImmediate: 000a
                                                                                             TypeImmediate:
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                 NPC:
                                                                                                              0000
Time: 135
              clk: 1
                        stall: 0
                                     kill: 1
                                                 PCsrc: 11
                                                               I TypeImmediate: 000a
                                                                                           J TypeImmediate: 0000
                                                                                                                       ReturnAddress: 0004
                                                                                                                                                NPC: 0004
                                                                                                                                                               inst IF: zzzZ
                                                                                                                                                                                kill = 1;
Time: 140
Time: 150
                                                 PCsrc: 11
PCsrc: 11
                                                                I_TypeImmediate: 000a
                                                                                                                                                                                #21;
PCsrc = 0;
kill = 0;
              clk: 0
                        stall: 0
                                     kill: 1
                                                                                              TypeImmediate:
                                                                                                              0000
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                 NPC: 0004
                                                                                                                                                               inst_IF: zzzZ
              clk: 1
                        stall: 0
                                                               I TypeImmediate: 000a
                                                                                           J TypeImmediate: 0000
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC:
                                                                                                                                                      0006
                                                                                                                                                               inst IF: zzzZ
                                     kill: 1
Time: 156
              clk: 1
                        stall: 0
                                     kill: 0
                                                 PCsrc: 00
                                                               I_TypeImmediate: 000a
                                                                                           J_TypeImmediate:
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC: 0006
                                                                                                                                                               inst_IF: 2ae8
                                                                                                              0000
                                                                                                                                                                                #21
// Test 6: Change PCsrc to ReturnAddress
                                                                                                                       ReturnAddress: 0004
                                                                                                                                                NPC: 0006
Time: 160
             clk: 0
                        stall: 0
                                     kill: 0
                                                               I TypeImmediate: 000a
                                                                                           J TypeImmediate: 0000
                                                                                                                                                               inst IF: 2ae8
                                                 PCsrc: 00
Time: 170
Time: 180
                        stall: 0 |
stall: 0 |
                                    kill: 0
kill: 0
                                                PCsrc: 00
PCsrc: 00
                                                               I_TypeImmediate: 000a
I TypeImmediate: 000a
                                                                                                                                                              inst_IF: xxxx
inst_IF: xxxx
             clk: 1
                                                                                           J_TypeImmediate:
                                                                                                              0000
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC: 0008
                                                                                                                                                                                PCsrc = 3
kill =1;
             clk: 0
                                                                                           J TypeImmediate: 0000
                                                                                                                       ReturnAddress: 0004
                                                                                                                                                NPC: 0008
             clk: 1
Time: 190 | clk: 1 | stall: 0 | kill: 0 | PCsrc: 00 | I_TypeImmediate: 000a |
Time: 200 | clk: 0 | stall: 0 | kill: 0 | PCsrc: 00 | I_TypeImmediate: 000a |
                                                                                          J_TypeImmediate: 0000
J_TypeImmediate: 0000
                                                                                                                       ReturnAddress:
                                                                                                                                        0004
                                                                                                                                                NPC: 000a
                                                                                                                                                               inst_IF: xxxx
                                                                                                                       ReturnAddress: 0004
                                                                                                                                                NPC: 000a
                                                                                                                                                              inst_IF: xxxx
                                                                                                                                                                                PCsrc = 0:
```

Figure 10 Instruction Fetch Stage Testbench

#### **Instruction Decode Stage**

The Instruction Decode (ID) stage decodes the fetched instruction and reads the necessary data from the register file. It identifies the instruction type and extracts operands and immediate values. This stage also handles forwarding and branching decisions, ensuring that data dependencies are resolved and branch instructions are correctly processed. The decoded instruction and read data are then passed to the Execute stage.

Figure 11 Instruction Decode Stage Testbench

#### **Execution Stage**

At time = 10, valueA\_EXE =

At time = 20, valueA\_EXE =

At time = 30, valueA EXE =

At time = 40, valueA\_EXE = At time = 50, valueA\_EXE =

At time = 60, valueA EXE =

At time = 0, valueA\_EXE = 65526, valueB\_EXE =

The Execute (EXE) stage performs arithmetic and logical operations specified by the instruction. It uses an Arithmetic Logic Unit (ALU) to process operands from the register file or immediate values. The results of these operations, such as ALU results and condition flags, are generated in this stage. The EXE stage is crucial for carrying out the core computational tasks of the processor.

```
// Initialize inputs
immediate EXE = 16'd0;
valueA_EXE = -16'sd10;
valueB_EXE = 16'd0;
signals = 3'b000;
              // Wait for global reset
             // Test 1: AND operation with ALUsrc = \theta (use B) immediate EXE = 16'd5; valueA EXE = 16'd15; valueB_EXE = 16'sd10; signals = 3'b000; // ALUop = 0\theta (AND), ALUsrc = \theta #10;
              // Test 2: ADD operation with ALUSTC
              signals = 3'b001; // ALUop = 01 (ADD), ALUsrc = 0
              // Test 3: SUB operation with ALUsrc = 0 (use B)
              signals = 3'b010; // ALUop = 10 (SUB), ALUsrc = 0
#10;
              // Test 4: AND operation with ALUsrc = 1 (use Immediate1) signals = 3'b100; // ALUsrc = 00 (AND), ALUsrc = 1
              // Test 5: ADD operation with ALUsrc
              signals = 3'b101; // ALUop = 01 (ADD), ALUsrc = 1
              // Test 6: SUB operation with ALUsrc = 1 (use Immediate1)
signals = 3'b110; // ALUop = 10 (SUB), ALUsrc = 1
#10;
0, signals = 000, AluResult_EXE =
                                                                             0
  5, signals = 000, AluResult_EXE =
                                                                              6
  5, signals = 001, AluResult_EXE =
                                                                               5
  5, signals = 010, AluResult_EXE =
                                                                             25
  5, signals = 100, AluResult_EXE =
                                                                              5
  5, signals = 101, AluResult_EXE =
                                                                             20
  5, signals = 110, AluResult EXE =
```

Figure 12 Memory Stage Testbench

0, immediate\_EXE =

15, valueB EXE = 65526, immediate EXE =

15, valueB\_EXE = 65526, immediate\_EXE =

#### **Memory Stage**

The Memory Access (MEM) stage handles the reading and writing of data to and from the data memory. Depending on the instruction type, it may perform load or store operations, accessing the memory address calculated in the Execute stage. This stage ensures that data is correctly read from or written to memory, providing necessary data for subsequent instructions or storing results from computations.

```
Time: 0,DataWB_MEM: 0000
Time: 20,DataWB_MEM: xxxx
Time: 26,DataWB_MEM: 1234
Time: 30,DataWB_MEM: 0000
Time: 40,DataWB_MEM: 1234
Time: 46,DataWB_MEM: 0078
Time: 56,DataWB_MEM: xxxx
Time: 60,DataWB_MEM: 0000
Figure 13 Memory Stage Testbench
```

```
// Initialize inputs
wrEnable = 0;
rdGnable = 0;
numberOfByte = 2'b00;
address = 16'd0;
in = 16'd0;
if = 16'h0045; // Write 0x45 to memory[1]
numberOfByte = 2'b00;
#10;

// Test writing 16-bit data
address = 16'd2;
if = 16'h1294; // Write 0x45 to memory[2] and 0x12 to memory[3]
numberOfByte = 2'b10;
#10;

// Test writing 16-bit data
address = 16'd2;
if = 16'h1294; // Write 0x34 to memory[2] and 0x12 to memory[3]
numberOfByte = 2'b10;
#10;

// Disable write enable
wrEnable = 0;
// Test reading 16-bit data
rdGnable = 1;
address = 16'd2;
numberOfByte = 2'b00; // Read 16-bit data from memory[2] and memory[3]
#10;

// Test reading 8-bit data with zero extension
address = 16'd2;
numberOfByte = 2'b01; // Read 8-bit data from memory[4] with zero extension
#10;
// Test reading 8-bit data with sign extension
address = 16'd2;
numberOfByte = 2'b10; // Read 8-bit data from memory[4] with sign extension
#10;
// Disable read enable
rdEnable = 0;
```

#### **Full Pipelined Processor**

The PipelineProcessor module implements a pipelined RISC processor, efficiently managing the execution of instructions across multiple stages. It begins with the clock generation, ensuring synchronized operations throughout the processor. Key stages include Instruction Fetch (IF), Instruction Decode (ID), Execute (EXE), and Memory Access (MEM), each handled by specific modules. The IF stage retrieves instructions and updates the program counter, while the ID stage decodes instructions, reads registers, and prepares data for execution. The EXE stage performs arithmetic and logic operations, and the MEM stage handles data memory access, ensuring smooth data flow and execution.

The processor is governed by a comprehensive control unit consisting of MainAluControl, PcControl, and HazardDetect modules. These modules generate control signals, manage the program counter, and resolve data hazards, respectively. Pipeline registers (IF2ID, ID2EXE, EXE2MEM, MEM2WB) are used to transfer data between stages, maintaining data integrity and synchronization. This architecture enhances instruction throughput and processor performance by allowing multiple instructions to be processed concurrently in different pipeline stages.

We will have 5 programs to showcase our working processor.

## **TEST CASES**

#### First Program: Sum of Numbers

The program will load two numbers from the data memory, add them and then store the result back in the memory.

#### Code

```
{instructionMemory[1],instructionMemory[0]} = {LW, R1, R0, 1'b0, 5'b00001}; {instructionMemory[3],instructionMemory[2]} = {LW, R2, R0, 1'b0, 5'b00011}; {instructionMemory[5],instructionMemory[4]} = {ADD, R3, R1, R2, 3'b000}; {instructionMemory[7],instructionMemory[6]} = {SW, R3, R0, 1'b0, 5'b00101};
```

#### **Results and Waveforms**

Figure 14 Program 1 Output

Distribution   Dist										
Diminst_IF	Signal name	Value	20		40		60		80	10
Dill inst   D	лл clk	1								
E III PC_JF		XXXX	X 5201 X 540	3 X 1650 X	7605	<u> </u>			XXXX	
Enr PC_ID	⊕ лr inst_ID	XXXX	xxxx X 520	1 X 5403 X	1650	X	7605	$\overline{}$	XXXX	
	⊞ .rur P.C_IF	0012	X 0002 X 000	4 X 0006 X	0008	X	000A	000C	X 000E X	0010 X
El ni PC_MEM   0000   xxxxx   xxxx   0000   0002   0004   0006   0008   0000   xxxx    El ni valueA_ID   xxxxx   xxxx	⊞ лг PC_ID	0010	X 0000 X 000	2 X 0004 X	0006	X	0008	A000	X 000C X	000E X
El nr valueA_D	⊞ лг PC_EXE	000E	xxxx \ 000	0 X 0002 X	0004	Х	0006	8000	X A000 X	000C X
DirivalueA_EX	<b>⊞</b> лг РС_МЕМ	000C	xxxx	X 0000 X	0002 X	000	4	0006	X 8000 X	000A X
DirivalueB_ID   XXXX	⊞ лг valueA_ID	xxxx	xxxx	0000	000	ı X	0000		XXXX	
El nr value8_EXE xxxx		xxxx	xxxx	X	0000	X	0001	0000	χ ,	XXX
Ell III value B.M. xxxx		xxxx	XXXX	×	0003	0002 X	0003	$\overline{}$	XXXX	i .
Enrimmediat. xxxx		xxxx		xxxx		X	0002	0003	χ ,	(XXX
Ell III immediat. xxxx		XXXX		xxxx	1			0002	X 6000 X	xxxx
Enrimmediat xxxx	⊞ лг immediat	xxxx	xxxx X 000	1 X 0003 X	0016	У	0005		XXXX	
Ell nr Rd   D		XXXX	XXXX	X 0001 X	0003	Х	0010	0005	χ ,	XXX
B nr Rd_EXE   x	⊞ лг immediat	XXXX	xxxx	X	0001 X	000	3	0010	X 0005 X	xxxx
Ellir Rd, MEM	⊞ лг Rd_ID	x	x	X 2 X	3	Х	?	$\overline{}$	х	
⊞ nr Rd WB         x         x         1         2         3         ?         x           ⊞ nr Ra ID         x         x         0         1         0         x         x         Enr Rb ID         x         x         ?         ?         2         3         x         x         Enr AluResult.         xxxxx         xxxxx <t< td=""><td></td><td>x</td><td>x</td><td>X 1 X</td><td>2</td><td>Х</td><td>3</td><td>?</td><td>Χ</td><td>x</td></t<>		x	x	X 1 X	2	Х	3	?	Χ	x
EI nr Ra   D		х	х	X	1 X	2		3	X ? X	×
Dur Rb_D	± лг Rd_WB	x		X	$\overline{}$	1 X	- 1	2	X 3 X	? X x
## In AluResult xxxx		x	× X	0 X	1	X	0	$\overline{}$	х	
## DIT AluResult XXXX	⊞ лır Rb_ID	×	x X ?	X ? X	2	X	3	$\overline{}$	х	
## Dr DataWB xxxx	<b>⊞</b> лг AluResult	XXXX	XXXX	X 0001 X	0003 X	0000 X	0003	0005	X ,	XXX
Enr DataWB xxxx	⊞ лг AluResult	xxxx	xxxx	X	0001 X	0003 X	0000	0003	X 0005 X	XXXX
In stall   0	⊞ лг DataWB	xxxx	xxxx		0001 X	0002 X	0004	0003	. 000 x X	XXXX
In the control of t		xxxx	×	xxx	X	0001 X	0002	0004	X 6000 X	000x X
Nr LT	лг stall	0								
Nr EQ	лг GT	0						1		
Dr.   Dr.	JUL LT	0								110
# nr PcSrc	JUL EQ	1					3			-
## Dut ForwardA 0	лгkill	0								
ED. nr ForwardB 0	⊞ .π.r P.cSrc	0				0				-
El nr signals 0758?		0	× X	0 X	2 X	3 X			0	
ED FUT EXE_signal 58? XXX X 575 X 000 X 177 X 587	<b>⊞</b> .π.Γ ForwardΒ	0	× X	0 X	1 (	2 X	1		0	
	⊕ .⊓.r signals	0?5B?	XXXXX	0?5?5	0???	??			0?5B?	
Fig. MCM de P2	⊞.rtr EXE_signa	5 B?	xxx	χ5	?5 X	999	1??	X	5B?	
EITH MEM_SIG B:	⊞.⊓r MEM_sig	. B?	XX		75		99	χ ??	X	B?

Figure 15 Program 1 waveform

### **Explanation**

- ♦ At second 50, R1 is loaded with the value in memory[1,2] which is 1
- ♦ At second 60, R2 is loaded with the value in memory[3,4] which is 2
- ♦ At second 76, the value in R3 is stored in the memory[5,6] which is 3
- ♦ At second 80, the output of the ALU is saved in R3

#### **Important Point**

The ADD operation result is computed and available in the ALU stage before it is written back to the register file in the write-back stage. The SW instruction can access the result from the ALU stage (due to forwarding) and store it into memory before the ADD instruction completes the write-back to R3. This ensures that the correct value is written into memory without waiting for the register write-back, optimizing the execution time and reducing stalls in the pipeline. This can be seen by the time the value was stored in the memory (76ns) and the time it was saved in the register file (80ns).

#### Second Program: Maximum of Two Numbers using Conditional Branch

The program will load two values from the memory and store the maximum of the two numbers back in the memory.

#### Code

```
{instructionMemory[1],instructionMemory[0]} = {LW, R1, R0, 1'b0, 5'b00111};
{instructionMemory[3],instructionMemory[2]} = {LW, R2, R0, 1'b0, 5'b01001};
{instructionMemory[5],instructionMemory[4]} = {BGT, R1, R2, 5'b00100};
{instructionMemory[7],instructionMemory[6]} = {SW, R2, R0, 1'b0, 5'b01011};
{instructionMemory[9],instructionMemory[8]} = {JMP, 12'h00E};
{instructionMemory[11],instructionMemory[10]} = {SW, R1, R0, 1'b0, 5'b01011};
```

#### **Results and Waveforms**

Figure 16 Program 2 Output

Signal name	Value		20		40		60		. 89			16
.n.r.clk	1			$ egin{array}{cccccccccccccccccccccccccccccccccccc$		$ \Box $						$\neg$
⊞ .rur inst_IF	XXXX	X 5207 X	5409	4144	X 740B	CODE	1240		XX	XX		
.rur inst_ID	XXXX	xxxx X	5207	5409	X 4144	740B	COOE	1240	Х	XXX	X	
⊞_rur PC_IF	0016	X 0002 X	0004	0006	X 0008	X 000A	000E	0010	0012	χ Θ(	)14 X	$\equiv$
ELITIT PC_ID	0014	X 6666 X	0002	0004	X 6666	X 0008	AGGG	999E	χ 0010	X 9	912 X	
In PC_EXE	0012	XXXX	0000	0002	χ 0004	0006	8000	A 666	X 000E	X O	910 X	
⊞.rur PC_MEM	0010	XXXX		0000	X 0002	X 0004	9996	8 6 6 6	X 000 A	X BI	DOE X	
⊞ ⊓r valueA_ID	XXXX	xxxx X	0.0	000	X 001E	( 0000	XXXX	0005	Х	XXX	X	
.π.r valueA_EX	XXXX	XXXX		( 0	000	001E	0000	XXXX	X 0005	$\supset$	XXXX	
⊞ .⊓.r valueB_ID	XXXX	XX	XX		X 0000	X(000A)	XXXX	0000	X	XXX	X	
⊞ .⊓.r value B_EXI	XXXX		XXXX	C		0000	ABBB	XXXX	X 0000	$\propto$	XXXX	
<b>⊞</b> .π.r valueB_M	XXXX			XXXX			0000	A 666	X xxxx	χ Θ	) 000	
⊞.⊓r immediat.	00?x	XXXX	0007	0009	X 0004	X 000B	000E	0000	X	00?	X	
⊞_⊓r immediat	00?x	XXXX		0007	X 0009	0004	(000B	000E	X 0000	$\propto$	00?x	
⊞ .⊓.r immediat	00?x	XX	XX		χ 0007	0009	0004	000B	X 000E	X D	) 000 X	
⊞ .rur Rd_ID	x	×X	1	2	χΘ	Х <u>?</u>	×		х	х		
ED.mr Rd_EXE	×	х		( 1	X 2	χ Θ	?	×	χ 1	$\propto$	×	
⊞.rur Rd_MEM	×		×		χ 1	X 2		?	χ ×	$\propto$	1 χ	х
□.rr Rd_WB	1		X			X 1	2	0	χ ?	$\supset$	x X	1
.r.r Rd_W	0					1						
JTJF Rd_W	0											
.rur Rd_W	1											
⊞ .rur Ra_ID	×	x X	(	)	χ 5	χ Θ	X		X	Х		
⊞.rur Rb_ID	×	× X	?	?	χΘ	X 2	?	( 0	Х	Х		
<b>⊞</b> .πr AluResult.	XXXX	XXXX		0007	χ 0009	0004	000B	0000	X 0005	$\propto$	XXXX	
⊞ .⊓.r AluResult	XXXX	XX	XX		X 0007	0009	0004	000B	X 6666	X O	905 X	
⊞ .r.r DataWB	XXXX	X	XXX		X 0005	X 000A	0004	000?	X 000?	χ̈́Θ	005 X	
⊞.nr DataWB	0005		XXXX	(		0005	AGGG	9994	X 999?	) O	90? X	
.n.r stall	0											- 1
Jrur GT	0											
.rur LT	0								1			- 7
JTJF EQ	1											
.r.r kill	0											
⊕ JU PcSrc	0			0			Y 1	V		0		
A SE PESIC		×	_				A					=
III Forward  Forward												

Figure 17 Program 2 Waveform

## **Explanation**

- ♦ At second 50, R1 is loaded with the value in memory[7,8] which is 5
- $\diamondsuit$  At second 55, we can notice that the PC is A
- ♦ At second 60, R2 is loaded with the value in memory[9,10] which is 10
- ♦ At second 65, we can notice that the branch was taken and the PC is now E
- ♦ At second 66, the value in R2 which is the maximum is stored in the memory[11,12] which is 10

#### Third Program: Load, Extend, Add and Store

The program will load two byte from two memory cells one with a zero extension and one with a sign extension, add them in a register. Then store a byte (an immediate value) in the memory.

#### Code

```
{instructionMemory[1],instructionMemory[0]} = {LBu, R1, R4, 1'b0, 5'b01010};
{instructionMemory[3],instructionMemory[2]} = {LBs, R2, R4, 1'b1, 5'b01100};
{instructionMemory[5],instructionMemory[4]} = {ADD, R3, R1, R2, 3'b000}
{instructionMemory[7],instructionMemory[6]} = {SV, R5, 1'b0, 8'b0000000011};
```

#### Result

```
(0) ==> The clk was initialize

0 ==> R1 = 0

0 ==> R2 = 0

0 ==> R3 = 0

0 ==> R5 = 30

0 ==> memory[25] = 32

0 ==> memory[27] = c8

0 ==> memory[29] = xx

0 ==> memory[30] = 00

50 ==> R1 = 32

60 ==> R2 = ffc8

76 ==> memory[30] = 03

80 ==> R3 = fffa
```

Figure 18 Program 3 Output

Signal name	Value		20		40			60	2.5	0.	80		22	•	100
.rur clk	1									٦					
⊞ .rur inst_IF	XXXX	X 630A	652C	1650	χ F	A03	X				XXXX				
⊞.rur inst_ID	xxxx	XXXX	630A	652C	χ1	1650	$\equiv$ X	FA03	X		XX	хx			
⊞ .rur PC_IF	0012	( 0002	0004	0006	χε	8000	$\equiv$ X	000A	χ 0	00C	X 000E	$\supset$	0010	$\supset$	
ED .T.I. PC_ID	0010	X 0000	0002	0004	χε	9696	$\equiv$	8000	χĐ	OOA	0000	$\supset$	999E	$\supset$	
⊞ .r.r PC_EXE	000E	xxxx	0000	0002	χ ε	9994	$\equiv$	9996	χø	890	X 000A	$\supset$	9990	$\supset$	
⊞.rur PC_MEM	000C	XXXX		0000	X 0002	$\sim$	99	04	χO	006	X 0008	$\supset$	999A	$\supset \subset$	
⊞ /T/r valueA_ID	0000	XXXX	( 00	0F	XX	0032	X				0000				
	0000	XXXX		X	000F		$\equiv$ X	0032	X		00	90			
⊞ .r.r value B_ID	XXXX	XXXX	0000	XXXX	X 001B	))( FF	C8 X	001E	$\propto$		XX	ХX			
⊞ .r.r value B_EXE	XXXX	XXXX		0000	χ	(XXX	=	FFC8	χ 0	01E	X	X	XXX		
	XXXX		XXXX		0000	$\mathbf{x}$	XX.	XX	XF	FC8	( 001E	$\supset$	XX	XX	
⊕ J∵ immediate_ID	00xx	XXXX	A000	( 000C	χ̈	0010		0003	$\propto$		99	ХX			
⊞ _r_r immediate_EXE	00xx	XXXX		A 666	χ ε	99C	$\equiv$	0010	χo	003	Х	0	Охх		
⊞ JTJ immediate_MEM	0 Oxoc		XXXX		X 999A	$\mathbf{x}$	99	0C	χĐ	010	0003	$\supset$	00:	XX	
⊞ .rur Rd_ID	×	x		X 2	X	3	X	7	$\propto$		)				
⊞ .rur Rd_EXE	x	X		( 1	Х	2	$\equiv$	3	$\mathbf{x}$	?	X		х		
⊞.rur Rd_MEM	×		Х		χ 1	$\propto$	2		$\mathbf{x}$	3	χ ?	$\supset$	X		
⊞urur Rd_WB	x		х			$\sim$	$\Box$ X		2		χ_3	$\supset$	7	$\supset$	X
⊞ JTJF Ra_ID	0	X		4	Х	1	=X	=			Θ				
⊞ JTJF Rb_ID	×	x		X	X	2	$\equiv$ X	5	$X \subseteq$		)				
⊞ JTJF AluResult_EXE	xxxx	XXXX		0019	χ 001B	χ 00	9x X	FFFA	χ Θ	01E	Х	X	XXX		
⊞ .rur AluResult_MEM	XXXX		XXXX		X 0019	χ 60		000x	XF	FFA	X 001E	$\supset$	XX	XX	
⊞ .⊓.r DataWB_MEM	XXXX		XXXX		X 0032	X FF	C8 X	0004	χF	FFA	XX??	$\supset$ X $\subseteq$	XX	XX	
	XXXX		XXXX			χ 00	32 X	FFC8	χO	004	X FFFA	$\supset$	xx??	$\supset$	
.rur stall	0														_
.rur GT	0														
.rur LT	0					$\Box$	$\neg$								
JUL EQ	1				٦										$\neg$
.rur kill	0														
⊞ JTLF PcSrc	0					(	)								
⊞./T./ ForwardA	0	x		9	χ2_	X	X				0				
⊞_r_r ForwardB	0	x	(	Θ	χ 1	X	2 X				0				

Figure 19 Program 3 Waveform

## **Explanation**

- ♦ At second 50, the value in memory[25] is loaded on R1 with a zero extension
- ♦ At second 60, the value in memory[27] is loaded on R2 with a sign extension
- ♦ At second 76, the value 3 is stored in memory[3].
- ♦ At second 80, the alu result adding R1 and R2 is written on R3.

#### Fourth Program: Compare and Conditional Branch with AND

The program will load two values from the memory, call a subroutine that will do and AND operation if R2 is less than R1. Then return to the main program.

#### Code

```
\label{eq:continuous_struction} $$\{instructionMemory[0]\} = \{LW, R1, R0, 1'b0, 5'b01101\}; \\ \{instructionMemory[3], instructionMemory[2]\} = \{LW, R2, R0, 1'b0, 5'b01111\}; \\ \{instructionMemory[5], instructionMemory[4]\} = \{CALL, 12'h00A\}; \\ \{instructionMemory[11], instructionMemory[10]\} = \{BLT, R2, R1, 1'b0, 5'd2\}; \\ \{instructionMemory[13], instructionMemory[12]\} = \{JMP, 12'd16\}; \\ \{instructionMemory[15], instructionMemory[14]\} = \{AND, R3, R1, R2, 3'b000\}; \\ \{instructionMemory[17], instructionMemory[16]\} = \{RET, 12'b0\}; \\ \end{tabular}
```

#### Result

```
(0) ==> The clk was initialize

0 ==> R1 = 0

0 ==> R2 = 0

0 ==> R3 = 0

0 ==> memory[13:14] = ab30

0 ==> memory[15:16] = a234

50 ==> R1 = ab30

60 ==> R2 = a234

110 ==> R3 = a230
```

Figure 20 Program 4 Output

Signal name	Value	6 9 9	20	40		60		80	• (*)	100 ps
.n.r.clk	0									
⊞ .⊓.r inst_IF	ххоох	( 520D )	540F X D00A	X 1240	X 9442 X	1240	0650	( E000	1240	XXXX
⊞.r.r inst_ID	ххоох	xxxx	520D X 540F	X D00A	X 1240 X	9442	1240	( 0650 )	E000	X 1240 X
⊞.rur PC_IF	000A	X 0002 X	0004 X 0006	X 000A	X 000C X	000E	0010	0012	0006	X 8000 X
ED.FLF PC_ID	0008	X 6666 X	0002 X 0004	X 0006	X 4000 X	999C	000E	0010	0012	X 9000 X
⊞.rur PC_EXE	0006	xxxx	0000 X 0002	X 0004	X 9006 X	AGGG	0000	( 000E	0010	X 0012 X
⊞.r.r PC_MEM	0012	XXXX	X 0000	X 0002	X 0004 X	0006	X 000A	X 000C	( 000E	X 0010 X
ED_FLT valueA_ID	XXXX	xxxx	9999	X xxxx	X AB30 X	AE	330	X AB 30	0006	X AB30 X
	AB30	XXXX	X	0000	X xxxx X		AB	30		X 0006 X
⊞ .⊓.r valueB_ID	xxxx	XXXX	0000 X	xxxx	X 0000 X	A234	0000	X A234	0000	X 0000 X
ED_FLF value B_EXE	0000	XXXX	( 0000	X	xxx X	0000	A234	( 0000	A234	X 0000
	0000		xxxx	X 6666	X XX	XX	0000	X A234	0000	X A234 X
⊞ .⊓.r immediate_ID	00?x	XXXX	000D X 000F	X 000A	X 6666 X	9992	0000	X 0010	( 00	900 X
⊞ _r_r immediate_EXE	0000	xxxx	X 000D	X 000F	X A000 X	0000	0002	( 0000	0010	X 9999
□    □    □    □    □    □    □	0000		XXXX	X 000D	X 000F X	000A	0000	( 0002	0000	X 0010 X
⊞urur Rd_ID	×	×	1 X 2	Х 7	X 1 X	?	<u> </u>	(3	×	X 1 X
⊞ .rur Rd_EXE	1	X	( 1	χ 2	X 7 X	1	?	(1)	3	XX
⊞.⊓.r Rd_MEM	×		х	χ 1	χ <u>2</u> χ	7	<u> </u>	X ?		X 3 X
⊞.r.r Rd_WB	3		X		X 1 X	2	χ 7	X 1	?	XIX
⊞ .rur Ra_ID	×	x X	0	X	Х		1		7	X 1 X
⊞ JTLF Rb_ID	x	×	1 ( ?	χ ?	х ө х	2	Ý 0	X 2	( 0	χ̈́ O χ
☐ IT AluResult_EXE  ☐ TIT AluResult_EXE	AB30	XXXX	Q000D	( 000F	X 6666 X	AB30	0000	( AB 30	A230	X 6666 X
⊞.⊓.r AluResult_MEM	0000		XXXX	X 000D	X 999F X	9999	X AB30	X 0000	AB30	X A230 X
ED.IT.I. DataWB_MEM	????		XXXX	X AB30	X A234 X	0006	AB30	( <u>????</u>	AB30	X A230 X
⊞.rur DataWB_WB	A230		XXXX		X AB30 X	A234	0006	( AB30 )	7777	X AB30 X
.rur stall	0				200			(#2 <u>)</u>		55.5
.r.r GT	0									
.n.r. LT	0									
JTJF EQ	1					2				
.r.r kill	0									
⊞.⊓.r PcSrc	0		0	χ 1	X O X	2	X	0	3	χ ο
⊞.⊓.ir ForwardA	0	×	0		X 3 X	1	<u>2</u>	( <u> </u>	( 0	X 3 X
⊞.n.r ForwardB	0	×		0	X	3	X		0	

Figure 21 Program 4 Waveform



- ♦ At second 50, we can notice that R1 was loaded with the value in memory[13:14]
- ♦ At second 60, we can notice that R1 was loaded with the value in memory[15:16]
- ♦ At second 110, we can notice that the AND operation was indeed done and the result saved in R3.

## **Teamwork**

If it wasn't for the joint effort of our team, this project wouldn't have finished on time. The pipelined processor's complexity requires the teammates each to work on different components concurrently and then for them to test the components they made. After all components were tested, they should combine them for the final top-level module and fix any issues they face. That is exactly what we have done in this project. Mohammad created the fetch stage and it's components. Ahmad created the execution and memory stages and their components. Qusay created the decode stage. After each teammate was done with their stage, we all joined a discord call and created the top-level processor module. Together, we fixed any issues and debugged any problems we faced.

## **Conclusion**

In this project, we successfully designed and verified a simple pipelined RISC processor using Verilog, demonstrating a comprehensive understanding of computer architecture and digital design principles. Our processor features a five-stage pipeline architecture—fetch, decode, ALU, memory access, and write-back—which efficiently executes a variety of instructions within our defined instruction set architecture (ISA). This ISA supports R-type, I-type, J-type, and S-type instructions, utilizing 8 general-purpose registers and byte-addressable memory.