x86 and amd64 instruction reference

Derived from the May 2019 version of the Intel® 64 and IA-32 Architectures Software Developer's Manual. Last updated 2019-05-30.

THIS REFERENCE IS NOT PERFECT. It's been mechanically separated into distinct files by a dumb script. It may be enough to replace the official documentation on your weekend reverse engineering project, but for anything where money is at stake, go get the official and freely available documentation.

Core Instructions

Mnemonic	Summary
AAA	ASCII Adjust After Addition
AAD	ASCII Adjust AX Before Division
AAM	ASCII Adjust AX After Multiply
AAS	ASCII Adjust AL After Subtraction
<u>ADC</u>	Add with Carry
ADCX	Unsigned Integer Addition of Two Operands with Carry Flag
ADD	Add
ADDPD	Add Packed Double-Precision Floating-Point Values
<u>ADDPS</u>	Add Packed Single-Precision Floating-Point Values
ADDSD	Add Scalar Double-Precision Floating-Point Values
<u>ADDSS</u>	Add Scalar Single-Precision Floating-Point Values
ADDSUBPD	Packed Double-FP Add/Subtract
<u>ADDSUBPS</u>	Packed Single-FP Add/Subtract
ADOX	Unsigned Integer Addition of Two Operands with Overflow Flag
AESDEC	Perform One Round of an AES Decryption Flow
<u>AESDECLAST</u>	Perform Last Round of an AES Decryption Flow
<u>AESENC</u>	Perform One Round of an AES Encryption Flow
<u>AESENCLAST</u>	Perform Last Round of an AES Encryption Flow
<u>AESIMC</u>	Perform the AES InvMixColumn Transformation
AESKEYGENASSIST	AES Round Key Generation Assist
AND	Logical AND
ANDN	Logical AND NOT
<u>ANDNPD</u>	Bitwise Logical AND NOT of Packed Double Precision Floating-Point Values
<u>ANDNPS</u>	Bitwise Logical AND NOT of Packed Single Precision Floating-Point Values
<u>ANDPD</u>	Bitwise Logical AND of Packed Double Precision Floating-Point Values
<u>ANDPS</u>	Bitwise Logical AND of Packed Single Precision Floating-Point Values
<u>ARPL</u>	Adjust RPL Field of Segment Selector
<u>BEXTR</u>	Bit Field Extract
<u>BLENDPD</u>	Blend Packed Double Precision Floating-Point Values
<u>BLENDPS</u>	Blend Packed Single Precision Floating-Point Values
BLENDVPD	Variable Blend Packed Double Precision Floating-Point Values
<u>BLENDVPS</u>	Variable Blend Packed Single Precision Floating-Point Values
BLSI	Extract Lowest Set Isolated Bit
<u>BLSMSK</u>	Get Mask Up to Lowest Set Bit
BLSR	Reset Lowest Set Bit
BNDCL	Check Lower Bound
BNDCN	Check Upper Bound
BNDCU	Check Upper Bound

BNDLDX	Load Extended Bounds Using Address Translation
BNDMK	Make Bounds
BNDMOV	Move Bounds
BNDSTX	Store Extended Bounds Using Address Translation
BOUND	Check Array Index Against Bounds
BSF	Bit Scan Forward
BSR	Bit Scan Reverse
BSWAP	Byte Swap
<u>BT</u>	Bit Test
<u>BTC</u>	Bit Test and Complement
<u>BTR</u>	Bit Test and Reset
BTS	Bit Test and Set
<u>BZHI</u>	Zero High Bits Starting with Specified Bit Position
CALL	Call Procedure
CBW	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
CDQ	Convert Word to Doubleword/Convert Doubleword to Quadword
CDQE	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
CLAC	Clear AC Flag in EFLAGS Register
CLC	Clear Carry Flag
CLD	Clear Direction Flag
CLDEMOTE	Cache Line Demote
CLFLUSH	Flush Cache Line
CLFLUSHOPT	Flush Cache Line Optimized
CLI	Clear Interrupt Flag
CLTS	Clear Task-Switched Flag in CR0
CLWB	Cache Line Write Back
<u>CMC</u>	Complement Carry Flag
<u>CMOVcc</u>	Conditional Move
<u>CMP</u>	Compare Two Operands
<u>CMPPD</u>	Compare Packed Double-Precision Floating-Point Values
<u>CMPPS</u>	Compare Packed Single-Precision Floating-Point Values
<u>CMPS</u>	Compare String Operands
<u>CMPSB</u>	Compare String Operands
<u>CMPSD</u>	Compare String Operands
CMPSD (1)	Compare Scalar Double-Precision Floating-Point Value
CMPSQ	Compare String Operands
<u>CMPSS</u>	Compare Scalar Single-Precision Floating-Point Value
<u>CMPSW</u>	Compare String Operands
<u>CMPXCHG</u>	Compare and Exchange
CMPXCHG16B	Compare and Exchange Bytes
CMPXCHG8B	Compare and Exchange Bytes
COMISD	Compare Scalar Ordered Double-Precision Floating-Point Values and Set EFLAGS
COMISS	Compare Scalar Ordered Single-Precision Floating-Point Values and Set EFLAGS
<u>CPUID</u>	CPU Identification
<u>CQO</u>	Convert Word to Doubleword/Convert Doubleword to Quadword
CRC32	Accumulate CRC32 Value
CVTDQ2PD	Convert Packed Doubleword Integers to Packed Double-Precision Floating-Point Values
<u>CVTDQ2PS</u>	Convert Packed Doubleword Integers to Packed Single-Precision Floating-Point Values
CVTPD2DQ	Convert Packed Double-Precision Floating-Point Values to Packed Doubleword Integers

CVTPD2PI	Convert Packed Double-Precision FP Values to Packed Dword Integers
<u>CVTPD2PS</u>	Convert Packed Double-Precision Floating-Point Values to Packed Single-Precision Floating-Point Values
<u>CVTPI2PD</u>	Convert Packed Dword Integers to Packed Double-Precision FP Values
<u>CVTPI2PS</u>	Convert Packed Dword Integers to Packed Single-Precision FP Values
CVTPS2DQ	Convert Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
CVTPS2PD	Convert Packed Single-Precision Floating-Point Values to Packed Double-Precision Floating-Point Values
CVTPS2PI	Convert Packed Single-Precision FP Values to Packed Dword Integers
CVTSD2SI	Convert Scalar Double-Precision Floating-Point Value to Doubleword Integer
<u>CVTSD2SS</u>	Convert Scalar Double-Precision Floating-Point Value to Scalar Single-Precision Floating-Point Value
<u>CVTSI2SD</u>	Convert Doubleword Integer to Scalar Double-Precision Floating-Point Value
<u>CVTSI2SS</u>	Convert Doubleword Integer to Scalar Single-Precision Floating-Point Value
CVTSS2SD	Convert Scalar Single-Precision Floating-Point Value to Scalar Double-Precision Floating-Point Value
CVTSS2SI	Convert Scalar Single-Precision Floating-Point Value to Doubleword Integer
<u>CVTTPD2DQ</u>	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Doubleword Integers
<u>CVTTPD2PI</u>	Convert with Truncation Packed Double-Precision FP Values to Packed Dword Integers
CVTTPS2DQ	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Signed Doubleword Integer Values
CVTTPS2PI	Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers
<u>CVTTSD2SI</u>	Convert with Truncation Scalar Double-Precision Floating-Point Value to Signed Integer
CVTTSS2SI	Convert with Truncation Scalar Single-Precision Floating-Point Value to Integer
CWD	Convert Word to Doubleword/Convert Doubleword to Quadword
CWDE	Convert Byte to Word/Convert Word to Doubleword/Convert Doubleword to Quadword
DAA	Decimal Adjust AL after Addition
DAS	Decimal Adjust AL after Subtraction
DEC	Decrement by 1
DIV	Unsigned Divide
DIVPD	Divide Packed Double-Precision Floating-Point Values
DIVPS	Divide Packed Single-Precision Floating-Point Values
DIVSD	Divide Scalar Double-Precision Floating-Point Value
DIVSS	Divide Scalar Single-Precision Floating-Point Values
DPPD	Dot Product of Packed Double Precision Floating-Point Values
DPPS	Dot Product of Packed Single Precision Floating-Point Values
EMMS	Empty MMX Technology State
ENTER	Make Stack Frame for Procedure Parameters
<u>EXTRACTPS</u>	Extract Packed Floating-Point Values
<u>F2XM1</u>	Compute 2x–1
<u>FABS</u>	Absolute Value
FADD	Add
FADDP	Add
FBLD	Load Binary Coded Decimal
<u>FBSTP</u>	Store BCD Integer and Pop
<u>FCHS</u>	Change Sign
FCLEX	Clear Exceptions
<u>FCMOVcc</u>	Floating-Point Conditional Move
<u>FCOM</u>	Compare Floating Point Values
<u>FCOMI</u>	Compare Floating Point Values and Set EFLAGS
<u>FCOMIP</u>	Compare Floating Point Values and Set EFLAGS
FCOMP	Compare Floating Point Values
<u>FCOMPP</u>	Compare Floating Point Values

<u>FCOS</u>	Cosine
<u>FDECSTP</u>	Decrement Stack-Top Pointer
FDIV	Divide
<u>FDIVP</u>	Divide
<u>FDIVR</u>	Reverse Divide
<u>FDIVRP</u>	Reverse Divide
FFREE	Free Floating-Point Register
<u>FIADD</u>	Add
FICOM	Compare Integer
FICOMP	Compare Integer
FIDIV	Divide
<u>FIDIVR</u>	Reverse Divide
<u>FILD</u>	Load Integer
<u>FIMUL</u>	Multiply
<u>FINCSTP</u>	Increment Stack-Top Pointer
<u>FINIT</u>	Initialize Floating-Point Unit
FIST	Store Integer
<u>FISTP</u>	Store Integer
<u>FISTTP</u>	Store Integer with Truncation
<u>FISUB</u>	Subtract
<u>FISUBR</u>	Reverse Subtract
<u>FLD</u>	Load Floating Point Value
FLD1	Load Constant
<u>FLDCW</u>	Load x87 FPU Control Word
FLDENV	Load x87 FPU Environment
FLDL2E	Load Constant
FLDL2T	Load Constant
FLDLG2	Load Constant
FLDLN2	Load Constant
<u>FLDPI</u>	Load Constant
<u>FLDZ</u>	Load Constant
<u>FMUL</u>	Multiply
<u>FMULP</u>	Multiply
FNCLEX	Clear Exceptions
FNINIT	Initialize Floating-Point Unit
<u>FNOP</u>	No Operation
<u>FNSAVE</u>	Store x87 FPU State
FNSTCW	Store x87 FPU Control Word
FNSTENV	Store x87 FPU Environment
FNSTSW	Store x87 FPU Status Word
<u>FPATAN</u>	Partial Arctangent
<u>FPREM</u>	Partial Remainder
FPREM1	Partial Remainder
<u>FPTAN</u>	Partial Tangent
FRNDINT	Round to Integer
FRSTOR	Restore x87 FPU State
<u>FSAVE</u>	Store x87 FPU State
<u>FSCALE</u>	Scale
<u>FSIN</u>	Sine

ESDET Store Floating Point Value	<u>FSINCOS</u>	Sine and Cosine
ESTENY Store x87 FPU Centrol Word ESTE Store Tloading Point Value ESTISW Store x87 FPU Status Word ESUB Subtact ESUB Subtact ESUBB Subtact ESUBB Reverse Subtract EXAM Reverse Subtract EX	<u>FSQRT</u>	Square Root
ESTENV Store AFF FPU Environment	<u>FST</u>	Store Floating Point Value
ESTP Store Floating Point Value	<u>FSTCW</u>	Store x87 FPU Control Word
ESTSW Store x87 FPU Status Word	<u>FSTENV</u>	Store x87 FPU Environment
ESTSW Store x87 FPU Status Word	FSTP	Store Floating Point Value
ESUB		-
ESUBR Reverse Subtract		Subtract
ESLIBR Reverse Subtract		Subtract
ESUBRE Reverse Subtract FIST TEST CUCOM Unordered Compare Floating Point Values FUCOM! Compare Floating Point Values and Set EFLAGS FUCOM! Compare Floating Point Values and Set EFLAGS FUCOM! Compare Floating Point Values and Set EFLAGS FUCOM! Unordered Compare Floating Point Values FWAIT Wait FXAM Examine Floating-Point EXCH Exchange Register Contents EXRSIOR Restore x87 FPU, MMX, MM, and MXCSR State EXSAME Save x87 FPU, MMX Technology, and SSE State EXTRACT Extract Exponent and Significand EVL2X Compute y * log2x EVL2X Compute y * lo		Reverse Subtract
FIST PUCOM Unordered Compare Floating Point Values PUCOMIP Compare Floating Point Values and Set EFLAGS FUCOMIP Compare Floating Point Values and Set EFLAGS FUCOMIP Unordered Compare Floating Point Values PUCOMIP Unordered Compare Floating Point Values PUCOMIP Unordered Compare Floating Point Values PUCOMIP Unordered Compare Floating Point Values FUCOMIP FUCOMIP Unordered Compare Floating Point Values PWAIT Wait FAAM Examine Floating-Point FEXCH Exchange Register Contents FEXTROR Ressore x87 FPU, MMX, XMM, and MXCSR State FEXSAVE Save x87 FPU, MMX Technology, and SSE State FXIARCI Extract Exponent and Significand FYI_2X Compute y ★ log2x FYI_2X FYI_2X Compute y ★ log2x FYI_2X FY		Reverse Subtract
FUCOM		TEST
EUCOMIC Compare Floating Point Values and Set EFLAGS FUCOMIC Unordered Compare Floating Point Values FWAIT Wait EXAM Examine Floating-Point FXCH Exchange Register Contents EXSAIM Examine Floating-Point FXCH Exchange Register Contents EXSAIVE Save x87 FPU, MMX, XMM, and MXCSR State EXSAIVE Save x87 FPU, MMX Technology, and SSE State EXTRACT Extract Exponent and Significand EYL2X Compute y * log2x FYL2XPI Compute y * log2x FYL2XPI Compute y * log2x FYL2XPI Galois Field Affine Transformation Inverse GF2PBATFINENVQB Galois Field Affine Transformation GF2PBATFINEQB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HADDPS Packed Single-FP Horizontal Subtract HSUBPD Packed Single-FP Horizontal Subtract HSUBPD Packed Single-FP Horizontal Subtract HULL Signed Divide MULL Signed Divide MULL Signed Divide INS Input from Port INC Increment by 1 INS Input from Port to String INSS Input from Port to String INST Call to Interrupt Procedure INTI Call to Interrupt Procedure		Unordered Compare Floating Point Values
FUCOMIP Compare Floating Point Values and Set EFLAGS FUCOMIP Unordered Compare Floating Point Values FUCOMIP Unordered Compare Floating Point Values FUCOMIP Unordered Compare Floating Point Values FUCOMIP Wait EXAM Examine Floating-Point EXAM Examine Floating-Point EXCH Exchange Register Contents FXRSTOR Restore x87 FPU, MMX, XMM, and MXCSR State EXSAVE Save x87 FPU, MMX Technology, and SSE State EXTRACT Extract Exponent and Significand FYL2X Compute y * log2x FYL2XEI Compute y * log2x FY		
FUCOMP Unordered Compare Floating Point Values FUCOMPP Unordered Compare Floating Point Values FWAIT Wait FXAM Examine Floating-Point FXCH Exchange Register Contents FXSTOR Restore x87 FPU, MMX, XMM, and MXCSR State FXSTOR Restore x87 FPU, MMX, XMM, and MXCSR State FXSTOR FXSAVE Save x87 FPU, MMX Technology, and SSE State EXTRACT Extract Exponent and Significand FYL2X Compute y * log2x FYL2XP1 Compute y * log2x FYL2XP1 Compute y * log2x FYL2XP1 GREPAFFINEINVQB Galois Field Affine Transformation Inverse GEZPBAULB Galois Field Affine Transformation GEZPBMULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HLT Hait Hait HAIT HAIT HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract UDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSD Input from Port to String INSD Input from Port to String INST INST Int Call to Interrupt Procedure INTI Call to Interrupt Procedure INTI INVD Invalidate Internal Caches		
FUCOMPP		
FWAIT Wait FXAM		
EXAM Examine Floating-Point		
EXCH Exchange Register Contents		
EXSTOR Restore x87 FPU, MMX, XMM, and MXCSR State EXSAVE Save x87 FPU, MMX Technology, and SSE State EXTRACT Extract Exponent and Significand FYL2X Compute y * log2x FYL2XP1 Compute y * log2(x + 1) GF2P8AFFINEINVQB Galois Field Affine Transformation Inverse GF2P8AFFINEOR Galois Field Affine Transformation GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSB Input from Port to String INSE Input from Port to String INSE INST Input from Port to String INSE INST Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT0 Call to Interrupt Procedure INT0 Call to Interrupt Procedure INTO Invalidate Internal Caches		
PXSAVE Save x87 FPU, MMX Technology, and SSE State PXTRACT Extract Exponent and Significand PYL2X Compute y * log2x YL2XP1 Compute y * log2x YL2XP1 Compute y * log2x YL2XP1 Compute y * log2(x + 1) GP2P8AFFINEINVQB Galois Field Affine Transformation Inverse GF2P8AFFINEQB Galois Field Affine Transformation GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HLT Halt HSUBPD Packed Single-FP Horizontal Subtract HSUBPD Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide MUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSERTIPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INTL Call to Interrupt Procedure INTL Call to Interrupt Procedure INTL Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		<u> </u>
PXTRACT Extract Exponent and Significand FYL2X Compute y * log2x FYL2XP1 Compute y * log2(x + 1) GF2P8AFFINEINVQB Galois Field Affine Transformation Inverse GF2P8AFFINEOR Galois Field Affine Transformation GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HIIT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSB Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT Call to Interrupt Procedure INTI Call to Interrupt Procedure INTO Call to Interrupt Procedure		
FYL2XP1 Compute y * log2x FYL2XP1 Compute y * log2(x +1) GF2P8AFFINEINVQB Galois Field Affine Transformation Inverse GF2P8AFFINEQB Galois Field Affine Transformation GF2P8AMULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSB Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure		
FYL2XP1 Compute y * log2(x +1) GF2P8AFFINEINVQB Galois Field Affine Transformation Inverse GF2P8AFFINEQB Galois Field Affine Transformation GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract DIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSE Insert Scalar Single-Precision Floating-Point Value INSEW Input from Port to String INSEW Input from Port to String INSEW Input from Port to String INTI Call to Interrupt Procedure INTI Call to Interrupt Procedure INTI Call to Interrupt Procedure INTO Call to Interrupt Procedure		
GF2P8AFFINEINVQB GF2P8AFFINEQB GF2P8AFFINEQB GF2P8MULB GF2P8MULB GF2P8MULB GF2P8MULB GF2P8MULB GF2P8MULB GF2P8MULB GF2P8MULB GF3P8MULB GF3P8MULB GF3P8MULB GF3P8MULB GF3P8MULB GF3P8MULB GF3P8MULB GF3P8MULB FF3PMD PF3PMD		
GE2P8AFFINEOB Galois Field Affine Transformation GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HLT HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide MUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INTI Call to Interrupt Procedure INTI Call to Interrupt Procedure INTI Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
GF2P8MULB Galois Field Multiply Bytes HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSD Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INTI Call to Interrupt Procedure INTO Lancal Interrupt Procedure		
HADDPD Packed Double-FP Horizontal Add HADDPS Packed Single-FP Horizontal Add HILT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSD Input from Port to String INSENTES Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Invalidate Internal Caches		
HADDPS Packed Single-FP Horizontal Add HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
HLT Halt HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSE Input from Port to String INSE Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Invalidate Internal Caches		
HSUBPD Packed Double-FP Horizontal Subtract HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Invalidate Internal Caches		
HSUBPS Packed Single-FP Horizontal Subtract IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Invalidate Internal Caches		
IDIV Signed Divide IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSE Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
IMUL Signed Multiply IN Input from Port INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT2 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		-
INC Increment by 1 INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
INS Input from Port to String INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		-
INSB Input from Port to String INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INTO Invalidate Internal Caches		
INSD Input from Port to String INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INSERTPS Insert Scalar Single-Precision Floating-Point Value INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INSW Input from Port to String INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INT n Call to Interrupt Procedure INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INT1 Call to Interrupt Procedure INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INT3 Call to Interrupt Procedure INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INTO Call to Interrupt Procedure INVD Invalidate Internal Caches		
INVD Invalidate Internal Caches		
		-
INVERG INVAINABLE LED ENTRIES		
	INVLPG	IIIValidate LLB EIIITIES

INVPCID	Invalidate Process-Context Identifier
<u>IRET</u>	Interrupt Return
IRETD	Interrupt Return
<u>JMP</u>	Jump
<u>Jcc</u>	Jump if Condition Is Met
<u>KADDB</u>	ADD Two Masks
KADDD	ADD Two Masks
KADDQ	ADD Two Masks
KADDW	ADD Two Masks
KANDB	Bitwise Logical AND Masks
<u>KANDD</u>	Bitwise Logical AND Masks
<u>KANDNB</u>	Bitwise Logical AND NOT Masks
KANDND	Bitwise Logical AND NOT Masks
KANDNQ	Bitwise Logical AND NOT Masks
KANDNW	Bitwise Logical AND NOT Masks
KANDQ	Bitwise Logical AND Masks
KANDW	Bitwise Logical AND Masks
<u>KMOVB</u>	Move from and to Mask Registers
KMOVD	Move from and to Mask Registers
<u>KMOVQ</u>	Move from and to Mask Registers
<u>KMOVW</u>	Move from and to Mask Registers
<u>KNOTB</u>	NOT Mask Register
<u>KNOTD</u>	NOT Mask Register
<u>KNOTQ</u>	NOT Mask Register
<u>KNOTW</u>	NOT Mask Register
<u>KORB</u>	Bitwise Logical OR Masks
<u>KORD</u>	Bitwise Logical OR Masks
<u>KORQ</u>	Bitwise Logical OR Masks
<u>KORTESTB</u>	OR Masks And Set Flags
<u>KORTESTD</u>	OR Masks And Set Flags
<u>KORTESTQ</u>	OR Masks And Set Flags
<u>KORTESTW</u>	OR Masks And Set Flags
<u>KORW</u>	Bitwise Logical OR Masks
<u>KSHIFTLB</u>	Shift Left Mask Registers
<u>KSHIFTLD</u>	Shift Left Mask Registers
KSHIFTLQ	Shift Left Mask Registers
KSHIFTLW	Shift Left Mask Registers
KSHIFTRB	Shift Right Mask Registers
KSHIFTRD	Shift Right Mask Registers
KSHIFTRQ	Shift Right Mask Registers
KSHIFTRW	Shift Right Mask Registers
<u>KTESTB</u>	Packed Bit Test Masks and Set Flags
KTESTD	Packed Bit Test Masks and Set Flags
KTESTQ	Packed Bit Test Masks and Set Flags
KTESTW	Packed Bit Test Masks and Set Flags
KUNPCKBW	Unpack for Mask Registers
KUNPCKDQ	Unpack for Mask Registers
KUNPCKWD	Unpack for Mask Registers
<u>KXNORB</u>	Bitwise Logical XNOR Masks

KXNORD	Bitwise Logical XNOR Masks
KXNORQ	Bitwise Logical XNOR Masks
KXNORW	Bitwise Logical XNOR Masks
KXORB	Bitwise Logical XOR Masks
KXORD	Bitwise Logical XOR Masks
KXORQ	Bitwise Logical XOR Masks
KXORW	Bitwise Logical XOR Masks
LAHF	Load Status Flags into AH Register
LAR	Load Access Rights Byte
<u>LDDQU</u>	Load Unaligned Integer 128 Bits
LDMXCSR	Load MXCSR Register
LDS	Load Far Pointer
LEA	Load Effective Address
<u>LEAVE</u>	High Level Procedure Exit
LES	Load Far Pointer
LFENCE	Load Fence
LFS	Load Far Pointer
<u>LGDT</u>	Load Global/Interrupt Descriptor Table Register
LGS	Load Far Pointer
LIDT	Load Global/Interrupt Descriptor Table Register
LLDT	Load Local Descriptor Table Register
LMSW	Load Machine Status Word
LOCK	Assert LOCK# Signal Prefix
LODS	Load String
LODSB	Load String Load String
LODSD	Load String Load String
LODSQ	Load String Load String
LODSW	Load String Load String
LOOP	Loop According to ECX Counter
LOOPcc	Loop According to ECX Counter
LSL	Load Segment Limit
LSS	Load Far Pointer
LTR	Load Task Register
LZCNT	Count the Number of Leading Zero Bits
MASKMOVDQU	Store Selected Bytes of Double Quadword
MASKMOVQ	Store Selected Bytes of Quadword
MAXPD	Maximum of Packed Double-Precision Floating-Point Values
MAXPS	Maximum of Packed Single-Precision Floating-Point Values
MAXSD	Return Maximum Scalar Double-Precision Floating-Point Value
MAXSS	Return Maximum Scalar Single-Precision Floating-Point Value
MFENCE	Memory Fence
MINPD	Minimum of Packed Double-Precision Floating-Point Values
MINPS	Minimum of Packed Single-Precision Floating-Point Values
MINSD	Return Minimum Scalar Double-Precision Floating-Point Value
MINSS	Return Minimum Scalar Single-Precision Floating-Point Value
MONITOR	Set Up Monitor Address
MOV	Move
MOV (1)	Move to/from Control Registers
(1)	and the test and the place to

<u>MOV</u> (2)	Move to/from Debug Registers
MOVAPD	Move Aligned Packed Double-Precision Floating-Point Values
MOVAPS	Move Aligned Packed Single-Precision Floating-Point Values
MOVBE	Move Data After Swapping Bytes
MOVD	Move Doubleword/Move Quadword
MOVDDUP	Replicate Double FP Values
MOVDIR64B	Move 64 Bytes as Direct Store
MOVDIRI	Move Doubleword as Direct Store
MOVDQ2Q	Move Quadword from XMM to MMX Technology Register
<u>MOVDQA</u>	Move Aligned Packed Integer Values
<u>MOVDQU</u>	Move Unaligned Packed Integer Values
<u>MOVHLPS</u>	Move Packed Single-Precision Floating-Point Values High to Low
MOVHPD	Move High Packed Double-Precision Floating-Point Value
<u>MOVHPS</u>	Move High Packed Single-Precision Floating-Point Values
<u>MOVLHPS</u>	Move Packed Single-Precision Floating-Point Values Low to High
MOVLPD	Move Low Packed Double-Precision Floating-Point Value
<u>MOVLPS</u>	Move Low Packed Single-Precision Floating-Point Values
MOVMSKPD	Extract Packed Double-Precision Floating-Point Sign Mask
<u>MOVMSKPS</u>	Extract Packed Single-Precision Floating-Point Sign Mask
MOVNTDQ	Store Packed Integers Using Non-Temporal Hint
<u>MOVNTDQA</u>	Load Double Quadword Non-Temporal Aligned Hint
<u>MOVNTI</u>	Store Doubleword Using Non-Temporal Hint
<u>MOVNTPD</u>	Store Packed Double-Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTPS</u>	Store Packed Single-Precision Floating-Point Values Using Non-Temporal Hint
<u>MOVNTQ</u>	Store of Quadword Using Non-Temporal Hint
MOVQ	Move Doubleword/Move Quadword
<u>MOVQ</u> (1)	Move Quadword
MOVQ2DQ	Move Quadword from MMX Technology to XMM Register
<u>MOVS</u>	Move Data from String to String
<u>MOVSB</u>	Move Data from String to String
<u>MOVSD</u>	Move Data from String to String
<u>MOVSD</u> (1)	Move or Merge Scalar Double-Precision Floating-Point Value
<u>MOVSHDUP</u>	Replicate Single FP Values
MOVSLDUP	Replicate Single FP Values
MOVSQ	Move Data from String to String
<u>MOVSS</u>	Move or Merge Scalar Single-Precision Floating-Point Value
MOVSW	Move Data from String to String
MOVSX	Move with Sign-Extension
MOVSXD	Move with Sign-Extension
MOVUPD	Move Unaligned Packed Double-Precision Floating-Point Values
MOVUPS	Move Unaligned Packed Single-Precision Floating-Point Values
MOVZX	Move with Zero-Extend
<u>MPSADBW</u>	Compute Multiple Packed Sums of Absolute Difference
MUL	Unsigned Multiply
MULPD	Multiply Packed Double-Precision Floating-Point Values
<u>MULPS</u>	Multiply Packed Single-Precision Floating-Point Values
MULSD	Multiply Scalar Double-Precision Floating-Point Value
MULSS	Multiply Scalar Single-Precision Floating-Point Values
<u>MULX</u>	Unsigned Multiply Without Affecting Flags

MWAIT	Monitor Wait
NEG	Two's Complement Negation
NOP	No Operation
NOT	One's Complement Negation
OR	Logical Inclusive OR
ORPD	Bitwise Logical OR of Packed Double Precision Floating-Point Values
<u>ORPS</u>	Bitwise Logical OR of Packed Single Precision Floating-Point Values
OUT	Output to Port
<u>OUTS</u>	Output String to Port
<u>OUTSB</u>	Output String to Port
OUTSD	Output String to Port
<u>OUTSW</u>	Output String to Port
<u>PABSB</u>	Packed Absolute Value
PABSD	Packed Absolute Value
PABSQ	Packed Absolute Value
PABSW	Packed Absolute Value
PACKSSDW	Pack with Signed Saturation
PACKSSWB	Pack with Signed Saturation
PACKUSDW	Pack with Unsigned Saturation
PACKUSWB	Pack with Unsigned Saturation
<u>PADDB</u>	Add Packed Integers
PADDD	Add Packed Integers
PADDQ	Add Packed Integers
PADDSB	Add Packed Signed Integers with Signed Saturation
PADDSW	Add Packed Signed Integers with Signed Saturation
<u>PADDUSB</u>	Add Packed Unsigned Integers with Unsigned Saturation
<u>PADDUSW</u>	Add Packed Unsigned Integers with Unsigned Saturation
PADDW	Add Packed Integers
<u>PALIGNR</u>	Packed Align Right
PAND	Logical AND
<u>PANDN</u>	Logical AND NOT
PAUSE	Spin Loop Hint
<u>PAVGB</u>	Average Packed Integers
<u>PAVGW</u>	Average Packed Integers
<u>PBLENDVB</u>	Variable Blend Packed Bytes
<u>PBLENDW</u>	Blend Packed Words
<u>PCLMULQDQ</u>	Carry-Less Multiplication Quadword
<u>PCMPEQB</u>	Compare Packed Data for Equal
<u>PCMPEQD</u>	Compare Packed Data for Equal
<u>PCMPEQQ</u>	Compare Packed Qword Data for Equal
<u>PCMPEQW</u>	Compare Packed Data for Equal
<u>PCMPESTRI</u>	Packed Compare Explicit Length Strings, Return Index
<u>PCMPESTRM</u>	Packed Compare Explicit Length Strings, Return Mask
<u>PCMPGTB</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTD</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPGTQ</u>	Compare Packed Data for Greater Than
<u>PCMPGTW</u>	Compare Packed Signed Integers for Greater Than
<u>PCMPISTRI</u>	Packed Compare Implicit Length Strings, Return Index

<u>PCMPISTRM</u>	Packed Compare Implicit Length Strings, Return Mask
<u>PDEP</u>	Parallel Bits Deposit
<u>PEXT</u>	Parallel Bits Extract
<u>PEXTRB</u>	Extract Byte/Dword/Qword
<u>PEXTRD</u>	Extract Byte/Dword/Qword
PEXTRQ	Extract Byte/Dword/Qword
<u>PEXTRW</u>	Extract Word
PHADDD	Packed Horizontal Add
<u>PHADDSW</u>	Packed Horizontal Add and Saturate
<u>PHADDW</u>	Packed Horizontal Add
PHMINPOSUW	Packed Horizontal Word Minimum
PHSUBD	Packed Horizontal Subtract
PHSUBSW	Packed Horizontal Subtract and Saturate
PHSUBW	Packed Horizontal Subtract
<u>PINSRB</u>	Insert Byte/Dword/Qword
PINSRD	Insert Byte/Dword/Qword
PINSRQ	Insert Byte/Dword/Qword
PINSRW	Insert Word
PMADDUBSW	Multiply and Add Packed Signed and Unsigned Bytes
<u>PMADDWD</u>	Multiply and Add Packed Integers
<u>PMAXSB</u>	Maximum of Packed Signed Integers
<u>PMAXSD</u>	Maximum of Packed Signed Integers
<u>PMAXSQ</u>	Maximum of Packed Signed Integers
<u>PMAXSW</u>	Maximum of Packed Signed Integers
<u>PMAXUB</u>	Maximum of Packed Unsigned Integers
<u>PMAXUD</u>	Maximum of Packed Unsigned Integers
<u>PMAXUQ</u>	Maximum of Packed Unsigned Integers
<u>PMAXUW</u>	Maximum of Packed Unsigned Integers
<u>PMINSB</u>	Minimum of Packed Signed Integers
<u>PMINSD</u>	Minimum of Packed Signed Integers
<u>PMINSQ</u>	Minimum of Packed Signed Integers
<u>PMINSW</u>	Minimum of Packed Signed Integers
<u>PMINUB</u>	Minimum of Packed Unsigned Integers
<u>PMINUD</u>	Minimum of Packed Unsigned Integers
<u>PMINUQ</u>	Minimum of Packed Unsigned Integers
<u>PMINUW</u>	Minimum of Packed Unsigned Integers
<u>PMOVMSKB</u>	Move Byte Mask
<u>PMOVSX</u>	Packed Move with Sign Extend
<u>PMOVZX</u>	Packed Move with Zero Extend
PMULDQ	Multiply Packed Doubleword Integers
<u>PMULHRSW</u>	Packed Multiply High with Round and Scale
<u>PMULHUW</u>	Multiply Packed Unsigned Integers and Store High Result
<u>PMULHW</u>	Multiply Packed Signed Integers and Store High Result
<u>PMULLD</u>	Multiply Packed Integers and Store Low Result
PMULLQ	Multiply Packed Integers and Store Low Result
<u>PMULLW</u>	Multiply Packed Signed Integers and Store Low Result
<u>PMULUDQ</u>	Multiply Packed Unsigned Doubleword Integers
POP	Pop a Value from the Stack
<u>POPA</u>	Pop All General-Purpose Registers

<u>POPAD</u>	Pop All General-Purpose Registers
<u>POPCNT</u>	Return the Count of Number of Bits Set to 1
POPF	Pop Stack into EFLAGS Register
POPFD	Pop Stack into EFLAGS Register
POPFQ	Pop Stack into EFLAGS Register
POR	Bitwise Logical OR
PREFETCHW	Prefetch Data into Caches in Anticipation of a Write
PREFETCHh	Prefetch Data Into Caches
PSADBW	Compute Sum of Absolute Differences
<u>PSHUFB</u>	Packed Shuffle Bytes
PSHUFD	Shuffle Packed Doublewords
PSHUFHW	Shuffle Packed High Words
PSHUFLW	Shuffle Packed Low Words
PSHUFW	Shuffle Packed Words
PSIGNB	Packed SIGN
PSIGND	Packed SIGN
PSIGNW	Packed SIGN
PSLLD	Shift Packed Data Left Logical
PSLLDQ	Shift Double Quadword Left Logical
PSLLQ	Shift Packed Data Left Logical
PSLLW	Shift Packed Data Left Logical
PSRAD	Shift Packed Data Right Arithmetic
PSRAQ	Shift Packed Data Right Arithmetic
PSRAW	Shift Packed Data Right Arithmetic
PSRLD	Shift Packed Data Right Logical
PSRLDQ	Shift Double Quadword Right Logical
PSRLQ	Shift Packed Data Right Logical
PSRLW	Shift Packed Data Right Logical
PSUBB	Subtract Packed Integers
PSUBD	Subtract Packed Integers
PSUBQ	Subtract Packed Quadword Integers
<u>PSUBSB</u>	Subtract Packed Signed Integers with Signed Saturation
PSUBSW	Subtract Packed Signed Integers with Signed Saturation
<u>PSUBUSB</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBUSW</u>	Subtract Packed Unsigned Integers with Unsigned Saturation
<u>PSUBW</u>	Subtract Packed Integers
PTEST	Logical Compare
PTWRITE	Write Data to a Processor Trace Packet
<u>PUNPCKHBW</u>	Unpack High Data
<u>PUNPCKHDQ</u>	Unpack High Data
<u>PUNPCKHQDQ</u>	Unpack High Data
PUNPCKHWD	Unpack High Data
<u>PUNPCKLBW</u>	Unpack Low Data
<u>PUNPCKLDQ</u>	Unpack Low Data
<u>PUNPCKLQDQ</u>	Unpack Low Data
PUNPCKLWD	Unpack Low Data
<u>PUSH</u>	Push Word, Doubleword or Quadword Onto the Stack
<u>PUSHA</u>	Push All General-Purpose Registers

<u>PUSHAD</u>	Push All General-Purpose Registers
<u>PUSHF</u>	Push EFLAGS Register onto the Stack
<u>PUSHFD</u>	Push EFLAGS Register onto the Stack
<u>PUSHFQ</u>	Push EFLAGS Register onto the Stack
<u>PXOR</u>	Logical Exclusive OR
RCL	Rotate
<u>RCPPS</u>	Compute Reciprocals of Packed Single-Precision Floating-Point Values
RCPSS	Compute Reciprocal of Scalar Single-Precision Floating-Point Values
RCR	Rotate
RDFSBASE	Read FS/GS Segment Base
RDGSBASE	Read FS/GS Segment Base
RDMSR	Read from Model Specific Register
<u>RDPID</u>	Read Processor ID
<u>RDPKRU</u>	Read Protection Key Rights for User Pages
RDPMC	Read Performance-Monitoring Counters
RDRAND	Read Random Number
RDSEED	Read Random SEED
RDTSC	Read Time-Stamp Counter
RDTSCP	Read Time-Stamp Counter and Processor ID
REP	Repeat String Operation Prefix
REPE	Repeat String Operation Prefix
REPNE	Repeat String Operation Prefix
<u>REPNZ</u>	Repeat String Operation Prefix
<u>REPZ</u>	Repeat String Operation Prefix
<u>RET</u>	Return from Procedure
ROL	Rotate
ROR	Rotate
<u>RORX</u>	Rotate Right Logical Without Affecting Flags
<u>ROUNDPD</u>	Round Packed Double Precision Floating-Point Values
<u>ROUNDPS</u>	Round Packed Single Precision Floating-Point Values
ROUNDSD	Round Scalar Double Precision Floating-Point Values
<u>ROUNDSS</u>	Round Scalar Single Precision Floating-Point Values
<u>RSM</u>	Resume from System Management Mode
<u>RSQRTPS</u>	Compute Reciprocals of Square Roots of Packed Single-Precision Floating-Point Values
<u>RSQRTSS</u>	Compute Reciprocal of Square Root of Scalar Single-Precision Floating-Point Value
SAHF	Store AH into Flags
SAL	Shift
SAR	Shift
SARX	Shift Without Affecting Flags
SBB	Integer Subtraction with Borrow
<u>SCAS</u>	Scan String
SCASB	Scan String
SCASD	Scan String
<u>SCASW</u>	Scan String
<u>SETcc</u>	Set Byte on Condition
<u>SFENCE</u>	Store Fence
<u>SGDT</u>	Store Global Descriptor Table Register
SHA1MSG1	Perform an Intermediate Calculation for the Next Four SHA1 Message Dwords
SHA1MSG2	Perform a Final Calculation for the Next Four SHA1 Message Dwords

SHA1NEXTE	Calculate SHA1 State Variable E after Four Rounds
SHA1RNDS4	Perform Four Rounds of SHA1 Operation
SHA256MSG1	Perform an Intermediate Calculation for the Next Four SHA256 Message Dwords
SHA256MSG2	Perform a Final Calculation for the Next Four SHA256 Message Dwords
SHA256RNDS2	Perform Two Rounds of SHA256 Operation
SHL	Shift
SHLD	Double Precision Shift Left
SHLX	Shift Without Affecting Flags
SHR	Shift
SHRD	Double Precision Shift Right
SHRX	Shift Without Affecting Flags
SHUFPD	Packed Interleave Shuffle of Pairs of Double-Precision Floating-Point Values
<u>SHUFPS</u>	Packed Interleave Shuffle of Quadruplets of Single-Precision Floating-Point Values
SIDT	Store Interrupt Descriptor Table Register
SLDT	Store Local Descriptor Table Register
SMSW	Store Machine Status Word
SQRTPD	Square Root of Double-Precision Floating-Point Values
<u>SQRTPS</u>	Square Root of Single-Precision Floating-Point Values
SQRTSD	Compute Square Root of Scalar Double-Precision Floating-Point Value
<u>SQRTSS</u>	Compute Square Root of Scalar Single-Precision Value
STAC	Set AC Flag in EFLAGS Register
STC	Set Carry Flag
STD	Set Direction Flag
<u>STI</u>	Set Interrupt Flag
STMXCSR	Store MXCSR Register State
<u>STOS</u>	Store String
<u>STOSB</u>	Store String
STOSD	Store String
STOSQ	Store String
<u>STOSW</u>	Store String
<u>STR</u>	Store Task Register
<u>SUB</u>	Subtract
<u>SUBPD</u>	Subtract Packed Double-Precision Floating-Point Values
<u>SUBPS</u>	Subtract Packed Single-Precision Floating-Point Values
SUBSD	Subtract Scalar Double-Precision Floating-Point Value
SUBSS	Subtract Scalar Single-Precision Floating-Point Value
<u>SWAPGS</u>	Swap GS Base Register
SYSCALL	Fast System Call
SYSENTER	Fast System Call
SYSEXIT	Fast Return from Fast System Call
<u>SYSRET</u>	Return From Fast System Call
TEST	Logical Compare
TPAUSE	Timed PAUSE
TZCNT	Count the Number of Trailing Zero Bits
<u>UCOMISD</u>	Unordered Compare Scalar Double-Precision Floating-Point Values and Set EFLAGS
<u>UCOMISS</u>	Unordered Compare Scalar Single-Precision Floating-Point Values and Set EFLAGS
<u>UD</u>	Undefined Instruction
<u>UMONITOR</u>	User Level Set Up Monitor Address

<u>UMWAIT</u>	User Level Monitor Wait
<u>UNPCKHPD</u>	Unpack and Interleave High Packed Double-Precision Floating-Point Values
<u>UNPCKHPS</u>	Unpack and Interleave High Packed Single-Precision Floating-Point Values
UNPCKLPD	Unpack and Interleave Low Packed Double-Precision Floating-Point Values
UNPCKLPS	Unpack and Interleave Low Packed Single-Precision Floating-Point Values
VALIGND	Align Doubleword/Quadword Vectors
VALIGNQ	Align Doubleword/Quadword Vectors
<u>VBLENDMPD</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBLENDMPS</u>	Blend Float64/Float32 Vectors Using an OpMask Control
<u>VBROADCAST</u>	Load with Broadcast Floating-Point Data
VCOMPRESSPD	Store Sparse Packed Double-Precision Floating-Point Values into Dense Memory
VCOMPRESSPS	Store Sparse Packed Single-Precision Floating-Point Values into Dense Memory
VCVTPD2QQ	Convert Packed Double-Precision Floating-Point Values to Packed Quadword Integers
VCVTPD2UDQ	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
VCVTPD2UQQ	Convert Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
VCVTPH2PS	Convert 16-bit FP values to Single-Precision FP values
VCVTPS2PH	Convert Single-Precision FP value to 16-bit FP value
VCVTPS2QQ	Convert Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values
VCVTPS2UDQ	Convert Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values
VCVTPS2UQQ	Convert Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
VCVTQQ2PD	Convert Packed Quadword Integers to Packed Double-Precision Floating-Point Values
VCVTQQ2PS	Convert Packed Quadword Integers to Packed Single-Precision Floating-Point Values
VCVTSD2USI	Convert Scalar Double-Precision Floating-Point Value to Unsigned Doubleword Integer
VCVTSS2USI	Convert Scalar Single-Precision Floating-Point Value to Unsigned Doubleword Integer
VCVTTPD2QQ	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Quadword Integers
VCVTTPD2UDQ	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Doubleword Integers
VCVTTPD2UQQ	Convert with Truncation Packed Double-Precision Floating-Point Values to Packed Unsigned Quadword Integers
VCVTTPS2QQ	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Singed Quadword Integer Values
VCVTTPS2UDQ	Convert with Truncation Packed Single-Precision Floating-Point Values to Packed Unsigned Doubleword Integer Values
VCVTTPS2UQQ	Convert with Truncation Packed Single Precision Floating-Point Values to Packed Unsigned Quadword Integer Values
VCVTTSD2USI	Convert with Truncation Scalar Double-Precision Floating-Point Value to Unsigned Integer
VCVTTSS2USI	Convert with Truncation Scalar Single-Precision Floating-Point Value to Unsigned Integer
VCVTUDQ2PD	Convert Packed Unsigned Doubleword Integers to Packed Double-Precision Floating-Point Values
VCVTUDQ2PS	Convert Packed Unsigned Doubleword Integers to Packed Single-Precision Floating-Point Values
VCVTUQQ2PD	Convert Packed Unsigned Quadword Integers to Packed Double-Precision Floating-Point Values
VCVTUQQ2PS	Convert Packed Unsigned Quadword Integers to Packed Single-Precision Floating-Point Values
<u>VCVTUSI2SD</u>	Convert Unsigned Integer to Scalar Double-Precision Floating-Point Value
<u>VCVTUSI2SS</u>	Convert Unsigned Integer to Scalar Single-Precision Floating-Point Value
<u>VDBPSADBW</u>	Double Block Packed Sum-Absolute-Differences (SAD) on Unsigned Bytes
<u>VERR</u>	Verify a Segment for Reading or Writing
<u>VERW</u>	Verify a Segment for Reading or Writing
<u>VEXPANDPD</u>	Load Sparse Packed Double-Precision Floating-Point Values from Dense Memory
<u>VEXPANDPS</u>	Load Sparse Packed Single-Precision Floating-Point Values from Dense Memory
VEXTRACTF128	Extra ct Packed Floating-Point Values
VEXTRACTF32x4	Extra ct Packed Floating-Point Values
VEXTRACTF32x8	Extra ct Packed Floating-Point Values
VEXTRACTF64x2	Extra ct Packed Floating-Point Values
VEXTRACTF64x4	Extra ct Packed Floating-Point Values
VEXTRACTI128	Extract packed Integer Values

VEXTRACTI32x4	Extract packed Integer Values
VEXTRACTI32x8	Extract packed Integer Values
VEXTRACTI64x2	Extract packed Integer Values
VEXTRACTI64x4	Extract packed Integer Values
VFIXUPIMMPD	Fix Up Special Packed Float64 Values
<u>VFIXUPIMMPS</u>	Fix Up Special Packed Float32 Values
VFIXUPIMMSD	Fix Up Special Scalar Float64 Value
VFIXUPIMMSS	Fix Up Special Scalar Float32 Value
VFMADD132PD	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
VFMADD132PS	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
VFMADD132SD	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
VFMADD132SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADD213PD	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
VFMADD213PS	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
VFMADD213SD	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
VFMADD213SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADD231PD	Fused Multiply-Add of Packed Double- Precision Floating-Point Values
VFMADD231PS	Fused Multiply-Add of Packed Single- Precision Floating-Point Values
VFMADD231SD	Fused Multiply-Add of Scalar Double- Precision Floating-Point Values
VFMADD231SS	Fused Multiply-Add of Scalar Single-Precision Floating-Point Values
VFMADDSUB132PD	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
VFMADDSUB132PS	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values
VFMADDSUB213PD	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
VFMADDSUB213PS	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values
VFMADDSUB231PD	Fused Multiply-Alternating Add/Subtract of Packed Double-Precision Floating-Point Values
VFMADDSUB231PS	Fused Multiply-Alternating Add/Subtract of Packed Single-Precision Floating-Point Values
VFMSUB132PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB132PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB132SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB132SS	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values
VFMSUB213PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB213PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB213SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB213SS	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values
VFMSUB231PD	Fused Multiply-Subtract of Packed Double- Precision Floating-Point Values
VFMSUB231PS	Fused Multiply-Subtract of Packed Single- Precision Floating-Point Values
VFMSUB231SD	Fused Multiply-Subtract of Scalar Double- Precision Floating-Point Values
VFMSUB231SS	Fused Multiply-Subtract of Scalar Single- Precision Floating-Point Values
VFMSUBADD132PD	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
VFMSUBADD132PS	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
VFMSUBADD213PD	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
VFMSUBADD213PS	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
VFMSUBADD231PD	Fused Multiply-Alternating Subtract/Add of Packed Double-Precision Floating-Point Values
VFMSUBADD231PS	Fused Multiply-Alternating Subtract/Add of Packed Single-Precision Floating-Point Values
VFNMADD132PD	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
VFNMADD132PS	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
VFNMADD132SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD132SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values

VFNMADD213PD	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
VFNMADD213PS	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
VFNMADD213SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD213SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
VFNMADD231PD	Fused Negative Multiply-Add of Packed Double-Precision Floating-Point Values
VFNMADD231PS	Fused Negative Multiply-Add of Packed Single-Precision Floating-Point Values
VFNMADD231SD	Fused Negative Multiply-Add of Scalar Double-Precision Floating-Point Values
VFNMADD231SS	Fused Negative Multiply-Add of Scalar Single-Precision Floating-Point Values
VFNMSUB132PD	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
VFNMSUB132PS	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
VFNMSUB132SD	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
VFNMSUB132SS	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
VFNMSUB213PD	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
<u>VFNMSUB213PS</u>	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
VFNMSUB213SD	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
VFNMSUB213SS	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
<u>VFNMSUB231PD</u>	Fused Negative Multiply-Subtract of Packed Double-Precision Floating-Point Values
VFNMSUB231PS	Fused Negative Multiply-Subtract of Packed Single-Precision Floating-Point Values
<u>VFNMSUB231SD</u>	Fused Negative Multiply-Subtract of Scalar Double-Precision Floating-Point Values
<u>VFNMSUB231SS</u>	Fused Negative Multiply-Subtract of Scalar Single-Precision Floating-Point Values
<u>VFPCLASSPD</u>	Tests Types Of a Packed Float64 Values
<u>VFPCLASSPS</u>	Tests Types Of a Packed Float32 Values
<u>VFPCLASSSD</u>	Tests Types Of a Scalar Float64 Values
<u>VFPCLASSSS</u>	Tests Types Of a Scalar Float32 Values
<u>VGATHERDPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
VGATHERDPD (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERDPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
VGATHERDPS (1)	Gather Packed Single, Packed Double with Signed Dword
<u>VGATHERQPD</u>	Gather Packed DP FP Values Using Signed Dword/Qword Indices
VGATHERQPD (1)	Gather Packed Single, Packed Double with Signed Qword Indices
<u>VGATHERQPS</u>	Gather Packed SP FP values Using Signed Dword/Qword Indices
VGATHERQPS (1)	Gather Packed Single, Packed Double with Signed Qword Indices
VGETEXPPD	Convert Exponents of Packed DP FP Values to DP FP Values
VGETEXPPS	Convert Exponents of Packed SP FP Values to SP FP Values
VGETEXPSD	Convert Exponents of Scalar DP FP Values to DP FP Value
VGETEXPSS	Convert Exponents of Scalar SP FP Values to SP FP Value
VGETMANTPD	Extract Float64 Vector of Normalized Mantissas from Float64 Vector
VGETMANTES D	Extract Float32 Vector of Normalized Mantissas from Float32 Vector
VGETMANTSD VGETMANTSS	Extract Float64 of Normalized Mantissas from Float64 Scalar
VGETMANTSS VINCEPTE120	Extract Float32 Vector of Normalized Mantissa from Float32 Vector
VINSERTF128	Insert Packed Floating Point Values
VINSERTF32x4	Insert Packed Floating Point Values
VINSERTF32x8	Insert Packed Floating Point Values
VINSERTF64x2	Insert Packed Floating Point Values
VINSERTF64x4	Insert Packed Floating-Point Values
VINSERTI128	Insert Packed Integer Values
VINSERTI32x4	Insert Packed Integer Values
VINSERTI32x8	Insert Packed Integer Values
VINSERTI64x2	Insert Packed Integer Values

VINSERTI64x4	Insert Packed Integer Values
VMASKMOV	Conditional SIMD Packed Loads and Stores
VMOVDQA32	Move Aligned Packed Integer Values
VMOVDQA64	Move Aligned Packed Integer Values
VMOVDQU16	Move Unaligned Packed Integer Values
VMOVDQU32	Move Unaligned Packed Integer Values
VMOVDQU64	Move Unaligned Packed Integer Values
VMOVDQU8	Move Unaligned Packed Integer Values
VPBLENDD	Blend Packed Dwords
<u>VPBLENDMB</u>	Blend Byte/Word Vectors Using an Opmask Control
VPBLENDMD	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMQ	Blend Int32/Int64 Vectors Using an OpMask Control
VPBLENDMW	Blend Byte/Word Vectors Using an Opmask Control
VPBROADCAST	Load Integer and Broadcast
<u>VPBROADCASTB</u>	Load with Broadcast Integer Data from General Purpose Register
VPBROADCASTD	Load with Broadcast Integer Data from General Purpose Register
VPBROADCASTM	Broadcast Mask to Vector Register
VPBROADCASTQ	Load with Broadcast Integer Data from General Purpose Register
VPBROADCASTW	Load with Broadcast Integer Data from General Purpose Register
<u>VPCMPB</u>	Compare Packed Byte Values Into Mask
VPCMPD	Compare Packed Integer Values into Mask
VPCMPQ	Compare Packed Integer Values into Mask
VPCMPUB	Compare Packed Byte Values Into Mask
VPCMPUD	Compare Packed Integer Values into Mask
VPCMPUQ	Compare Packed Integer Values into Mask
VPCMPUW	Compare Packed Word Values Into Mask
VPCMPW	Compare Packed Word Values Into Mask
VPCOMPRESSD	Store Sparse Packed Doubleword Integer Values into Dense Memory/Register
VPCOMPRESSQ	Store Sparse Packed Quadword Integer Values into Dense Memory/Register
VPCONFLICTD	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
VPCONFLICTQ	Detect Conflicts Within a Vector of Packed Dword/Qword Values into Dense Memory/ Register
VPERM2F128	Permute Floating-Point Values
VPERM2I128	Permute Integer Values
<u>VPERMB</u>	Permute Packed Bytes Elements
VPERMD	Permute Packed Doublewords/Words Elements
VPERMI2B	Full Permute of Bytes from Two Tables Overwriting the Index
<u>VPERMI2D</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2PD</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2PS</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2Q</u>	Full Permute From Two Tables Overwriting the Index
<u>VPERMI2W</u>	Full Permute From Two Tables Overwriting the Index
VPERMILPD	Permute In-Lane of Pairs of Double-Precision Floating-Point Values
<u>VPERMILPS</u>	Permute In-Lane of Quadruples of Single-Precision Floating-Point Values
<u>VPERMPD</u>	Permute Double-Precision Floating-Point Elements
<u>VPERMPS</u>	Permute Single-Precision Floating-Point Elements
<u>VPERMQ</u>	Qwords Element Permutation
<u>VPERMT2B</u>	Full Permute of Bytes from Two Tables Overwriting a Table
<u>VPERMT2D</u>	Full Permute from Two Tables Overwriting one Table

VPERMT2PD	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2PS</u>	Full Permute from Two Tables Overwriting one Table
VPERMT2Q	Full Permute from Two Tables Overwriting one Table
<u>VPERMT2W</u>	Full Permute from Two Tables Overwriting one Table
<u>VPERMW</u>	Permute Packed Doublewords/Words Elements
<u>VPEXPANDD</u>	Load Sparse Packed Doubleword Integer Values from Dense Memory / Register
VPEXPANDQ	Load Sparse Packed Quadword Integer Values from Dense Memory / Register
VPGATHERDD	Gather Packed Dword Values Using Signed Dword/Qword Indices
<u>VPGATHERDD</u> (1)	Gather Packed Dword, Packed Qword with Signed Dword Indices
<u>VPGATHERDQ</u>	Gather Packed Dword, Packed Qword with Signed Dword Indices
<u>VPGATHERDQ</u> (1)	Gather Packed Qword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u>	Gather Packed Dword Values Using Signed Dword/Qword Indices
<u>VPGATHERQD</u> (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPGATHERQQ</u>	Gather Packed Qword Values Using Signed Dword/Qword Indices
VPGATHERQQ (1)	Gather Packed Dword, Packed Qword with Signed Qword Indices
<u>VPLZCNTD</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
<u>VPLZCNTQ</u>	Count the Number of Leading Zero Bits for Packed Dword, Packed Qword Values
VPMADD52HUQ	Packed Multiply of Unsigned 52-bit Unsigned Integers and Add High 52-bit Products to 64-bit Accumulators
<u>VPMADD52LUQ</u>	Packed Multiply of Unsigned 52-bit Integers and Add the Low 52-bit Products to Qword Accumulators
<u>VPMASKMOV</u>	Conditional SIMD Integer Packed Loads and Stores
<u>VPMOVB2M</u>	Convert a Vector Register to a Mask
<u>VPMOVD2M</u>	Convert a Vector Register to a Mask
<u>VPMOVDB</u>	Down Convert DWord to Byte
<u>VPMOVDW</u>	Down Convert DWord to Word
<u>VPMOVM2B</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2D</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2Q</u>	Convert a Mask Register to a Vector Register
<u>VPMOVM2W</u>	Convert a Mask Register to a Vector Register
<u>VPMOVQ2M</u>	Convert a Vector Register to a Mask
<u>VPMOVQB</u>	Down Convert QWord to Byte
<u>VPMOVQD</u>	Down Convert QWord to DWord
<u>VPMOVQW</u>	Down Convert QWord to Word
<u>VPMOVSDB</u>	Down Convert DWord to Byte
<u>VPMOVSDW</u>	Down Convert DWord to Word
<u>VPMOVSQB</u>	Down Convert QWord to Byte
<u>VPMOVSQD</u>	Down Convert QWord to DWord
<u>VPMOVSQW</u>	Down Convert QWord to Word
<u>VPMOVSWB</u>	Down Convert Word to Byte
<u>VPMOVUSDB</u>	Down Convert DWord to Byte
<u>VPMOVUSDW</u>	Down Convert DWord to Word
<u>VPMOVUSQB</u>	Down Convert QWord to Byte
<u>VPMOVUSQD</u>	Down Convert QWord to DWord
<u>VPMOVUSQW</u>	Down Convert QWord to Word
<u>VPMOVUSWB</u>	Down Convert Word to Byte
<u>VPMOVW2M</u>	Convert a Vector Register to a Mask
<u>VPMOVWB</u>	Down Convert Word to Byte
<u>VPMULTISHIFTQB</u>	Select Packed Unaligned Bytes from Quadword Sources
<u>VPROLD</u>	Bit Rotate Left
<u>VPROLQ</u>	Bit Rotate Left

VPROLVQ Bit Rotate Left VPRORD Bit Rotate Right VPRORVD Bit Rotate Right VPRORVD Bit Rotate Right VPRORVQ Bit Rotate Right VPRORVQ Bit Rotate Right VPSCATTERDD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTNMD Logical	
VPRORQ Bit Rotate Right VPRORVD Bit Rotate Right VPRORVQ Bit Rotate Right VPSCATTERDD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERDQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTESTIMB Logical AND and Set Mask VPTESTIMD Logical AND and Set Mask VPTESTIMD Logical AND and Set Mask VPTESTIMW Log	
VPRORVD Bit Rotate Right VPRORVQ Bit Rotate Right VPRORVQ Bit Rotate Right VPSCATTERDD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVQ Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMB Logical AND and Set Mask VPTESTMW Logical AND and Set Mask <	
VPRORVQ Bit Rotate Right VPSCATTERDD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERDQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMMW Logical NAND and Set VPTESTNMD Logical NAND and Set VPTESTNMW <t< td=""><td></td></t<>	
VPSCATTERDD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERDQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVQ Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Logical VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESIMB Logical AND and Set Mask VPTESIMD Logical AND and Set Mask VPTESIMQ Logical AND and Set Mask VPTESINMD Logical NAND and Set VPTESINMD Logical NAND and Set VPTESINMV <td></td>	
VPSCATTERDQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMW Logical NAND and Set Mask VPTESTNMD Logical NAND and Set VPTESTNMD Logical NAND and Set VPTESTNMD Logical NAND and Set	
VPSCATTERQD Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMQ Logical AND and Set Mask VPTESTNMB Logical NAND and Set Mask VPTESTNMB Logical NAND and Set VPTESTNMW Logical N	
VPSCATTERQQ Scatter Packed Dword, Packed Qword with Signed Dword, Signed Qword Indices VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSRAVD Variable Bit Shift Left Logical VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMQ Logical AND and Set Mask VPTESTNME Logical AND and Set Mask VPTESTNMB Logical NAND and Set VPTESTNMW	
VPSLLVD Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Right Arithmetic VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Arithmetic VPSRLVD Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMQ Logical AND and Set Mask VPTESTMW Logical NAD and Set Mask VPTESTNMB Logical NAD and Set VPTESTNMD Logical NAND and Set VPTESTNMQ Logical NAND and Set VPTESTNMQ Logical NAND and Set VPTESTNMW Logical NAND and Set VPTESTNMS Logical NAND and Set	
VPSLLVQ Variable Bit Shift Left Logical VPSLLVW Variable Bit Shift Left Logical VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRLVD Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMQ Logical AND and Set Mask VPTESTMW Logical AND and Set VPTESTNMB Logical NAND and Set VPTESTNMD Logical NAND and Set VPTESTNMW Logical NAND and Set VPTESTNMW<	
VPSLLVW Variable Bit Shift Left Logical VPSRAVD Variable Bit Shift Right Arithmetic VPSRAVQ Variable Bit Shift Right Arithmetic VPSRAVW Variable Bit Shift Right Logical VPSRLVD Variable Bit Shift Right Logical VPSRLVQ Variable Bit Shift Right Logical VPSRLVW Variable Bit Shift Right Logical VPTERNLOGD Bitwise Ternary Logic VPTERNLOGQ Bitwise Ternary Logic VPTESTMB Logical AND and Set Mask VPTESTMD Logical AND and Set Mask VPTESTMQ Logical AND and Set Mask VPTESTMW Logical AND and Set Mask VPTESTNMB Logical NAND and Set VPTESTNMD Logical NAND and Set VPTESTNMQ Logical NAND and Set VPTESTNMQ Logical NAND and Set VPTESTNMW Logical NAND and Set VPTESTNMS Logical NAND and Set VPTE	
VPSRAVDVariable Bit Shift Right ArithmeticVPSRAVQVariable Bit Shift Right ArithmeticVPSRAVWVariable Bit Shift Right ArithmeticVPSRLVDVariable Bit Shift Right LogicalVPSRLVQVariable Bit Shift Right LogicalVPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float64 Values	
VPSRAVQVariable Bit Shift Right ArithmeticVPSRAVWVariable Bit Shift Right ArithmeticVPSRLVDVariable Bit Shift Right LogicalVPSRLVQVariable Bit Shift Right LogicalVPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTMBLogical NAND and SetVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float64 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPSRAVWVariable Bit Shift Right ArithmeticVPSRLVDVariable Bit Shift Right LogicalVPSRLVQVariable Bit Shift Right LogicalVPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGESSRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPSRLVDVariable Bit Shift Right LogicalVPSRLVQVariable Bit Shift Right LogicalVPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTMBLogical NAND and SetVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPSRLVQVariable Bit Shift Right LogicalVPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTMBLogical NAND and SetVPTESTNMBLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPSRLVWVariable Bit Shift Right LogicalVPTERNLOGDBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTERNLOGDBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTMBLogical NAND and SetVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTERNLOGQBitwise Ternary LogicVPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTMBLogical AND and Set MaskVPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESDRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTMDLogical AND and Set MaskVPTESTMQLogical AND and Set MaskVPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTMW Logical AND and Set Mask VPTESTNMB Logical NAND and Set VPTESTNMB Logical NAND and Set VPTESTNMD Logical NAND and Set VPTESTNMQ Logical NAND and Set VPTESTNMW Logical NAND and Set VPTESTNMW Logical NAND and Set VRANGEPD Range Restriction Calculation For Packed Pairs of Float64 Values VRANGEPS Range Restriction Calculation For Packed Pairs of Float32 Values VRANGESD Range Restriction Calculation From a pair of Scalar Float64 Values VRANGESS Range Restriction Calculation From a Pair of Scalar Float32 Values VRANGESS Compute Approximate Reciprocals of Packed Float64 Values	
VPTESTMWLogical AND and Set MaskVPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTNMBLogical NAND and SetVPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTNMDLogical NAND and SetVPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRANGESSCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTNMQLogical NAND and SetVPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VPTESTNMWLogical NAND and SetVRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VRANGEPDRange Restriction Calculation For Packed Pairs of Float64 ValuesVRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VRANGEPSRange Restriction Calculation For Packed Pairs of Float32 ValuesVRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VRANGESDRange Restriction Calculation From a pair of Scalar Float64 ValuesVRANGESSRange Restriction Calculation From a Pair of Scalar Float32 ValuesVRCP14PDCompute Approximate Reciprocals of Packed Float64 Values	
VRANGESS Range Restriction Calculation From a Pair of Scalar Float32 Values VRCP14PD Compute Approximate Reciprocals of Packed Float64 Values	
VRCP14PD Compute Approximate Reciprocals of Packed Float64 Values	
<u>VRCP14PS</u> Compute Approximate Reciprocals of Packed Float32 Values	
VRCP14SD Compute Approximate Reciprocal of Scalar Float64 Value	
VRCP14SS Compute Approximate Reciprocal of Scalar Float32 Value	
VREDUCEPD Perform Reduction Transformation on Packed Float64 Values	
VREDUCEPS Perform Reduction Transformation on Packed Float32 Values	
VREDUCESD Perform a Reduction Transformation on a Scalar Float64 Value	
VREDUCESS Perform a Reduction Transformation on a Scalar Float32 Value	
VRNDSCALEPD Round Packed Float64 Values To Include A Given Number Of Fraction Bits	
VRNDSCALEPS Round Packed Float32 Values To Include A Given Number Of Fraction Bits	
VRNDSCALESD Round Scalar Float64 Value To Include A Given Number Of Fraction Bits	
VRNDSCALESS Round Scalar Float32 Value To Include A Given Number Of Fraction Bits	
<u>VRSQRT14PD</u> Compute Approximate Reciprocals of Square Roots of Packed Float64 Values	
VRSQRT14PS Compute Approximate Reciprocals of Square Roots of Packed Float32 Values	
<u>VRSQRT14SD</u> Compute Approximate Reciprocal of Square Root of Scalar Float64 Value	

<u>VRSQRT14SS</u>	Compute Approximate Reciprocal of Square Root of Scalar Float32 Value
<u>VSCALEFPD</u>	Scale Packed Float64 Values With Float64 Values
<u>VSCALEFPS</u>	Scale Packed Float32 Values With Float32 Values
VSCALEFSD	Scale Scalar Float64 Values With Float64 Values
<u>VSCALEFSS</u>	Scale Scalar Float32 Value With Float32 Value
VSCATTERDPD	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERDPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPD</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
<u>VSCATTERQPS</u>	Scatter Packed Single, Packed Double with Signed Dword and Qword Indices
VSHUFF32x4	Shuffle Packed Values at 128-bit Granularity
VSHUFF64x2	Shuffle Packed Values at 128-bit Granularity
VSHUFI32x4	Shuffle Packed Values at 128-bit Granularity
VSHUFI64x2	Shuffle Packed Values at 128-bit Granularity
<u>VTESTPD</u>	Packed Bit Test
<u>VTESTPS</u>	Packed Bit Test
VZEROALL	Zero All YMM Registers
<u>VZEROUPPER</u>	Zero Upper Bits of YMM Registers
WAIT	Wait
<u>WBINVD</u>	Write Back and Invalidate Cache
<u>WRFSBASE</u>	Write FS/GS Segment Base
WRGSBASE	Write FS/GS Segment Base
<u>WRMSR</u>	Write to Model Specific Register
<u>WRPKRU</u>	Write Data to User Page Key Register
<u>XABORT</u>	Transactional Abort
<u>XACQUIRE</u>	Hardware Lock Elision Prefix Hints
XADD	Exchange and Add
<u>XBEGIN</u>	Transactional Begin
<u>XCHG</u>	Exchange Register/Memory with Register
<u>XEND</u>	Transactional End
<u>XGETBV</u>	Get Value of Extended Control Register
<u>XLAT</u>	Table Look-up Translation
<u>XLATB</u>	Table Look-up Translation
XOR	Logical Exclusive OR
<u>XORPD</u>	Bitwise Logical XOR of Packed Double Precision Floating-Point Values
<u>XORPS</u>	Bitwise Logical XOR of Packed Single Precision Floating-Point Values
XRELEASE	Hardware Lock Elision Prefix Hints
XRSTOR	Restore Processor Extended States
<u>XRSTORS</u>	Restore Processor Extended States Supervisor
XSAVE	Save Processor Extended States
XSAVEC	Save Processor Extended States with Compaction
<u>XSAVEOPT</u>	Save Processor Extended States Optimized
<u>XSAVES</u>	Save Processor Extended States Supervisor
<u>XSETBV</u>	Set Extended Control Register
<u>XTEST</u>	Test If In Transactional Execution

SGX Instructions

Mnemonic	Summary
<u>ENCLS</u>	Execute an Enclave System Function of Specified Leaf Number

ENCLS[EADD]	Add a Page to an Uninitialized Enclave
ENCLS[EAUG]	Add a Page to an Initialized Enclave
ENCLS[EBLOCK]	Mark a page in EPC as Blocked
ENCLS[ECREATE]	Create an SECS page in the Enclave Page Cache
ENCLS[EDBGRD]	Read From a Debug Enclave
ENCLS[EDBGWR]	Write to a Debug Enclave
ENCLS[EEXTEND]	Extend Uninitialized Enclave Measurement by 256 Bytes
ENCLS[EINIT]	Initialize an Enclave for Execution
ENCLS[ELBUC]	Load an EPC Page and Mark its State
ENCLS[ELDBC]	Load an EPC Page and Mark its State
ENCLS[ELDB]	Load an EPC Page and Mark its State
ENCLS[ELDU]	Load an EPC Page and Mark its State
ENCLS[EMODPR]	Restrict the Permissions of an EPC Page
ENCLS[EMODT]	Change the Type of an EPC Page
ENCLS[EPA]	Add Version Array
ENCLS[ERDINFO]	Read Type and Status Information About an EPC Page
ENCLS[EREMOVE]	Remove a page from the EPC
ENCLS[ETRACKC]	Activates EBLOCK Checks
ENCLS[ETRACK]	Activates EBLOCK Checks
ENCLS[EWB]	Invalidate an EPC Page and Write out to Main Memory
<u>ENCLU</u>	Execute an Enclave User Function of Specified Leaf Number
ENCLU[EACCEPTCOPY]	Initialize a Pending Page
ENCLU[EACCEPT]	Accept Changes to an EPC Page
ENCLU[EENTER]	Enters an Enclave
ENCLU[EEXIT]	Exits an Enclave
ENCLU[EGETKEY]	Retrieves a Cryptographic Key
ENCLU[EMODPE]	Extend an EPC Page Permissions
ENCLU[EREPORT]	Create a Cryptographic Report of the Enclave
ENCLU[ERESUME]	Re-Enters an Enclave
ENCLV	Execute an Enclave VMM Function of Specified Leaf Number
ENCLV[EDECVIRTCHILD]	Decrement VIRTCHILDCNT in SECS
ENCLV[EINCVIRTCHILD]	Increment VIRTCHILDCNT in SECS
ENCLV[ESETCONTEXT]	Set the ENCLAVECONTEXT Field in SECS

SMX Instructions

Mnemonic	Summary
<u>GETSEC[CAPABILITIES]</u>	Report the SMX Capabilities
<u>GETSEC[ENTERACCS]</u>	Execute Authenticated Chipset Code
<u>GETSEC[EXITAC]</u>	Exit Authenticated Code Execution Mode
<u>GETSEC[PARAMETERS]</u>	Report the SMX Parameters
<u>GETSEC[SENTER]</u>	Enter a Measured Environment
<u>GETSEC[SEXIT]</u>	Exit Measured Environment
GETSEC[SMCTRL]	SMX Mode Control
GETSEC[WAKEUP]	Wake up sleeping processors in measured environment

VMX Instructions

Mnemonic	Summary
<u>INVEPT</u>	Invalidate Translations Derived from EPT
<u>INVVPID</u>	Invalidate Translations Based on VPID
<u>VMCALL</u>	Call to VM Monitor
<u>VMCLEAR</u>	Clear Virtual-Machine Control Structure
<u>VMFUNC</u>	Invoke VM function
<u>VMLAUNCH</u>	Launch/Resume Virtual Machine
<u>VMPTRLD</u>	Load Pointer to Virtual-Machine Control Structure
<u>VMPTRST</u>	Store Pointer to Virtual-Machine Control Structure
<u>VMREAD</u>	Read Field from Virtual-Machine Control Structure
<u>VMRESUME</u>	Launch/Resume Virtual Machine
<u>VMRESUME</u> (1)	Resume Virtual Machine
<u>VMWRITE</u>	Write Field to Virtual-Machine Control Structure
<u>VMXOFF</u>	Leave VMX Operation
<u>VMXON</u>	Enter VMX Operation

Xeon Phi[™] **Instructions**

Mnemonic	Summary
PREFETCHWT1	Prefetch Vector Data Into Caches with Intent to Write and T1 Hint
V4FMADDPS	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
V4FMADDSS	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
V4FNMADDPS	Packed Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
V4FNMADDSS	Scalar Single-Precision Floating-Point Fused Multiply-Add (4-iterations)
<u>VEXP2PD</u>	Approximation to the Exponential 2^x of Packed Double-Precision Floating-Point Values with Less Than 2^-23 Relative Error
<u>VEXP2PS</u>	Approximation to the Exponential 2^x of Packed Single-Precision Floating-Point Values with Less Than 2^-23 Relative Error
VGATHERPF0DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF0DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF0QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF0QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint
VGATHERPF1DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
VGATHERPF1QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint
<u>VP4DPWSSD</u>	Dot Product of Signed Words with Dword Accumulation (4-iterations)
<u>VP4DPWSSDS</u>	Dot Product of Signed Words with Dword Accumulation and Saturation (4-iterations)
VRCP28PD	Approximation to the Reciprocal of Packed Double-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRCP28PS	Approximation to the Reciprocal of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRCP28SD	Approximation to the Reciprocal of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error
VRCP28SS	Approximation to the Reciprocal of Scalar Single-Precision Floating-Point Value with Less Than 2^-28 Relative Error
VRSQRT28PD	Approximation to the Reciprocal Square Root of Packed Double-Precision Floating-Point Values with Less Than 2\-28 Relative Error
VRSQRT28PS	Approximation to the Reciprocal Square Root of Packed Single-Precision Floating-Point Values with Less Than 2^-28 Relative Error
VRSQRT28SD	Approximation to the Reciprocal Square Root of Scalar Double-Precision Floating-Point Value with Less Than 2^-28 Relative Error
VRSQRT28SS	Approximation to the Reciprocal Square Root of Scalar Single-Precision Floating- Point Value with Less Than 2\-28 Relative Error
VSCATTERPF0DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0QPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF0QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint with Intent to Write
VSCATTERPF1DPD	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write

VSCATTERPF1DPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
<u>VSCATTERPF1QPD</u>	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write
VSCATTERPF1QPS	Sparse Prefetch Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent to Write

This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be incomplete or b_roke_n in various obvious or non-obvious ways. Refer to Intel® 64 and IA-32 Architectures Software Developer's Manual for anything serious.