

McGILL UNIVERSITY

DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING

ECSE 457 - FINAL REPORT

---

**Research & Development of a Real-Time Object  
Tracking System**

---

*Authors:*

Benjamin BROWN  
*benjamin.brown2@mail.mcgill.ca*  
260450182

Taylor DOTSIKAS  
*taylor.dotsikas@mail.mcgill.ca*  
260457719

*Supervisors:*

Warren GROSS, PROF.

Arash ARDAKANI

*Sponsored By:*

ANALOG DEVICES

## **Abstract**

Hello World

## **Acknowledgments**

Hello World

## Contents

<b>1</b>	<b>Abbreviations &amp; Notation</b>	<b>3</b>
<b>2</b>	<b>Introduction</b>	<b>3</b>
<b>3</b>	<b>Background</b>	<b>3</b>
3.1	Determining Position . . . . .	3
3.2	Video Pipeline . . . . .	3
3.3	The VGA Interface . . . . .	3

## 1 Abbreviations & Notation

FPGA - Field Programmable Gate Array

VGA - Video Graphics Array

## 2 Introduction

Hello World

## 3 Background

This section contains the prerequisite information regarding video tracking needed to understand the system architecture and design. For background information regarding the basics of video processing, Kalman filtering, fixed-point representation, and optical flow, please see [15].

### 3.1 Determining Position

The algorithm implemented in software, and presented in [15], for determining the  $(x, y)$  position of an object in the delta frame used a raster scan technique to determine the leftmost, rightmost, top, and bottom pixels. By intersecting two lines formed between these points, the center of the object can be estimated. It was found that despite the success of this algorithm in software, it would not be conducive to hardware implementation.

### 3.2 Video Pipeline

Describe a video pipeline and common components.

### 3.3 The VGA Interface

Discuss the timing signals

## References

- [1] F. Roth, "Using low cost FPGAs for realtime video processing", M.S. thesis, Faculty of Informatics, Masaryk University, 2011.
- [2] A. Saeed et al., "FPGA based Real-time Target Tracking on a Mobile Platform," in 2010 International Conference on Computational Intelligence and Communication Networks, 2010, pp. 560-564.
- [3] "Video and Image Processing Design Using FPGAs." Altera. 2007. January 2014. <http://www.altera.com/literature/wp/wp-video0306.pdf>
- [4] E. Trucco and A. Verri, "Chapter 8 - Motion," in Introductory Techniques for 3D Computer, pp. 177-219.
- [5] S.A. El-Azim et al., "An Efficient Object Tracking Technique Using Block-Matching Algorithm", in Nineteenth National Radio Science Conference, Alexandria, 2002, pp. 427 - 433.
- [6] Caner et al., "An Adaptive Filtering Framework For Image Registration", IEEE Trans. Acoustics, Speech, and Signal Processing, vol. 2, no. 2, 885-888. March, 2005.
- [7] Yin et al. *Performance Evaluation of Object Tracking Algorithm* [Online]. Available: <http://dircweb.kingston.ac.uk/>
- [8] G. Shrikanth, K. Subramanian, "Implementation of FPGA-Based object tracking algorithm," Electronics and Communication Engineering Sri Venkateswara College of Engineering, 2008.
- [9] E. Pizzini, D. Thomas, "FPGA Based Kalman Filter," Worcester Polytechnic Institute, 2012.
- [10] M. Shabany. (2011, December 27). *Floating-point to Fixed-point Conversion* [Online]. Available: <http://ee.sharif.edu/digitalvlsi/Docs/Fixed-Point.pdf>
- [11] N. Devillard. (1998, July). *Fast median search: an ANSI C implementation* [Online]. Available: <http://ndevilla.free.fr/median/median.pdf>
- [12] D. Kohanbash. (2014, January 30). *Kalman Filtering - A Practical Implementation Guide (with code!)* [Online]. Available: <http://robotsforroboticists.com/kalman-filtering/>
- [13] Recommendation ITU-R BT.656-5 (12/2007). "Interface for digital component video signals in 525-line and 625-line television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601".
- [14] ISSI Datasheet: "1M x 16 High-Speed Asynchronous CMOS Static RAM with 3.3V Supply".
- [15] B. Brown & T. Dotsikas.

# Appendices