The Theory & Practice of Concurrent Programming

Lectured by Azalea Raad and Alastair Donaldson

Typed by Aris Zhu Yi Qing

November 15, 2021

1 Synchronisation Paradigms

1.1 Properties in Asynchronous computation

- 1. Safety
 - Nothing bad happens ever
 - If it is violated, it is done by a finite computation
- 2. Liveness
 - Something good happens eventually
 - Cannot be violated by a finite computation

1.2 Problems in Asynchronous computation

- 1. Mutual Exclusion (Safety)
 - \bullet ${\bf cannot}$ be solved by transient communication or interrupts
 - \bullet ${\bf can}$ be solved by shared variables that can be read or written
- 2. No Deadlock (Liveness): Some event ${\cal A}$ eventually happens.

1.3 Protocols in Asynchronous computation

- 1. Flag Protocol (from B's perspective):
 - Raise flag
 - While A's flag is up
 - Lower flag

- Wait for A's flag to go down
- Raise flag
- Do something
- Lower flag
- 2. Producer/Consumer:
 - For A(producer), while flag is up wait. So when flag becomes down, do something, then raise the flag.
 - For B(consumer), while flag is down, wait. So when flag becomes up, do something, then put down the flag.
- 3. Readers/Writers:
 - \bullet Each thread i has ${\tt size[i]}$ counter. Only it increments or decrements.
 - To get object's size, a thread reads a "snapshot" of all counters.
 - This eliminates the bottleneck of "having exclusive access to the common counter".

1.4 Performance Measurement

Amdahl's law:

Speedup =
$$\frac{1\text{-thread execution time}}{n\text{-thread execution time}} = \frac{1}{1 - p + \frac{p}{n}}$$

where p is the fraction of the algorithm having parallel execution, and n is the number of threads.

2 CONCURRENT SEMANTICS

2 Concurrent Semantics

Notation

• x, y, z, \ldots shared memory locations

• a, b, c, \ldots private registers

• E, E_1, \ldots expressions over values (integers) and registers

• a := x read from location x into register a

• x := a write contents of register a to location x

• a := E assignment: compute E and write it to a

ConWhile concurrent programming language

$$\begin{array}{lll} B \in \operatorname{Bool} & ::= & \operatorname{true} | \operatorname{false} | \dots \\ E \in \operatorname{Exp} & ::= & \dots | E + E | \dots \\ C \in \operatorname{Com} & ::= & a := E & \operatorname{assignment} \\ & | a := x & (\operatorname{memory}) \operatorname{read} \\ & | x := a & (\operatorname{memory}) \operatorname{write} \\ & | a := \operatorname{CAS}(x, E, E) | \operatorname{FAA}(x, E) & (\operatorname{memory}) \operatorname{RMWs} \\ & | \operatorname{skip} | C; \ C | \operatorname{while} B \operatorname{do} C \\ & | \operatorname{if} B \operatorname{then} C \operatorname{else} C, \\ & | \operatorname{mfence} & \operatorname{memory} \operatorname{fence} (\operatorname{TSO} \operatorname{only}) \end{array}$$

where FAA (fetchAndAdd) is considered weak RMW because it enables synchronisation between <u>two</u> threads only, whereas CAS (compareAndSet) is considered strong RMW because it enables synchronisation among an <u>arbitrary</u> number of threads.

2.1 Sequential Consistency (SC)

Also called <u>Interleaving Semantics</u>. The instructions of each thread are executed in order. <u>Instructions of different threads interleave arbitrarily.</u>

Model Definitions

• We model ConWhile concurrent program as a map from thread identifiers $(\tau \in \text{Tid})$ to sequential commands:

$$P \in \text{Prog} \triangleq \text{Tid} \to \text{Com}.$$

• We use || notation for concurrent programs and write

$$C_1 \parallel C_2 \parallel \ldots \parallel C_n$$

2

for the n-threaded program P with

$$dom(P) = \{\tau_1, \dots, \tau_n\}$$

and
$$P(\tau_i) = C_i \text{ for } i \in \{1, ..., n\}.$$

• For instance, we write $dom(P_{sb}) = \{\tau_1, \tau_2\}$, with $P_{sb}(\tau_1) = x := 1; a := y;$ and $P_{sb}(\tau_2) = y := 1; b := x;$, therefore

$$P_{\rm sb} \triangleq x := 1; a := y; \| y := 1; b := x;$$

• We model the shared memory as a map from locations to values:

$$M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val}$$
,

where Val denotes the set of all values, including integer and Boolean values.

• We define store as a map from registers to values:

$$s \in \text{Store} \triangleq \text{Reg} \rightarrow \text{Val}.$$

• We define store map associating each thread with its private store:

$$S \in \mathrm{SMap} \triangleq \mathrm{Tid} \to \mathrm{Store}.$$

- An SC configuration is a triple, (P, S, M), comprising a program P to be executed, the store map S, and the shared memory M.
- The program transitions describe the steps in program executions.
- The storage transitions describe how instructions interact with the storage (memory) system.
- An SC transition label, $l \in Lab$, may be:
 - the *empty* label ϵ to denote a silent transition
 - a read label (R, x, v) to denote reading value v from memory location x
 - a write label (W, x, v) to denote writing value v to memory location x
 - a successful RMW label (RMW, x, v_0, v_n) to denote updating the value of location x to v_n when the old value of x is v_0

2 CONCURRENT SEMANTICS

3

- a failed RMW label (RMW, x, v_0, \perp) to denote a failed CAS instruction where the old value of x does not match v_0 .
- ullet Assume that store s has the mapping for all Boolean expressions B and program expressions E.
- SC Sequential Transitions (Familiar Cases):

$$\frac{C_1, s \xrightarrow{l}_c C_1', s'}{C_1; C_2, s \xrightarrow{l}_c C_1'; C_2, s'} \qquad \overline{\mathtt{skip}; C, s \xrightarrow{\epsilon}_c C, s}$$

$$\underline{s(B) = \mathtt{true}} \qquad \underline{s(B) = \mathtt{false}}$$

$$\underline{if \, B \, \mathtt{then} \, C_1 \, \mathtt{else} \, C_2, s \xrightarrow{\epsilon}_c C_1, s} \qquad \overline{if \, B \, \mathtt{then} \, C_1 \, \mathtt{else} \, C_2, s \xrightarrow{\epsilon}_c C_2, s}$$

$$\label{eq:bounds} \begin{split} \overline{\text{while}\, B \, \text{do}\, C, s \xrightarrow{\epsilon}_c \text{if}\, B \, \text{then}\, (C; \, \text{while}\, B \, \text{do}\, C) \, \text{else skip}, s} \\ \frac{s(E) = v \qquad s' = s[a \mapsto v]}{a := E, s \xrightarrow{\epsilon}_c \, \text{skip}, s'} \end{split}$$

• SC Sequential Transitions (New Cases):

$$x := a \qquad \frac{s(a) = v}{x := a, s \xrightarrow{(\mathbf{W}, x, v)}_{c} \operatorname{skip}, s}$$

$$a := x \qquad \frac{s' = s[a \mapsto v]}{a := x, s \xrightarrow{(\mathbf{R}, x, v)}_{c} \operatorname{skip}, s'}$$

$$FAA(x, E) \qquad \frac{s(E) = v \quad v_n = v_0 + v}{FAA(x, E), s \xrightarrow{(\mathbf{RMW}, x, v_0, v_n)}_{c} \operatorname{skip}, s}$$

$$CAS(x, E_0, E_n) \text{ (success)} \qquad \frac{s(E_0) = v_0 \quad s(E_n) = v_n \quad s' = s[a \mapsto 1]}{a := \operatorname{CAS}(x, E_0, E_n), s \xrightarrow{(\mathbf{RMW}, x, v_0, v_n)}_{c} \operatorname{skip}, s'}$$

$$\frac{s(E_0) = v_0 \quad v \neq v_0 \quad s' = s[a \mapsto 0]}{a := \operatorname{CAS}(x, E_0, E_n), s \xrightarrow{(\mathbf{RMW}, x, v_1, \bot)}_{c} \operatorname{skip}, s'}$$

$$c \operatorname{Skip}, s'$$

• SC (Concurrent) Program Transitions:

$$\frac{P(\tau) = C \quad S(\tau) = s \quad C, s \xrightarrow{l}_{c} C', s' \quad P' = P[\tau \mapsto C'] \quad S' = S[\tau \mapsto s']}{P, S \xrightarrow{\tau:l}_{p} P', S'}$$

• SC Storage Transitions (of the form $M \xrightarrow{\tau:l}_m M'$):

$$\begin{array}{ll} \operatorname{Read} & \frac{M(x) = v}{M \xrightarrow{\tau:(\mathcal{R},x,v)}_m M} \\ & W \operatorname{rite} & \frac{M' = M[x \mapsto v]}{M \xrightarrow{\tau:(\mathcal{W},x,v)}_m M'} \\ \operatorname{RMW}, x, v_0, v_n & \frac{M(x) = v_0 \quad M' = M[x \mapsto v_n]}{M \xrightarrow{\tau:(\mathcal{RMW},x,v_0,v_n)}_m M'} \\ \operatorname{RMW}, x, v, \bot & \frac{M(x) = v}{M \xrightarrow{\tau:(\mathcal{RMW},x,v,\bot)}_m M'} \end{array}$$

• SC Operational Semantics:

silent transition
$$\frac{P, S \xrightarrow{\tau \cdot \epsilon}_{p} P', S'}{P, S, M \to P', S', M}$$
both program and storage systems take the same transition
$$\frac{P, S \xrightarrow{\tau \cdot \epsilon}_{p} P', S'}{P, S, M \to P', S', M'}$$

- We write \rightarrow^* for the reflexive, transitive closure of \rightarrow .
- SC Traces
 - The initial memory, $M_0 \triangleq \lambda x.0$.
 - The initial store, $s_0 \triangleq \lambda a.0$.
 - The initial store map, $S_0 \triangleq \lambda \tau . s_0$.
 - The terminated program, $P_{\text{skip}} \triangleq \lambda \tau.\text{skip}$.
 - Given a program P, an ${\bf SC\text{-}trace}$ of P is an evaluation path s.t.

$$P, S_0, M_0 \rightarrow^* P_{\mathtt{skip}}, S, M$$

where the pair (S, M) denotes an **SC-outcome**.

• SC is **neither** deterministic **nor** confluent.

2.2 Total Store Ordering (TSO)

TSO = SC + write-read reordering. This allows the weak Store Buffering (SB) behaviour. We can stop the reordering by using memory fences or RMWs, which can impede performance.

2 CONCURRENT SEMANTICS

Model Definitions

• In addition to the concurrent program, shared memory, store, and store map defined in the SC, we have an addition <u>buffer</u> associating each thread, modelled as a FIFO sequence of (delayed) write label:

$$b \in \mathrm{Buff} \triangleq \mathrm{Seq} \, \langle \mathrm{WLab} \rangle \qquad \mathrm{WLab} \triangleq \big\{ (\mathrm{W}, x, v) \, | \, x \in \mathrm{Loc} \, \land \, v \in \mathrm{Val} \big\} \, .$$

That is, a buffer entry (W, x, v) denotes a delayed write on x with value v.

• We define buffer map associating each thread with its private buffer:

$$B \in \mathrm{BMap} \triangleq \mathrm{Tid} \to \mathrm{Buff}.$$

- An TSO configuration is a quadruple, (P, S, M, B), comprising the program P to be executed, the store map S, the shared memory M and the buffer map B.
- A TSO transition label, $l \in Lab$, may be:
 - an SC label, namely ϵ , (R, x, v), (W, x, v), (RMW, x, v_0, v_n) , (RMW, x, v_0, \bot)
 - a memory fence label MF for executing an mfence.
- TSO Sequential Transition (New case):

$$\label{eq:mfence} \begin{array}{c} & & \\ & \underline{\text{mfence}, s \xrightarrow{\text{MF}}_c \text{skip}, s} \end{array}$$

- TSO Program Transitions: the same as SC Program Transition.
- TSO Storage Transitions (of the form $M, B \xrightarrow{\tau:l}_m M', B'$):

$$\frac{B(\tau) = b \quad \text{get}(\mathbf{M}, b, x) = v}{M, B \xrightarrow{\tau:(\mathbf{R}, x, v)}_{m} M, B}, \text{ where }$$

Read

$$\mathtt{get}(\mathbf{M}, b, x) \triangleq \begin{cases} v & \text{if } \exists b_1, b_2 \text{ s.t. } b = b_1.(\mathbf{W}, x, v).b_2 \\ & \land \neg \exists v' \text{ s.t. } (\mathbf{W}, x, v') \in b_2 \\ M(x) & \text{otherwise} \end{cases}$$

Write
$$\frac{B(\tau) = b \qquad b' = b.(\mathbf{W}, x, v) \qquad B' = B[\tau \mapsto b']}{M, B \xrightarrow{\tau:(\mathbf{W}, x, v)}_{m} M, B'}$$

$$\begin{array}{ll} \text{Memory Fence} & \frac{B(\tau) = \emptyset}{M, B} \xrightarrow{\tau: \text{MF}}_{c} M, B \\ \\ \text{RMW}, x, v_{0}, v_{n} & \frac{B(\tau) = \emptyset \quad M(x) = v_{0} \quad M' = M[x \mapsto v_{n}]}{M, B \xrightarrow{\tau: (\text{RMW}, x, v_{0}, v_{n})}_{m} M', B} \\ \\ \text{RMW}, x, v, \bot & \frac{B(\tau) = \emptyset \quad M(x) = v}{M, B \xrightarrow{\tau: (\text{RMW}, x, v, \bot)}_{m} M, B} \\ \\ \text{unbuffer} & \frac{B(\tau) = (\text{W}, x, v).b \quad M' = M[x \mapsto v] \quad B' = B[\tau \mapsto b]}{M, B \xrightarrow{\tau: \epsilon}_{m} M', B'} \end{array}$$

4

• TSO Operational Semantics:

silent transition in program
$$\frac{P,S \xrightarrow{\tau:\epsilon}_p P',S'}{P,S,M,B \to P',S',M,B}$$
 silent transition in storage system
$$\frac{M,B \xrightarrow{\tau:\epsilon}_m M',B'}{P,S,M,B \to P,S,M',B'}$$
 both program and storage system take the same transition
$$\frac{P,S \xrightarrow{\tau:\epsilon}_p P',S' M,B \xrightarrow{\tau:\epsilon}_m M',B'}{P,S,M,B \to P',S',M',B'}$$

- We write \rightarrow^* for the reflexive, transitive closure of \rightarrow , the same as the SC's.
- TSO Traces
 - In addition to the initial memory, initial store, initial store map, and the terminated program defined in SC, we have the initial buffer map, $B_0 \triangleq \lambda \tau.\emptyset$.
 - Given a program P, the initial TSO-configuration of P is (P, S_0, M_0, B_0) .
 - Given a program P, a ${\bf TSO\text{-}trace}$ of P is an evaluation path s.t.

$$P, S_0, M_0, B_0 \rightarrow^* P_{\mathtt{skip}}, S, M, B_0$$

where the pair (S, M) denotes a **TSO-outcome**.

• TSO is also **neither** deterministic **nor** confluent.

3 LINEARIZATION 5

3 Linearization

Notation

- A q.enq(x) Invocation: \(\lambda\) \(\lambda\) \(\lambda\) \(\lambda\) \(\lambda\) \(\lambda\)
- A q:void Response: $\langle \text{thread} \rangle \langle \text{object} \rangle : \langle \text{result} \rangle$
- \bullet H Sequence of invocations and responses, which looks like:

```
A q.enq(3)
A q:void
A q.enq(5)
H = B p.enq(4)
B p:void
B q.deq()
B q:3
```

Definitions

- Invocation and response <u>match</u> if thread and object names agree
- Object Projections:

• Thread Projections:

- An invocation is <u>pending</u> if it has no matching response. It may or may not have taken effect.
- A complete subhistory is a history where pending invocations are discarded.
- A <u>sequential history</u> is one whose invocations are always *immediately* followed by their respective responses.
- A <u>well-formed</u> history is one whose per-thread projections are sequential.
- Equivalent histories are those which have the same threads and their perthread projections are the same.
- A sequential specification is some way of telling whether a single-thread, single-object history, is legal.
- A sequential history H is <u>legal</u> if for every object x, H|x is in the sequential specification for x.
- A method call <u>precedes</u> another if its response event precedes the other's invocation event.
 - Given history H, method executions m_0, m_1 in H, we say

$$m_0 \rightarrow_H m_1$$

if m_0 precedes m_1 .

- The above relation is a partial order. It is <u>total</u> order if H is sequential.
- \bullet History H is $\underline{\bf linearizable}$ if
 - it can be extended to a *complete* history G
 - G is equivalent to a legal sequential history S, where $\rightarrow_{\mathbf{G}} \subseteq \rightarrow_{\mathbf{S}}$.
- Remarks on linearizability:
 - For pending invocations which took effect, keep them, and discard the rest.
 - \rightarrow_{H} stands for the set of all precedence relations in history H.
 - Focus on <u>total</u>(defined in every state) method.
 - Partial methods are equivalent to thread blocking, and blocking is unrelated to synchronisation.
 - We can identify "<u>linearization points</u>" to help check if executions are linearizable. The point

4 LOCKS

6

- * is between invocation and response events
- \ast correspond to the effect of the call
- * "justify" the whole execution

• Composability Theorem:

History H is linearizable $\iff \forall$ object x, H|x is linearizable.

- History H is sequentially consistent (SC) if
 - it can be extended to a *complete* history G
 - G is equivalent to a legal sequential history S, where $\rightarrow_{\mathbf{G}} \subseteq \rightarrow_{\mathbf{S}}$.
- Remarks on SC:
 - Cannot re-order operations done by the same thread
 - Can re-order non-overlapping operations done by different threads
 - SC is too strong for hardware architecture, yet too weak for software specification.
 - SC is useful for abstracting software implementation.
- (non-examinable) Progress conditions (from least ideal to most ideal):
 - Deadlock-free: some thread trying to acquire the lock eventually succeeds.
 - Starvation-free: *every* thread trying to acquire the lock eventually succeeds.
 - Lock-free: *some* thread calling a method eventually returns.
 - Wait-free: every thread calling a method eventually returns.

4 Locks

4.1 SpinLock

```
void Lock() {
    // lock_bit_ is a boolean, represents if lock is acquired
    while (lock_bit_.exchange(true)) {
        // Did not get the lock -- spin until it's free
        while (lock_bit_.load()) {
            // someone still holds the lock
        }
        // observed the lock being free -- try to grab it
    }
}
```

- \bullet lock_bit_.exchange(true): performs Test-And-Set(TAS) operation.
 - It enters the memory to set lock_bit_ to true, and return its old value
 - It also thrashes the cached values for other cores, i.e. the cached value of lock_bit_ is invalidated for other cores. This leads to memory access when other cores load the value of lock_bit_ and cache the value thereafter.
- lock_bit_.load(): loads the value of lock_bit_.
 - If cached value of lock_bit_ is valid, load the value from cache.
 - Otherwise load the value from memory.