

The Theory & Practice of Concurrent Programming

Lectured by Azalea Raad and Alastair Donaldson

Typed by Aris Zhu Yi Qing

October 19, 2021

1 Synchronisation Paradigms

1.1 Properties in Asynchronous computation

1. Safety

- Nothing bad happens ever
- If it is violated, it is done by a finite computation

2. Liveness

- Something good happens eventually
- Cannot be violated by a finite computation

1.2 Problems in Asynchronous computation

1. Mutual Exclusion (Safety)

- **cannot** be solved by transient communication or interrupts
- **can** be solved by shared variables that can be read or written

2. No Deadlock (Liveness): Some event A eventually happens.

1.3 Protocols in Asynchronous computation

1. Flag Protocol (from B's perspective):

- Raise flag
- While A's flag is up
 - Lower flag

– Wait for A's flag to go down

– Raise flag

- Do something
- Lower flag

2. Producer/Consumer:

- For A(producer), while flag is up wait. So when flag becomes down, do something, then raise the flag.
- For B(consumer), while flag is down, wait. So when flag becomes up, do something, then put down the flag.

3. Readers/Writers:

- Each thread i has `size[i]` counter. Only it increments or decrements.
- To get object's size, a thread reads a "snapshot" of all counters.
- This eliminates the bottleneck of "having exclusive access to the common counter".

1.4 Performance Measurement

Amdahl's law:

$$\text{Speedup} = \frac{\text{1-thread execution time}}{\text{\textit{n}-thread execution time}} = \frac{1}{1 - p + \frac{p}{n}},$$

where p is the fraction of the algorithm having parallel execution, and n is the number of threads.

2 Concurrent Semantics

2.1 Sequential Consistency (SC)

Also called Interleaving Semantics. The instructions of each thread are executed in order. Instructions of different threads interleave arbitrarily.

Notation

- x, y, z, \dots shared memory locations
- a, b, c, \dots private registers
- E, E_1, \dots expressions over values (integers) and registers
- $a := x$ **read** from location x into register a
- $x := a$ **write** contents of register a to location x
- $a := E$ **assignment**: compute E and write it to a

ConWhile concurrent programming language

$$\begin{aligned}
 B \in \text{Bool} &::= \text{true} \mid \text{false} \mid \dots \\
 E \in \text{Exp} &::= \dots \mid E + E \mid \dots \\
 C \in \text{Com} &::= a := E \quad \text{assignment} \\
 &\quad \mid a := x \quad \text{(memory) read} \\
 &\quad \mid x := a \quad \text{(memory) write} \\
 &\quad \mid a := \text{CAS}(x, E, E) \mid \text{FAA}(x, E) \quad \text{(memory) RMWs} \\
 &\quad \mid \text{skip} \mid C; C \mid \text{while } B \text{ do } C \\
 &\quad \mid \text{if } B \text{ then } C \text{ else } C,
 \end{aligned}$$

where **FAA** (fetchAndAdd) is considered *weak* RMW because it enables synchronisation between two threads only, whereas **CAS** (compareAndSet) is considered *strong* RMW because it enables synchronisation among an arbitrary number of threads.

Model Definitions

- We model ConWhile concurrent programs as a map from thread identifiers ($\tau \in \text{Tid}$) to sequential commands:

$$P \in \text{Prog} \triangleq \text{Tid} \rightarrow \text{Com}.$$

- We use \parallel notation for concurrent programs and write

$$C_1 \parallel C_2 \parallel \dots \parallel C_n$$

for the n -threaded program P with

$$\text{dom}(P) = \{\tau_1, \dots, \tau_n\}$$

and $P(\tau_i) = C_i$ for $i \in \{1, \dots, n\}$.

- For instance, we write $\text{dom}(P_{\text{sb}}) = \{\tau_1, \tau_2\}$, with $P_{\text{sb}}(\tau_1) = x := 1; a := y;$ and $P_{\text{sb}}(\tau_2) = y := 1; b := x;$, therefore

$$P_{\text{sb}} \triangleq x := 1; a := y; \parallel y := 1; b := x; .$$

- We model the shared memory as a map from locations to values:

$$M \in \text{Mem} \triangleq \text{Loc} \rightarrow \text{Val},$$

where Val denotes the set of all values, including integer and Boolean values.

- We define store as a map from registers to values:

$$s \in \text{Store} \triangleq \text{Reg} \rightarrow \text{Val}.$$

- We define store map associating each thread with its private store:

$$S \in \text{SMap} \triangleq \text{Tid} \rightarrow \text{Store}.$$

- An SC configuration is a triple, (P, S, M) , comprising a program P to be executed, the store map S , and the shared memory M .
- The program transitions describe the steps in program executions.
- The storage transitions describe how instructions interact with the storage (memory) system.
- An SC transition label, $l \in \text{Lab}$, may be:

- the *empty* label ϵ to denote a silent transition
- a *read* label (R, x, v) to denote reading value v from memory location x
- a *write* label (W, x, v) to denote writing value v to memory location x
- a *successful RMW* label $(\text{RMW}, x, v_0, v_n)$ to denote updating the value of location x to v_n when the old value of x is v_0

– a *failed RMW* label $(\text{RMW}, x, v_0, \perp)$ to denote a failed **CAS** instruction where the old value of x does not match v_0 .

- Assume that store s has the mapping for all Boolean expressions B and program expressions E .
- SC Sequential Transitions (Familiar Cases):

$$\begin{array}{c}
\frac{C_1, s \xrightarrow{l}_c C'_1, s'}{C_1; C_2, s \xrightarrow{l}_c C'_1; C_2, s'} \quad \frac{}{\text{skip}; C, s \xrightarrow{\epsilon}_c C, s} \\
\\
\frac{s(B) = \text{true}}{\text{if } B \text{ then } C_1 \text{ else } C_2, s \xrightarrow{\epsilon}_c C_1, s} \quad \frac{s(B) = \text{false}}{\text{if } B \text{ then } C_1 \text{ else } C_2, s \xrightarrow{\epsilon}_c C_2, s} \\
\\
\frac{}{\text{while } B \text{ do } C, s \xrightarrow{\epsilon}_c \text{if } B \text{ then } (C; \text{while } B \text{ do } C) \text{ else skip}, s} \\
\\
\frac{s(E) = v \quad s' = s[a \mapsto v]}{a := E, s \xrightarrow{\epsilon}_c \text{skip}, s'}
\end{array}$$

- SC Sequential Transitions (New Cases):

$$\begin{array}{c}
x := a \quad \frac{s(a) = v}{x := a, s \xrightarrow{(W, x, v)}_c \text{skip}, s} \\
\\
a := x \quad \frac{s' = s[a \mapsto v]}{a := x, s \xrightarrow{(R, x, v)}_c s'} \\
\\
\text{FAA}(x, E) \quad \frac{s(E) = v \quad v_n = v_0 + v}{\text{FAA}(x, E), s \xrightarrow{(\text{RMW}, x, v_0, v_n)}_c \text{skip}, s} \\
\\
\text{CAS}(x, E_0, E_n) \text{ (success)} \quad \frac{s(E_0) = v_0 \quad s(E_n) = v_n \quad s' = s[a \mapsto 1]}{a := \text{CAS}(x, E_0, E_n), s \xrightarrow{(\text{RMW}, x, v_0, v_n)}_c \text{skip}, s'} \\
\\
\text{CAS}(x, E_0, E_n) \text{ (failure)} \quad \frac{s(E_0) = v_0 \quad v \neq v_0 \quad s' = s[a \mapsto 0]}{a := \text{CAS}(x, E_0, E_n), s \xrightarrow{(\text{RMW}, x, v, \perp)}_c \text{skip}, s'}
\end{array}$$

- SC (Concurrent) Program Transitions:

$$\frac{P(\tau) = C \quad S(\tau) = s \quad C, s \xrightarrow{l}_c C', s' \quad P' = P[\tau \mapsto C'] \quad S' = S[\tau \mapsto s']}{P, S \xrightarrow{\tau: l}_p P', S'}$$

- SC Storage Transitions (of the form $M \xrightarrow{\tau: l}_m M'$):

$$\begin{array}{c}
\text{Read} \quad \frac{M(x) = v}{M \xrightarrow{\tau: (R, x, v)}_m M} \\
\\
\text{Write} \quad \frac{M' = M[x \mapsto v]}{M \xrightarrow{\tau: (W, x, v)}_m M'} \\
\\
\text{RMW}, x, v_0, v_n \quad \frac{M(x) = v_0 \quad M' = M[x \mapsto v_n]}{M \xrightarrow{\tau: (\text{RMW}, x, v_0, v_n)}_m M'} \\
\\
\text{RMW}, x, v, \perp \quad \frac{M(x) = v}{M \xrightarrow{\tau: (\text{RMW}, x, v, \perp)}_m M'}
\end{array}$$

- SC Operational Semantics:

$$\begin{array}{c}
\text{silent transition} \quad \frac{P, S \xrightarrow{\tau: \epsilon}_p P', S'}{P, S, M \rightarrow P', S', M} \\
\\
\text{both program and storage systems} \quad \frac{P, S \xrightarrow{\tau: l}_p P', S' \quad M \xrightarrow{\tau: l}_m M'}{P, S, M \rightarrow P', S', M'} \\
\text{take the same transition}
\end{array}$$

- We write \rightarrow^* for the reflexive, transitive closure of \rightarrow .

- SC Traces

- The initial memory, $M_0 \triangleq \lambda x.0$.
- The initial store, $s_0 \triangleq \lambda a.0$.
- The initial store map, $S_0 \triangleq \lambda \tau.s_0$.
- The terminated program, $P_{\text{skip}} \triangleq \lambda \tau.\text{skip}$.
- Given a program P , an **SC-trace** of P is an evaluation path s.t.

$$P, S_0, M_0 \rightarrow^* P_{\text{skip}}, S, M$$

where the pair (S, M) denotes an **SC-outcome**.

- SC is **neither** deterministic **nor** confluent.