ArmCortexA9 Main Board

Table of Content

Page 1	TITLE PAGE					
Page 2	CPU POWER					
Page 3	CPU SIGNAL					
Page 4	DDR3 MEMORY					
Page 5	eMMC, SPI NOR FLASH - SD4					
Page 6	SD CARD, SATA - SD3					
Page 7	HDMI					
Page 8	LEAVE BLANK					
Page 9	LEAVE BLANK					
Page 10	AUDIO					
Page 11	USB					
Page 12	EHTERNET					
Page 13	JTAG, DEBUG					
Page 14	LEAVE BLANK					
Page 15	AUX SDIO CONN, CAN					
Page 16	GSM,GPS MODULE - UART3,4					
Page 17	Z-WAVE MODULE - UART4					
Page 18	BATTERY CHARGER					
Page 19	PF0100 PMIC					
Page 20	BOOT SELECT					
Page 21	AUX VOLT REG					
Page 22	COMM CHANNEL STEERING					
Page 23	BUILD OPTION TABLES					
Page 24	PIN MUX TABLE					
Page 25	TEMPORARY DEVIATIONS					

GENERAL DESIGN NOTES


- Unless Otherwise Specified:
 All resistors are in ohms, 5%, 1/16 Watt
 All capacitors are in uF, 20%, 50V
 All voltages are DC
 All polarized capacitors are Tantalum
- 2. Critical compenents that require tolerances tighter than listed in Note 1are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- 5. Special signal usage:
- _B or 'n' Denotes Active-Low Signal <> or [] Denotes Vectored Signals
- 6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


AC ADAPTER SPECIFICATIONS

Revision History


evision	History	
Rev. Code	Date	Description
А	10/15/2014	Release to Prototype Phase


fre	esc	ale	Muk Wire	imedia eless & l	Application Mobile Sy	on Divisio stem Gro	n, up
This document conta engineering design, of Freescale Semico Designer: Mark Middleton	procuremen	t or manufacture ICAP Clas g Title:	in whole o	or in part wi	hout the expr	ess written per	mission X
Drawn by: Mark Middleton	Page T	MCIMX6 itle: TITLE PAG		MARI	DEVIC	JE PLA	IFOF
Approved: <approver></approver>	Size	Document No		SOURCE:S	CH-27417 PD	F:SPF-27417	1






In early designs of the Smart Device board, these bulk capacitors were used. After testing of the board, it was found that these capacitors could be removed with no effect. This reduces the capacitve loading on the internal processor LDOs. The coponents/footprints have been left in place in the event that future applications and/or software changes show that these capacitors are needed.










8GB eMMC MEMORY


4MB SPI NOR FLASH









SD CARD SOCKET



Layout: 50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal








Layout: HDMI 100 ohm differential pairs


NOTE:


When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.











USB_OTG _PWR_EN	OTG_PWR _ON	OTG_PWR _ON_B	OTG_VBUS _CHGR
LOW	HIGH	LOW	POWERED
			NOT


HIGH


LOW

HIGH


NOTE:
On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.

POWERED








DEBUG UART TO USB CONVERSION





JTAG






















Note: Populate either
Option #1 for the Smart Device Board, or
Option #2 for the Smart Device Platform





VDDHIGH_IN loads plus 125 mA for external PHY IO loads.

NOTE FOR VDDHIGH IN LOADING ON VGEN5:

250 mA or more.

The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH_IN and VDD_SNVS_IN loads to meet the additional current requirments

This allows for datasheet maximum of 125 mA for internal

VDDHIGH was placed on VGEN5 early in the design as a

cause VDDHIGH_IN to require much more current than

compromise solution for a board designed primarily for

software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may

VGEN5 can supply. It is recommended for robust designs

potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC_PLL_VOUT.

It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:

For VSNVS (3.0V):

R34 = 47K, R35 = 309K

For NVCC_PLL_OUT (1.1V):

R34 = 47K, R35 = 82.5K

5.0V@1A DC2DC

