

ArmCortexA9 Main Board


Table of Content

Page 1	TITLE PAGE
Page 2	CPU POWER
Page 3	CPU SIGNAL
Page 4	DDR3 MEMORY
Page 5	eMMC, SPI NOR FLASH - SD4
Page 6	SD CARD, SATA - SD3
Page 7	HDMI
Page 8	LEAVE BLANK
Page 9	LEAVE BLANK
Page 10	AUDIO
Page 11	USB
Page 12	ETHERNET
Page 13	JTAG, DEBUG
Page 14	LEAVE BLANK
Page 15	AUX SDIO CONN, CAN
Page 16	GSM,GPS MODULE - UART3,4
Page 17	Z-WAVE MODULE - UART4
Page 18	BATTERY CHARGER
Page 19	PF0100 PMIC
Page 20	BOOT SELECT
Page 21	AUX VOLT REG
Page 22	COMM CHANNEL STEERING
Page 23	BUILD OPTION TABLES
Page 24	PIN MUX TABLE
Page 25	TEMPORARY DEVIATIONS

GENERAL DESIGN NOTES


1. Unless Otherwise Specified:
 - All resistors are in ohms, 5%, 1/16 Watt
 - All capacitors are in μF , 20%, 50V
 - All voltages are DC
 - All polarized capacitors are Tantalum
2. Critical components that require tolerances tighter than listed in Note 1 are labeled with required tolerance on schematic. Non-critical components may be filled with tighter tolerance parts for BOM consolidation purposes, but may be changed to meet the general tolerances of Note 1 if desired.
3. Interrupted lines coded with the same letter or letter combinations are electrically connected.
4. Device type number is for reference only. The number varies with the manufacturer.
5. Special signal usage:
 - _B or 'n' Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
6. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


AC ADAPTER SPECIFICATIONS

DC Voltage Output: 5VDC
Current Output: ~ 5A (depending on application)
Polarity: 
Inner Diameter: 2.1mm
Outer Diameter: 5.5mm

Revision History

[illegible]

		Multimedia Application Division, Wireless & Mobile System Group	
<p>This document contains information proprietary to Freescale Semiconductor and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale Semiconductor.</p>			
ICAP Classification: FCP: FILE: PUB: X			
Drawn by: Mark Middleton	Drawing Title: MCIM6GDL-SMART DEVICE PLATFORM		
Drawn by: Mark Middleton	Page Title: MCIM PAGE		
Approved: [Signature]	Document Number SOURCE: SCH-27417 PDF: SWP-27417	Rev C3	
Date:	Saturday, October 18, 2014	Sheet 1	of 25




NOTE:
Diode D10 is required to correct a problem on a small number of i.MX6 DualLite parts in which VDDSNVS does not come up when VDDHIGH_IN is applied. A similar problem was corrected on i.MX6Q T01.2 processors. The diode is left populated for similarity across the Smart Device family of boards.

NOTE:
The VDDARM_CAP and VDDARM23_CAP rails have been optimized for use with the i.MX 6 Quad and i.MX 6 DualLite processors. To achieve the lowest power mode (preventing internal leakage) when using the i.MX 6 Dual and the i.MX 6 SoloLite processors, VDDARM_CAP should be split from VDDARM23_CAP and the VDDARM23_CAP pins should be connected to ground. This can be done on a single board configured for use with all four processors by placing a Zero Ohm resistor between the VDDARM_CAP and VDDARM23_CAP rails (in place of the straight net connection). To use the board with different processors, populate the resistor when using Quad and DualLite processors and depopulate resistor when using Dual and SoloLite processors. When using Dual and SoloLite processors, depopulate the capacitors attached to VDDARM23_CAP pins and replace one of the capacitors with a zero Ohm resistor to short pins to ground. The configuration in this schematic will work with all four processors, but will not result in the most power optimized configuration for the i.MX 6 Dual and Solo processors.






LAYOUT NOTE:
It is critical that the bulk and decoupling capacitors placed on the VDDARM_CAP, VDDARM23_CAP, VDDSOC_CAP and VDDPU rails be placed directly underneath the processors. Development testing has shown that proper placement of the capacitors can reduce ripple on the voltage rails by as much as 50% compared to placing capacitors outside the physical boundaries of the processor. These will result in more stable processor operations.


NOTE:
Freescale has validated two difference sets of decoupling capacitors and board layouts for use with the i.MX 6 processor. The customer is free to choose the desired decoupling scheme. This scheme uses fewer components. The alternate scheme can be found on the ARD board. Refer to SCH-27142 and LAY-27142.

Extra Bulk Capacitors





NOTE:
In early designs of the Smart Device board, these bulk capacitors were used. After testing of the board, it was found that these capacitors could be removed with no effect. This reduces the capacitive loading on the internal processor LDOs. The components/footprints have been left in place in the event that future applications and/or software changes show that these capacitors are needed.






8GB eMMC MEMORY

4MB SPI NOR FLASH




Layout:
50ohm, SD singals(SD_DATAx, SD_CMD, SD_CLK) control.

SD CARD SOCKET



Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal

HDMI




Layout: HDMI 100 ohm differential pairs


NOTE:


When using HDMI, I2C2 bus is limited to 100 kHz to read EDID values due to HDMI standards. I2C2 bus speed should be limited to 100 kHz whenever Hot Plug Detect is high.




		
ICAP Classification: FCP: _____ FIUC: _____ PUBI: X		
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM		
Page Title: CAMERA, EXP PORT		
Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C3
Date:	Saturday, October 18, 2014	Sheet 8 of 25



		
ICAP Classification: FCP: _____ FIUC: _____ PUBI: X		
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM		
Page Title: EPDC EXP PORTS		
Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C3
Date:	Saturday, October 18, 2014	Sheet 9 of 25





NOTE:
Due to placement requirements on the SABRE SD board set, layout routing for the USB_OTG_DP and USB_OTG_DN traces are sub-optimal. It is recommended that customers consider using the USB layout on the Freescale i.MX6 SABRE AI board as a better example of proper USB trace routing.

ESD Protection


Cut Trace on Rev B1 Boards

NOTES:

1. R103 populated in A position to prevent USB_5V path to battery charge ICs when no batteries are attached. To enable charging batteries from USB, move resistor from Position A to Position B.

TRUTH TABLE			
USB_OTG_PWR_EN	OTG_PWR_ON	OTG_PWR_ON_B	OTG_VBUS_CHGR
LOW	HIGH	LOW	POWERED
HIGH	LOW	HIGH	NOT POWERED

NOTE:
On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.




Power-on Strapping Pins

MODE2[3:0]

(Default assemble: 0000)



1100 BaseT, RMII1;
1101 BaseT, RMII2;
1110 100X, RGMII, 75OHMS;
1111 100X, TRANS, 75OHMS;
0000 BaseT, RGMII;
0001 BaseT, SGMII;
0010 1000X, RGMII, 50OHMS;
0011 1000X, RGMII, 75OHMS;
0100 1000X, TRANS, 50OHMS;
0101 1000X, TRANS, 75OHMS;
0110 100X, RGMII, 50OHMS;
0111 100X, TRANS, 50OHMS;
Others Reserved




Library Revision - A



JTAG










		
ICAP Classification: FCP: _____ FIUC: _____ PUBI: X		
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM		
Page Title: SENSORS		
Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C3
Date:	Saturday, October 18, 2014	Sheet 14 of 25

WIFI + BLUETOOTH CONNECTOR



Using module WL1835MODCOM8B








Layout:
50ohm, SD signals(SD_DATAx, SD_CMD, SD_CLK) length equal




BUFFER_1



GSM, GPS





OVER VOLTAGE PROTECTION

DC ADAPTER OVERVOLTAGE INDICATOR

This LED will illuminate when the DC adapter input voltage exceeds 5.6V

OPTION 1

Note:
Purpose for D502 is to provide voltage drop to lower input voltage below 4.5V maximum voltage level of PF0100 PMIC.

Note:
Purpose for D502 is to provide voltage drop to lower
input voltage below 4.5V maximum voltage level
of PF0100 PMIC.

[illegible]

BATTERY 2 CHARGE CIRCUIT

5V IN

C508 10uF 6.3V

C511 1.0 uF 16V

R516 10.0K

U503

DC1 DC2

PG1 PG2

BCH2_BST

C513 0.1uF 16V

BCH2_LX

L503 1uH

BCH2_CS

BCH2_USB

BCH2_CT

BCH2_IUSB

BAT_CEN_B

CEN

GND EP

R514 0

GND

CON2

CON_1X4

MAX8903C

DCM VL

BCH2_DCM

BCH2_VL

C515 1.0 uF 16V

R519 10.0K

GEN_3V3

R539 10.0K

R533 10.0K

CHG_FLT2_B [3]

CHG_STATUS2_B [3]

BATT_TEMP2

RT501 10K

ISET

BCH2_ISET

R531 604 1%

IDC

BCH2_IDC

R528 3.0K 1%

SYS1 SYS2

SYS_4V2

C521 10uF 6.3V

GND

BATTERY_2


R577 10.0K

BATT_VSENSE [3]

C527 10uF 6.3V

GND


Note: Populate either
Option #1 for the Smart Device Board, or
Option #2 for the Smart Device Platform



Typical Power Requirements					
	Voltage	Power Up Sequence	Current Drawn (mA)	SYS 4V2 Current (mA)	NOTES
SW1A	1.375	1	2155	1001	
SW1B					
SW1C	1.375	2	1590	739	
SW2	3.3	5	653	728	
SW3A	1.5	3	1500	760	
SW3B					
SW4	3.15	6	200	213	
SWBST	5.0	13	300	507	
VGEN1	1.5	9	100	0	Supplied from SW4
VGEN2	1.5	10	250	0	Supplied from SW4
VGEN3	2.8	11	70	66	
VGEN4	1.8	12	310	189	
VGEN5	2.8	10	75	71	See Note on Page 20
VGEN6	3.3	8	160	178	
VSNVS	3.0	0	0.2	0	
VREFDDR	0.75	3	10	3	
Total System Current Requirements:				4454	

SYSTEM POWER RAILS					
Voltge	Rail Name	Block	Generated By	Current Capability (mA)	NOTES
5.0	PMIC_5V	USB	PF0100 SWBST	600	NVCC_LCD NVCC_EIM0/1/2 NVCC_GPIO NVCC_SD2/3 NVCC_NANDF NAND_JTAG
		LVDS1			
		HDMI			
	AUX_5V	SATA	MAX8815	1000	
LVDS0					
CAN					
3.3	GEN_3V3	EMMC	PF0100 SW2	2000	
		SD3			
		NOR			
		SATA			
		LVDS			
		HDMI			
		MIPI			
		mPCIe			
		SENSORS			
		VGEN6_3V3			ETH
	3.15	AUX_3V15	EXP HDR	PF0100 SW4	1000
TOUCH					
GPS					
2.8	VDDHIGH_IN	IMX6	PF0100 VGEN5	100	
	VGEN3_2V5	CAMERA	PF0100 VGEN3	100	
2.5	GEN_2V5	SATA	IMX6 VDDHIGH_CAP	TBD	NVCC_MIPI
		HDMI			
		MIPI			
		mPCIe			
1.8	GEN_1V8	AUDIO	PF0100 VGEN4	350	NVCC_SD1 NVCC_CSI
		CAMERA			
		ACC			
1.5	VGEN2_1V5	CAMERA	PF0100VGEN2	250	
	VGEN1_1V5	GPS	PF0100 VGEN1	100	
		mPCIe			
	1.375	DDR_1V5	DDR	PF0100 SW3A/B	2500
VDDCORE		ARMCORE	PF0100 SW1A/B	2500	
VDDSOC		VDDSOC	PF0100 SW1C	1750	
0.75	VREFDDR	DDR	PF0100 VREFDDR	10	

te:
turn off board "AUTO ON" feature, depopulate
0 and R31, and populate U509. This feature has not
t been tested. See the Freescale HW User
ide for the Smart
vice board for
tails (to be
blished 4Q12).


				
ICAP Classification: FCP: FIUO: PUBI: X				
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM				
Page Title: PF0100 PMIC				
Size C	Document Number			Rev C3
SOURCE: SCH-27417 PDF: SPF-27417				
Date:	Saturday, October 18, 2014		Sheet 19 of 25	

Note:
To turn off board "AUTO ON" feature, depopulate R30 and R31, and populate U509. This feature has not yet been tested. See the Freescale HW User Guide for the Smart Device board for details (to be published 4Q12).



ICAP Classification: FCP: _____ FIUC: _____ PUBI: X		
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM		
Page Title: PF0100 PMIC		
Size C	Document Number	Rev C3
SOURCE: SCH-27417 PDF: SPF-27417		
Date: Saturday, October 18, 2014	Sheet 19	of 25

Optional LDO






3.0V@ 300mA max

U9 is no longer required for PF0100 VSNVS issue, but may be desired for NVCC_PLL_VOUT. It is being left in a depopulated condition. If the LDO is needed, R34 and R35 should be populated as follows:
For VSNVS (3.0V): R34 = 47K, R35 = 309K
For NVCC_PLL_OUT (1.1V): R34 = 47K, R35 = 82.5K

NOTE FOR VDDHIGH_IN LOADING ON VGEN5:
VDDHIGH was placed on VGEN5 early in the design as a compromise solution for a board designed primarily for software development. Validation of the i.MX6 processor has shown that operations at elevated temperatures may cause VDDHIGH_IN to require much more current than VGEN5 can supply. It is recommended for robust designs potentially operating at more extreme temperatures for VDDHIGH to be supplied from a power rail that can supply 250 mA or more.
This allows for datasheet maximum of 125 mA for internal VDDHIGH_IN loads plus 125 mA for external PHY IO loads.
The optional LDO U9 shown on this page could be reconfigured to supply both VDDHIGH_IN and VDD_SNVS_IN loads to meet the additional current requirements

5.0V@1A DC2DC





Boot Configuration Select

GEN_3V3

SW6

SW/DIP-8

R716 0 DNP

R717 0 DNP

R718 0 DNP

R719 0 DNP

R712 0 DNP

R713 0 DNP

R714 0 DNP

R715 0 DNP

BT_CFG1_0 4.7K

BT_CFG1_1 4.7K

BT_CFG1_2 4.7K

BT_CFG1_3 4.7K

BT_CFG1_4 4.7K

BT_CFG1_5 4.7K

BT_CFG1_6 4.7K

BT_CFG1_7 4.7K

R702

R701

R700

R699

R690

R691

R692

R693

EIM_DA0 [3]

EIM_DA1 [3]

EIM_DA2 [3]

EIM_DA3 [3]

EIM_DA4 [3]

EIM_DA5 [3]

EIM_DA6 [3]

EIM_DA7 [3]

BT_CFG2_0 4.7K

BT_CFG2_1 4.7K

BT_CFG2_2 4.7K

BT_CFG2_3 4.7K

BT_CFG2_4 4.7K

BT_CFG2_5 4.7K

BT_CFG2_6 4.7K

BT_CFG2_7 4.7K

R698

R697

R696

R686

R687

R688

R689

R695

EIM_DA8 [3]

EIM_DA9 [3]

EIM_DA10 [3]

EIM_DA11 [3]

EIM_DA12 [3]

EIM_DA13 [3]

EIM_DA14 [3]

EIM_DA15 [3]

BT_CFG3_0 4.7K

BT_CFG3_1 4.7K

BT_CFG3_2 4.7K

BT_CFG3_3 4.7K

BT_CFG3_4 4.7K

BT_CFG3_5 4.7K

BT_CFG3_6 4.7K

BT_CFG3_7 4.7K

R710

R709

R708

R707

R682

R683

R684

R685

EIM_A16 [3]

EIM_A17 [3]

EIM_A18 [3]

EIM_A19 [3]

EIM_A20 [3]

EIM_A21 [3]

EIM_A22 [3]

EIM_A23 [3]

BT_CFG4_0 4.7K

BT_CFG4_1 4.7K

BT_CFG4_2 4.7K

BT_CFG4_3 4.7K

BT_CFG4_4 4.7K

BT_CFG4_5 4.7K

BT_CFG4_6 4.7K

BT_CFG4_7 4.7K

R706

R705

R704

R703

R678

R679

R680

R681

EIM_A24 [3]

EIM_WAIT [3]

EIM_LBA [3]

EIM_EB0 [3]



EIM_EB1 [3]







EIM_EB2 [3]

EIM_EB3 [3]

NOTE :





8	7	6	5	4	3	2	1
BT_CFG1_7	BT_CFG1_6	BT_CFG1_5	BT_CFG1_4	BT_CFG2_6	BT_CFG2_5	BT_CFG2_4	BT_CFG2_3
011X = MMC/eMMC Boot				X0 = 1-bit X1 = 4-bit 10 = 8-bit		01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot	
010X = SD/eSD Boot				X0 = 1-bit X1 = 4-bit		01 = SD2 Boot 10 = SD3 Boot 11 = SD4 Boot	
0010 = SATA Boot				X	X	X	0







NOTE:
R183 and R189 were changed to bring I2C rise time from LOW >> HIGH within electric specification. If using a CODEC other than the one used in this design, it may be possible to switch pull up resistors back to 4.7K.

CSP11




NOTE:
On all three pad resistor options, resistors are to be initially populated on pads 1 - 2 (Option A). Users may move resistors from their default locations as needed.





5	4	3	2	1
D				D
C				C
B				B
A				A



ICAP Classification: FCP: FUIO: PUBI: X		
Drawing Title: MCIMX6DL-SMART DEVICE PLATFORM		
Page Title: TEMPORARY DEVIATIONS		
Size C	Document Number SOURCE: SCH-27417 PDF: SPF-27417	Rev C3
Date:	Saturday, October 18, 2014	Sheet 25 of 25