

Quang Nguyen

(585) 709-1756 | quangnh654@gmail.com | linkedin.com/in/qnguyen13 | github.com/quang-n-h | quang-n-h.github.io

EDUCATION

Georgia Institute of Technology

M.S. in Electrical and Computer Engineering

Atlanta, GA

Expected May 2028

University of Rochester

B.S. in Electrical and Computer Engineering, Minor in Computer Science; GPA: 3.8/4.0

Rochester, NY

May 2026

EXPERIENCE

Undergraduate Research Assistant

University of Rochester

Rochester, NY

May 2025 – May 2026

- Built an LTspice electrothermal model of superconducting nanostrip single-photon detectors from material properties and dimensions to simulate multi-photon electrical response.
- Designed an RSFQ photon-number resolver in PSCAN2 using DC-to-SFQ converters, splitters, and coincidence correlators (AND cells) that converts each detector waveform into a matched number of SFQ pulses.

Project Assistant

Laboratory for Laser Energetics

Rochester, NY

Feb 2025 – May 2025

- Conducted pump-probe spectroscopy with femtosecond pulses to measure carrier relaxation in GaAs samples, producing the response data for material characterization.
- Aligned the optics and synchronized the pulse trains for the strongest time-resolved signal in MOKE measurements with a rotating two-magnet field.

Hardware Engineer Intern

Vita Imaging

Ho Chi Minh, Vietnam

May 2024 – July 2024

- Designed a USB-UART serial board for a medical device, selecting an FT232RL and an LDO regulator for the 1.8/2.8 V rails, with ferrite beads and TVS diodes for ESD protection.
- Captured schematics in OrCAD and PCB layout in Allegro, applying high-speed design rules for trace width and differential-pair spacing. The prototype worked over USB 2.0.

PROJECTS

Telepresence Rover | WebRTC, Python, Node.js

May 2026

- Implemented WebRTC for a two-way audio and video link, connecting both peers on host candidates across a mesh VPN, and pinning video to H.264 so the Pi encodes 720p at 24 fps in hardware.
- Wrote the Python remote control, driving four motors at 1 kHz PWM and aiming a pan-tilt camera over I2C across the network, with a 0.35 s watchdog that halts the motors if the link drops.

MIPS 5-Stage Processor | Verilog, Verilator

Dec 2025

- Designed a 32-bit MIPS processor in Verilog across 16 modules, with four pipeline registers carrying stall and flush control, an ALU, a branch unit, a register file, and a 530-line control unit decoding 57 integer instructions.
- Compiled the RTL to a C++ model with Verilator and debugged execution against compiled MIPS binaries from per-stage signal dumps.

Headphone Amplifier | HSPICE, MATLAB

May 2025

- Designed a two-stage headphone amplifier with an OPA1656 preamp into a BUF634A output buffer, delivering 100 mW into $32\ \Omega$ with 0.72% THD for high-fidelity audio.
- Simulated stage gain, bandwidth, and input/output impedance in HSPICE. Soldered the board and compared measurements with waveform analysis in Python and MATLAB.

TECHNICAL SKILLS

Languages: Python, C/C++, MATLAB, Verilog, MIPS Assembly, Java.

Software: LTspice, HSPICE, PSCAN2, Verilator, Quartus, OrCAD, Allegro, KiCad, Git, Linux.

Hardware: Oscilloscope, Logic Analyzer, Multimeter, Waveform Generator, Soldering.

Coursework: VLSI Systems, Digital Logic Design, Analog IC, RFIC, Computer Architecture, Embedded Systems.