sim-outorder: SimpleScalar/PISA Tool Set version 3.0 of August, 2003. Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC. All Rights Reserved. This version of SimpleScalar is licensed for academic non-commercial use. No portion of this work may be used by any commercial entity, or for any commercial purpose, without the prior written permission of SimpleScalar, LLC (info@simplescalar.com).

sim: command line: /home/software/simplesim/simplesim-3.0/sim-outorder -config
../hw2.cfg bzip2\_base.i386-m32-gcc42-nn dryer.jpg

sim: simulation started @ Thu Sep 17 16:58:32 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue superscalar processor with a two-level memory system and speculative execution support. This simulator is a performance simulator, tracking the latency of all pipeline operations.

```
# -config
                             # load configuration from a file
# -dumpconfig
                             # dump configuration to a file
# -h
                       false # print help message
# -v
                       false # verbose operation
                       false # enable debug message
# -d
                       false # start in Dlite debugger
# -i
                           1 # random number generator seed (0 for timer seed)
-seed
                       false # initialize and terminate immediately
# -q
# -chkpt
                      <null> # restore EIO trace execution from <fname>
                hw2_3.out # redirect simulator output to file (non-interactive
# -redir:sim
only)
# -redir:prog
                      <null> # redirect simulated program output to file
                           0 # simulator scheduling priority
-nice
                     2500000 # maximum number of inst's to execute
-max:inst
-fastfwd
                      500000 # number of insts skipped before timing starts
# -ptrace
                     <null> # generate pipetrace, i.e., <fname|stdout|stderr>
<range>
-fetch:ifqsize
                           1 # instruction fetch queue size (in insts)
-fetch:mplat
                           3 # extra branch mis-prediction latency
                           1 # speed of front-end of machine relative to execution
-fetch:speed
core
                    nottaken # branch predictor type
-bpred
{nottaken|taken|perfect|bimod|2lev|comb}
                2048 # bimodal predictor config ()
-bpred:bimod
                1 1024 8 0 # 2-level predictor config (<l1size> <l2size>
-bpred:2lev
<hist size> <xor>)
-bpred:comb
               1024 # combining predictor config (<meta_table_size>)
-bpred:ras
                           8 # return address stack size (0 for no return stack)
-bpred:btb
                512 4 # BTB config (<num_sets> <associativity>)
                          <null> # speculative predictors update in {ID|WB}
# -bpred:spec_update
(default non-spec)
```

hw2 3

```
-decode:width
                            1 # instruction decode B/W (insts/cycle)
-issue:width
                            1 # instruction issue B/W (insts/cycle)
                        true # run pipeline with in-order issue
-issue:inorder
                        false # issue instructions down wrong execution paths
-issue:wrongpath
-commit:width
                            4 # instruction commit B/W (insts/cycle)
                            2 # register update unit (RUU) size
-ruu:size
-lsa:size
                            2 # load/store queue (LSQ) size
-cache:dl1
                 dl1:256:32:1:1 # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat
                            1 # l1 data cache hit latency (in cycles)
-cache:dl2
                 ul2:1024:64:2:1 # 12 data cache config, i.e., {<config>|none}
                           15 # 12 data cache hit latency (in cycles)
-cache:dl2lat
-cache:il1
                 il1:128:64:1:1 # l1 inst cache config, i.e.,
{<config>|dl1|dl2|none}
-cache:il1lat
                            1 # 11 instruction cache hit latency (in cycles)
-cache:il2
                          dl2 # l2 instruction cache config, i.e.,
{<config>|dl2|none}
-cache:il2lat
                           15 # 12 instruction cache hit latency (in cycles)
                        false # flush caches on system calls
-cache:flush
-cache:icompress
                        false # convert 64-bit inst addresses to 32-bit inst
equivalents
-mem:lat
                 100 10 # memory access latency (<first_chunk> <inter_chunk>)
                            8 # memory access bus width (in bytes)
-mem:width
                 itlb:16:4096:4:1 # instruction TLB config, i.e., {<config>|none}
-tlb:itlb
                 dtlb:32:4096:4:1 # data TLB config, i.e., {<config>|none}
-tlb:dtlb
                           30 # inst/data TLB miss latency (in cycles)
-tlb:lat
-res:ialu
                            1 # total number of integer ALU's available
-res:imult
                            1 # total number of integer multiplier/dividers
available
-res:memport
                            2 # total number of memory system ports available (to
CPU)
-res:fpalu
                            1 # total number of floating point ALU's available
-res:fpmult
                            1 # total number of floating point multiplier/dividers
available
# -pcstat
                       <null> # profile stat(s) against text addr's (mult uses ok)
                        false # operate in backward-compatible bugs mode (for
-bugcompat
testing only)
```

Pipetrace range arguments are formatted as follows:

```
{{@|#}<start>}:{{@|#|+}<end>}
```

Both ends of the range are optional, if neither are specified, the entire execution is traced. Ranges that start with a `@' designate an address range to be traced, those that start with an `#' designate a cycle count range. All other range values represent an instruction count range. The second argument, if specified with a `+', indicates a value relative to the first argument, e.g., 1000:+100 == 1000:1100. Program symbols may be used in all contexts.

```
-ptrace F00.trc #0:#1000
  Examples:
              -ptrace BAR.trc @2000:
              -ptrace BLAH.trc :1500
              -ptrace UXXE.trc :
              -ptrace FOOBAR.trc @main:+278
Branch predictor configuration examples for 2-level predictor:
                    N, M, W, X
  Configurations:
       # entries in first level (# of shift register(s))
       width of shift register(s)
       # entries in 2nd level (# of counters, or other FSM)
        (yes-1/no-0) xor history and address for 2nd level index
  Sample predictors:
           : 1, W, 2<sup>N</sup>, 0
    GAg
            : 1, W, M (M > 2^{N}), 0
    GAp
          : N, W, 2^W, 0
    PAg
            : N, W, M (M == 2^{(N+W)}), 0
    gshare : 1, W, 2^W, 1
Predictor `comb' combines a bimodal and a 2-level predictor.
The cache config parameter <config> has the following format:
  <name>:<nsets>:<bsize>:<assoc>:<repl>
  <name> - name of the cache being defined
  <nsets> - number of sets in the cache
  <br/>
<br/>
dsize> - block size of the cache
  <assoc> - associativity of the cache
  <repl> - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random
              -cache:dl1 dl1:4096:32:1:1
  Examples:
              -dtlb dtlb:128:4096:32:r
Cache levels can be unified by pointing a level of the instruction cache
hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
configuration arguments. Most sensible combinations are supported, e.g.,
  A unified 12 cache (il2 is pointed at dl2):
    -cache:il1 il1:128:64:1:l -cache:il2 dl2
    -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l
  Or, a fully unified cache hierarchy (il1 pointed at dl1):
    -cache:il1 dl1
    -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l
```

hw2 3

```
sim: ** fast forwarding 500000 insts **
sim: ** starting performance simulation **
sim: ** simulation statistics **
sim_num_insn
                            2500000 # total number of instructions committed
                             894325 # total number of loads and stores committed
sim_num_refs
sim num loads
                             398684 # total number of loads committed
                        495641.0000 # total number of stores committed
sim num stores
                             216924 # total number of branches committed
sim num branches
                                  2 # total simulation time in seconds
sim_elapsed_time
sim_inst_rate
                       1250000.0000 # simulation speed (in insts/sec)
                            2500000 # total number of instructions executed
sim_total_insn
                             894325 # total number of loads and stores executed
sim_total_refs
                             398684 # total number of loads executed
sim_total_loads
                        495641.0000 # total number of stores executed
sim total stores
                             216924 # total number of branches executed
sim total branches
                           11590975 # total simulation time in cycles
sim_cycle
sim IPC
                             0.2157 # instructions per cycle
                             4.6364 # cycles per instruction
sim_CPI
sim_exec_BW
                             0.2157 # total instructions (mis-spec + committed) per
cycle
sim_IPB
                            11.5248 # instruction per branch
                           10501120 # cumulative IFQ occupancy
IFQ_count
                           10501120 # cumulative IFQ full count
IFQ fcount
ifq_occupancy
                             0.9060 # avg IFQ occupancy (insn's)
ifq_rate
                             0.2157 # avg IFQ dispatch rate (insn/cycle)
ifq_latency
                             4.2004 # avg IFQ occupant latency (cycle's)
ifq_full
                             0.9060 # fraction of time (cycle's) IFQ was full
RUU_count
                           19828716 # cumulative RUU occupancy
                            9324606 # cumulative RUU full count
RUU fcount
                             1.7107 # avg RUU occupancy (insn's)
ruu_occupancy
                             0.2157 # avg RUU dispatch rate (insn/cycle)
ruu_rate
ruu latency
                             7.9315 # avg RUU occupant latency (cycle's)
                             0.8045 # fraction of time (cycle's) RUU was full
ruu_full
LSQ_count
                           13052473 # cumulative LSQ occupancy
                            4408195 # cumulative LSQ full count
LSQ fcount
                             1.1261 # avg LSQ occupancy (insn's)
lsq_occupancy
                             0.2157 # avg LSQ dispatch rate (insn/cycle)
lsq_rate
                             5.2210 # avg LSQ occupant latency (cycle's)
lsq_latency
lsq_full
                             0.3803 # fraction of time (cycle's) LSQ was full
                           36275495 # total number of slip cycles
sim_slip
                            14.5102 # the average slip between issue and retirement
avg sim slip
                             217111 # total number of bpred lookups
bpred_nottaken.lookups
                             216924 # total number of updates
bpred_nottaken.updates
bpred nottaken.addr hits
                                  866 # total number of address-predicted hits
bpred_nottaken.dir_hits
                                 866 # total number of direction-predicted hits
(includes addr-hits)
bpred nottaken.misses
                             216058 # total number of misses
```

hw2 3

```
2 # total number of address-predicted hits for
bpred nottaken.jr hits
JR's
                                160 # total number of JR's seen
bpred nottaken.jr seen
bpred_nottaken.jr_non_ras_hits.PP
                                             2 # total number of address-predicted
hits for non-RAS JR's
                                           160 # total number of non-RAS JR's seen
bpred nottaken.jr non ras seen.PP
bpred nottaken.bpred addr rate 0.0040 # branch address-prediction rate (i.e.,
addr-hits/updates)
bpred nottaken.bpred dir rate 0.0040 # branch direction-prediction rate (i.e.,
all-hits/updates)
bpred_nottaken.bpred_jr_rate
                                0.0125 # JR address-prediction rate (i.e., JR
addr-hits/JRs seen)
bpred nottaken.bpred jr non ras rate.PP
                                          0.0125 # non-RAS JR addr-pred rate (ie,
non-RAS JR hits/JRs seen)
bpred nottaken.retstack pushes
                                          0 # total number of address pushed onto
ret-addr stack
bpred nottaken.retstack pops
                                      0 # total number of address popped off of
ret-addr stack
bpred nottaken.used ras.PP
                                      0 # total number of RAS predictions used
                                      0 # total number of RAS hits
bpred_nottaken.ras_hits.PP
bpred_nottaken.ras_rate.PP <error: divide by zero> # RAS prediction rate (i.e., RAS
hits/used RAS)
                            2716523 # total number of accesses
il1.accesses
il1.hits
                            2716032 # total number of hits
                                491 # total number of misses
il1.misses
il1.replacements
                                368 # total number of replacements
                                  0 # total number of writebacks
il1.writebacks
                                  0 # total number of invalidations
il1.invalidations
                             0.0002 # miss rate (i.e., misses/ref)
il1.miss rate
                             0.0001 # replacement rate (i.e., repls/ref)
il1.repl rate
                             0.0000 # writeback rate (i.e., wrbks/ref)
il1.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
il1.inv rate
dl1.accesses
                             894324 # total number of accesses
dl1.hits
                             519997 # total number of hits
                             374327 # total number of misses
dl1.misses
dl1.replacements
                             374071 # total number of replacements
                             269984 # total number of writebacks
dl1.writebacks
dl1.invalidations
                                  0 # total number of invalidations
dl1.miss rate
                             0.4186 # miss rate (i.e., misses/ref)
dl1.repl_rate
                             0.4183 # replacement rate (i.e., repls/ref)
                             0.3019 # writeback rate (i.e., wrbks/ref)
dl1.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
dl1.inv rate
                             644802 # total number of accesses
ul2.accesses
                             453997 # total number of hits
ul2.hits
                             190805 # total number of misses
ul2.misses
                             188757 # total number of replacements
ul2.replacements
                             174173 # total number of writebacks
ul2.writebacks
ul2.invalidations
                                  0 # total number of invalidations
```

hw2\_3

```
0.2959 # miss rate (i.e., misses/ref)
ul2.miss rate
ul2.repl_rate
                             0.2927 # replacement rate (i.e., repls/ref)
                             0.2701 # writeback rate (i.e., wrbks/ref)
ul2.wb rate
                             0.0000 # invalidation rate (i.e., invs/ref)
ul2.inv_rate
itlb.accesses
                            2716523 # total number of accesses
                            2716506 # total number of hits
itlb.hits
itlb.misses
                                 17 # total number of misses
                                  0 # total number of replacements
itlb.replacements
itlb.writebacks
                                  0 # total number of writebacks
                                  0 # total number of invalidations
itlb.invalidations
                             0.0000 # miss rate (i.e., misses/ref)
itlb.miss_rate
itlb.repl_rate
                             0.0000 # replacement rate (i.e., repls/ref)
                             0.0000 # writeback rate (i.e., wrbks/ref)
itlb.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
itlb.inv_rate
                             894324 # total number of accesses
dtlb.accesses
                             855307 # total number of hits
dtlb.hits
dtlb.misses
                              39017 # total number of misses
                              38889 # total number of replacements
dtlb.replacements
dtlb.writebacks
                                  0 # total number of writebacks
dtlb.invalidations
                                  0 # total number of invalidations
                             0.0436 # miss rate (i.e., misses/ref)
dtlb.miss rate
                             0.0435 # replacement rate (i.e., repls/ref)
dtlb.repl rate
                             0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.wb_rate
                             0.0000 # invalidation rate (i.e., invs/ref)
dtlb.inv rate
sim_invalid_addrs
                                  0 # total non-speculative bogus addresses seen
(debug var)
ld_text_base
                         0x00400000 # program text (code) segment base
ld_text_size
                             173328 # program text (code) size in bytes
ld_data_base
                         0x10000000 # program initialized data segment base
                              23040 # program init'ed `.data' and uninit'ed `.bss'
ld data size
size in bytes
ld_stack_base
                         0x7fffc000 # program stack segment base (highest address in
stack)
ld_stack_size
                              16384 # program initial stack size
                         0x00400140 # program entry point (initial PC)
ld_prog_entry
                         0x7fff8000 # program environment base address address
ld environ base
                                  0 # target executable endian-ness, non-zero if big
ld_target_big_endian
endian
                              49496 # total number of pages allocated
mem.page_count
mem.page_mem
                            197984k # total size of memory pages allocated
                              49762 # total first level page table misses
mem.ptab_misses
                           22002592 # total page table accesses
mem.ptab accesses
                            0.0023 # first level page table miss rate
mem.ptab miss rate
```