

Bài Thi Cuối Kỳ Môn Kiến Trúc Máy Tính và Hợp Ngữ

Kiến trúc máy tính _ hợp ngữ (Trường Đại học Sư phạm Kỹ thuật Thành phố Hồ Chí Minh)

Thi Online KTMT&HN nhóm lẻ

Started on Friday, 31 May 2019, 1:11 PM

State Finished

Completed on Friday, 31 May 2019, 2:21 PM

Time taken 1 hour 9 mins

Question 1

Complete

Marked out of 0.50

In multiplication instruction, the upper half of the result is nonzero implies which state of Carry flag and Overflow flag?

Select one or more:

- OF=1
- CF=1
- OF=0 *
- CF=0

Question 2

Complete

Marked out of 1.00

Which is correct about dual-layer DVD?

Select one:

- the same as double-sided DVD
- contains layers on both sides of the disk for writing data to
- contains two layers on a single side for writing data to
- DVD drives has double laser head for reading from or writing to this disk

Question 3

Complete

Marked out of 1.00

For better speed, in CPU design, engineers make use of the following techniques:

- **Pipelining**
- Branch prediction
- Faster CPU internal bus
- Speculative execution *****

Question 4 Complete Marked out of 1.00	XOR BX, BX CMP DL, 5 JLE a_labe CMP DL,17h JGE a_labe MOV BX, 10 a_label: INC BX watch point:	ul n I
Question 5 Complete Marked out of 1.00	Assume that this r	microprocessor, with a 16-bit external data bus, driven by an 10-MHz input clock. microprocessor has a bus cycle whose minimum duration equals four input clock cycles. num data transfer rate across the bus that this microprocessor can sustain?
Question 6 Complete	Select correct defi moveable-head sy	nition of seek time, rotational delay, access time, transfer time for hard drives with stem:
Marked out of 1.00	rotational delay	time for the sector in the request track to reach the head $\ ^{\blacktriangledown}$
	seek time	time for the head to settle at the request track ▼
	access time	access time + settle time ▼
Question 7 Complete Marked out of 0.50	Select one or more decrease Load 16-b	DI by 2 bit value at memory location pointed by ES:[DI] into AX bit value at memory location pointed by DS:[SI] into AX

Complete

Marked out of 1.00

In computer organization, the CPU transfer rate is much higher than that of memory. It is easy to match performance of these components by:

Select one:


- increase the bus speed
- producing faster memory module
- Introducing cache memory
- increase I/O speed

Question 9

Complete

Marked out of 1.00

For memory hierarchy below, which relationship hold when moving downward



Select one or more:

- Decreasing cost per bit
- ▼ the processor accesses more often
- Increasing access time
- Decreasing frequency of access by the processor
- Increasing capacity

Question 10

Complete

Marked out of 0.50

Which of the following instructions are not valid?

- MOV DS, B800h
- MOV AX, SI
- MOV AX, [BP+2]
- MOV SP, SS:[SI+2]

Question 11 Complete	Sign-extend number 1011 0101 (8-bit binary) to 16-bit		
Marked out of 0.50	Answer: 1111 1111 1011 0101		
Question 12 Complete Marked out of 1.00	The principle of cache memory relies on key features: locality of reference which involves spatial and temporal locality. Match the definition to keywords on the left Temporal locality the tendency for a processor to access memory locations that have been used recently ▼ Spatial locality the tendency of execution to involve a number of memory locations that are clustered ▼ tendency to use large cache and prefetch mechanism ▼		
Question 13 Complete Marked out of 1.00	Which ones are not correct for static RAM? Select one or more: faster than dynamic RAM because they are made from capacitor Cheaper than dynamic RAM because simpler chip controller Cost per bit is higher than dynamic RAM Cost per bit is lower than dynamic RAM		
Question 14 Complete Marked out of 1.00	Which of the following instructions are not legal addressing? Select one or more: MOV AX, [DI] MOV CX, [SI] MOV AX, [BX+SP] MOV AX, [SP+1]		
Question 15 Complete Marked out of 1.00	Structural components of computer include: Select one or more: I/O DMA System interconnection Interrupt Central processing unit Memory		

Question 16	A memory chip has 12 address pins, determine the maximum memory words of this chip?				
Complete					
Marked out of	Select one: • 4096				
1.00					
	2048				
	○ 2048K				
	<u>4000</u>				
Question 17 Complete	Consider a magnetic disk drive with 8 surfaces, 512 tracks per surface, and 64 sectors per track. Sector size is 1 kB. What is the disk capacity				
Marked out of 1.00	Answer: 262144				
Question 18 Complete	Choose correct features for SRAM and DRAM				
Marked out of 1.00	SRAM Faster access time, cost more per bit, smaller size ▼				
	DRAM Slower access time, cheaper cost per bit, can manufacture with larger size ▼				
Question 19 Complete	The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point?				
Marked out of	MOV AX,0020				
1.00	MOV CX,0010 MUL CL				
	watch point:				
	DX 0000 ▼				
	AX = 0200 ▼				
	AX = 0200 ▼				
	CX = 0010 ▼				
Question 20 Complete	Which statements are correct for HDDs?				
Marked out of	Select one or more:				
1.00	 a. Bits are store randomly on disk surfaces 				
	 b. Head, Track, Cylinder are key parameters for access data on hard disk 				
	c. Bits are stored on tracks				
	d. Head, Track, Sector are key parameters for access data on hard disk				

5/31/2019

Question **21**Complete

Marked out of 0.50

Which are the correct inputs for XLAT instruction

Select one or more:

- look-up index must be loaded into DL
- DS:[BX] pointed to look-up table
- look-up index must be loaded into AL
- DS:[SI] pointed to look-up table

Question 22

Complete

Marked out of 1.00

What is the correct value of SI, AL (in hex) at watch point: 01: MOV SI, 300h

01: MOV SI, 300h 02: MOV AL, 10h 03: MOV CX, 7

04: Loop_label:

05: MOV [SI], AL 06: ADD AL,10h 07: INC SI

08: LOOP Loop_label

watch point:

SI 307h ▼

AL = 80h ▼

Question 23

Complete

Marked out of 1.00

To evaluate processor performance, the following indicators and formulas are used:

Cycles per instruction $CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$

Time to execute a program $T = I_c \times CPI \times \tau$

Or $T = I_c \times [p + (m \times k)] \times \tau$

In which:

p: the number of processor cycles needed to decode and execute the instruction

m: the number of memory references needed

k: the ratio between memory cycle time and processor cycle time

τ: cycle time = 1/f

Which of the following system attributes affects cycle time $\boldsymbol{\tau}$

- ✓ Instruction set architecture
- Cache and memory hierarchy
- Compiler technology
- Processor implementation

Question 24	To encrypt a byte value, use instruction.
Complete	Select one:
Marked out of 0.50	XOR
	AND
	○ NOT
	○ OR
Question 25	
Complete	In multiplication instruction, when the source operand is 8 bit, will be multiplied with source.
Marked out of	Select one:
0.50	○ AX
	AL
	Whatever general purpose register
	■ BX
Question 26	A system programmer needs to compute 449/2+358/4 (decimal). Instruct him to code in debug (number
Complete	must be in hex) with the least number of instruction counts.
Marked out of 1.50	
	Step 1: MOV AX,166 ▼
	Step 2: MOV CL,2 ▼
	Step 3: SHR AX,CL ▼
	Step 5. State of the state of t
	Step 4: MOV BX,AX ▼
	Step 5: MOV AV 04PC -
	MOV AX,01BC ▼
	Step 6: ADD AX,BX ▼
	Step 5.
Question 27	Convert 0.1015625 to IEEE 32-bit floating point format (1 sign+ 8 exponent + 23 mantissa)
Complete	Anaman appagas
Marked out of 1.00	Answer: 3DD00000
Question 28	The instruction that loads the AH register with the lower byte of the flag register is
Complete	Colort anal
Marked out of 0.50	Select one: LAHF
0.30	PUSHF
	O AH
	○ SAHF

Complete

Marked out of

1.00

The following sequence of instructions are executed. What is the correct value of flag bits at watch point?

MOV AL, 0F

ADD AL, F1

watch point:

Zero flag (OF) =

Carry flag (CF) = set ▼

set

Question 30

Complete

Marked out of

1.50

Which are correct about 32 bit index registers of IA-32 processors:

Select one or more:

ESI: 32 bit pointer to source memory in data movement instructions

▼

- ESH,EDH: 16 bit pointers to higher memory above 1M
- SI: 16 bit pointer to source memory in data movement instructions
- ☑ EDI: 32 bit pointer to destination memory in data movement instructions
- ☑ DI: 16 bit pointer to destination memory in data movement instructions

Question $\bf 31$

Complete
Marked out of
1.00

Select the correct sequence of instructions to compute -1024/128 (all values are in hex).

Step 1: MOV AX,FC00

Step 2: MOV CX,80 ▼

Step 3: CWD ▼

Step 4: IDIV CX ▼

Question 32

Complete

Marked out of

1.50

A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count:

Instruction Type	Instruction Count	Cycles per Instruction
Integer arithmetic	45,000	1
Data transfer	32,000	2
Floating point	15,000	2
Control transfer	8000	2

Calculate MIPS rate for this program

Given:

MIPS rate =
$$\frac{I_c}{T \times 10^6} = \frac{f}{CPI \times 10^6}$$

$$CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$$

Answer: 25.80645161

Question 33 Complete	What is the correct sequence of instruction cycle?
Marked out of	Step 6 Store result ▼
1.20	Step 4 Fetch operand ▼
	Step 1
	Step 5
	Step 2 Fetch opcode ▼
	Step 3 Decode ▼
Question 34 Complete	Convert the 32-bit floating point number C4361000 (in hex) to decimal.
Marked out of	Answer: -728.25
Question 35	Write mask byte (in hex) to clear bit 2nd, 3rd, 5th of a byte value with AND instruction (LSB is
Complete	1st bit).
Marked out of 0.50	Answer: E9
Question 36	8088 is 16 bit processor, the maximum addressable memory is:
Complete Marked out of	Select one:
0.50	○ 640M
	○ 640K
	1024K
Question 37 Complete	Write mask byte (in hex) to set bit 6th, 4th of a byte value with OR instruction (LSB is the 1st bit).
Marked out of 0.50	Answer: 28
Question 38 Complete	the instruction, CMP to compare source and destination operands by
Marked out of	Select one:
0.50	subtracting
	adding
	dividing
	ocomparing

5/31/2019

1.00

Question 39
Complete
Marked out of

A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count:

Instruction Type	Instruction Count	Cycles per Instruction
Integer arithmetic	45,000	1
Data transfer	32,000	2
Floating point	15,000	2
Control transfer	8000	2

Calculate the execution time for this program.

Given:

$$T = I_c \times CPI \times \tau$$

$$CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$$

Answer: 0.003875

Question 40

Complete

Marked out of

1.00

Part of computer memory is shown in figure

Address	1D48	1D49	1D4A	1D4B	1D4C	1D4D	1D4E	1D4F
Value	03	7F	F5	2D	5A	12	7B	CO

What is the value of AX register after instruction MOV AX, [1D4B] executed

▼

Answer: 5A2D

Question 🕂 🗘	Question	41
--------------	----------	----

Complete

Marked out of 1.00

Select correct level for contemporary computer multilevel	l machine
---	-----------

Level 3 Operating system level

Level 5 High level programming language

Level 6 Applications ▼

Level 1 Microarchitecture level ▼

Layer 4 Assembly Language level ▼

Level 2 Instruction set level ▼

Level 0 Digital logic level ▼

Complete

Marked out of 1.00

the memory stack area of a program shown in figure

Address 1D50 1D51 1D52 1D53

Value AF 90 71 DA

The value of SP register is 1D50. What is the value of SP follows the execution of PUSH SI


Answer: 1D48

Question 43

Complete

Marked out of 1.00

Choose the correct structure of memory chip as shown below



Note:

DQ: Data pinout

Select one:

- DRAM 2Kx8-bit
- SRAM 1Kx16-bit
- SRAM 2Kx8-bit
- DRAM 1Kx16-bit

Question 44

Complete

Marked out of 1.00

Given 8-bit floating-point binary format:

1 (sign) + 3 (exponent) + 4 (mantissa)

Convert the 8-bit floating point number 68 (in hex) to decimal.

Answer:

12.0

Question 45

Complete

Marked out of 2.00

Choose correct RAID volume definitions for a request 2T storage.

RAID 0 -Striped volume

 $2 \times 1T$ HDDs are needed, enhance data transfer, no fault tolerance, data lost when one HDD fails

RAID5 Volume

At least 3 x 2T HDDs, fault-tolerance, no data lost, no down-time

RAID 1 -Mirror volume

2 x 2T HDDs are needed, no data lost when the primary storage fails

Spanned Volume

2T HDD + more HDDs to extend storage, no fault tolerance, data lost when one HDD fails



■ Announcements

Return to: General ◆



Thi Kiến Trúc Máy Tính và Hợp Ngữ

Computer Architecture and Assembly language (Trường Đại học Sư phạm Kỹ thuật Thành phố Hồ Chí Minh)

THI Kiến trúc máy tính và hợp ngữ (lớp CHẮN)

Started on	Monday, 30 December 2019, 1:10 PM	
State	Finished	
Completed on	Monday, 30 December 2019, 2:20 PM	
Time taken	1 hour 10 mins	

Question $oldsymbol{1}$

Complete

Marked out of 1.00

Which ones are not correct for static RAM?

Select one or more:

- Cheaper than dynamic RAM because simpler chip controller
- Cost per bit is higher than dynamic RAM
- Cost per bit is lower than dynamic RAM
- faster than dynamic RAM because they are made from capacitor

Question 2

Complete

Marked out of 1.00

Match the correct definition of flag bits in PSW.

indicates the result of an arithmetic or comparison operation

CF

contains the carry from bit 3 to bit 4 following an arithmetic operation

AF

indicates the overflow of leftmost bit of data after an arithmetic operation

SF

▼

Question 3

Complete

Marked out of 1.00

The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point?

MOV AX,0020

MOV CX,0010

MUL CL

watch point:

Complete

Marked out of 1.00

To evaluate processor performance, the following indicators and formulas are used:

Cycles per instruction
$$CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$$

Time to execute a program $T = I_c \times CPI \times \tau$

Or
$$T = I_c \times [p + (m \times k)] \times \tau$$

In which:

- p: the number of processor cycles needed to decode and execute the instruction
- m: the number of memory references needed
- k: the ratio between memory cycle time and processor cycle time
- τ: cycle time = 1/f

Which of the following system attributes contribute to p (the processor cycles needed to decode and execute the instruction)

Select one or more:

- Processor implementation
- Compiler technology
- Cache and memory hierarchy
- Instruction set architecture

Question $\bf 5$

Complete

Marked out of 1.50

A system programmer needs to compute 163250 % 32767 + 257 (decimal). Instruct him to code in debug (number must be in hex) and the result should be?

Step 1: MOV EAX,27BD2

Step 2 MOV BX,7FFC ▼

Step 3: DIV BX ▼

Step 4: ADD EAX,101 ▼

Result:

EAX = 20000 ▼

EDX = 7DB2 ▼

Question **6**

Not answered

Marked out of 1.00

Convert the 32-bit floating point number 3E580000 (in hex) to decimal.

Answer:

Complete

Marked out of 1.00

Major structural components of the CPU include:

Select one or more:

- Instruction Pointer (PC)
- Arithmetic and Logic Unit
- Interconnections
- Registers
- Instruction Register
- Control Unit

Question 8

Not answered

Marked out of 1.00

Convert the 32-bit floating point number 44363800 (in hex) to decimal.

Answer:

Question 9

Complete

Marked out of 0.50

Which are the correct inputs for XLAT instruction

Select one or more:

- look-up index must be loaded into DL
- DS:[SI] pointed to look-up table
- DS:[BX] pointed to look-up table
- ✓ look-up index must be loaded into AL

Question 10

Complete

Marked out of 1.50

A benchmark program is run on a 40 MHz processor. The executed program consists of 100,000 instruction executions, with the following instruction mix and clock cycle count:

Instruction Type	Instruction Count	Cycles per Instruction
Integer arithmetic	45,000	1
Data transfer	32,000	2
Floating point	15,000	2
Control transfer	8000	2

Calculate MIPS rate for this program

Given:

MIPS rate =
$$\frac{I_c}{T \times 10^6} = \frac{f}{CPI \times 10^6}$$


$$CPI = \frac{\sum_{i=1}^{n} (CPI_i \times I_i)}{I_c}$$

Answer: 8545.994

Question 11	Select correct match for register values at watch points:
Complete	MOV AX, 4FCA
Marked out of 1.00	ADD AX, DDA9
	watch point #1:
	ADD AH, F3
	watch point #2:
	watch point #2: AH = 30 ▼
	watch point #1: AL = 83 ▼
Question 12 Complete	Which statement is correct about interrupt vector table?
Marked out of	Select one or more:
1.00	Store in the beginning area of the main memory
	Store in the ending area of 1024K of the main memory
	Take up 1024 bytes in the main memory
	Store on disk
Question 13	A system programmer needs to divide -6247 by 300 (decimal). Instruct him to code in debug
Complete	(number must be in hex) and the result should be?
Marked out of	
1.50	
	Step 1: MOV AX,E799 ▼
	Step 2: CDW ▼
	Step 3: MOV BX,012C ▼
	Step 4: IDIV BX ▼
	Result:
	AX = FFEC ▼
	DV FF00 •
	DX = FF09 ▼

Question 14 Complete Marked out of

1.00



- Increasing capacity
- Increasing access time
- the processor accesses more often
- Decreasing cost per bit
- Decreasing frequency of access by the processor

Complete

Marked out of 1.00

```
Given an assembly code copying the memory buffer Buff1 to Buff2:
     PUSH DS
     POP ES
     LEA SI, Buff1
     LEA DI, Buff2
     MOV CX,20
     ;--- Start of block
cp_loop:
     MOV AL, Byte Ptr [SI]
     MOV Byte Ptr ES:[DI], AL
     INC SI
     INC DI
     LOOP cp_loop
     ; ---End of block
Choose equivalent string operations in place of block
Select one or more:
         STD
   cp_loop:
       MOVSB
       LOOP cp_loop
         CLD
   cp_loop:
       MOVSB
       LOOP cp_loop
         CLD
       REP MOVSB
         CLD
   cp_loop:
       REP MOVSB
       LOOP cp_loop
```

Question 16

Complete

Marked out of 1.20

What is the correct sequence of instruction cycle?

Step 3 Decode

Step 1 Calculate operand address

Step 6 Execution

Step 4 Fetch opcode

Step 5 Store result

Step 2 Fetch operand

The control of the correct sequence of instruction cycle?

The control of the correct sequence of instruction cycle?

The correct sequence of instruction cycle?

The correct sequence of instruction cycle?

Complete

Marked out of 1.00

A memory chip has 12 address pins, determine the maximum memory words of this chip?

Select one:


- 4000
- 2048
- 4096
- 2048K

Question 18

Complete


Marked out of 1.00

```
Given a code snippet:
int n = 10;
do {
   n--;
} while (n > 0);
Which ones are the equivalent logic sequence of instructions in Assembly
Select one or more:
       mov cx, 10
   a_label:
     . . . . .
     dec cx
     cmp cx,0
     jz a_label
      mov cx, 10
   a_label:
     . . . . .
     dec cx
     loop a_label
        mov cx, 10
   a_label:
       dec cx
      cmp cx, 0
      jz e_label
      jmp a_label
   e_label:
      mov cx, 10
   a_label:
     loop a_label
```



Question 22	The instruction that enables subtraction with borrow is
Complete	Select one:
Marked out of 0.50	DEC
	SUB
	 None of the choices are correct
	SBB
Question 23	
Complete	After executing PUSH EAX instruction, the stack pointer
Marked out of	Select one:
0.50	increment by 1
	increment by 2
	decrements by 4
	decrement by 1
Question 24	Given 8-bit floating-point binary format:
Not answered	1 (sign) + 3 (exponent) + 4 (mantissa)
Marked out of	Convert the 8-bit floating point number E8 (in hex) to decimal.
1.00	A 17 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
	Answer:
Question 25	The following sequence of instructions are executed. What is the correct value of flag bits at
Complete	watch point?
Marked out of 1.00	MOV AL FG
1.00	MOV AL,F6 IMUL DL
	watch point:
	CF = set ▼
	OF = reset ▼
Question 26	A SRAM memory chip labeled 32x8bit. Which of the following is correct pinout regarding address
Complete	and data lines?
Marked out of	Select one:
1.00	 15 address pins, 8 data pins
	 32 address pins, 3 data pins
	5 address pins, 3 data pins
	32 address pins, 4 data pins

Downloaded by Ngh?a Ngô Quang (ngoquangnghia111003@gmail.com)



Question 31 Complete Marked out of 0.50	In multiplication instruction, the result is taken from AX means the source operand is bit Select one: 4
0.50	0 8
	 None of the choices are correct
	 None of the choices are correct 16
22	
Question 32 Complete	Part of memory as shown in figure
Marked out of	Address 1D48 1D49 1D4A 1D4B 1D4C 1D4D 1D4E 1D4F
1.00	Value 03 7F F5 2D 5A 12 7B C0
	The value of BX register follows the execution of MOV BX, [1D49] is F57F. What is the endian type of this computer system Select one: big-endian level-endian little-endian non-endian
Question 33 Complete Marked out of 1.00	The following sequence of instructions are executed. What is the correct value of flag bits at watch point? MOV AL, 0F ADD AL, F1 watch point:
	Zero flag (OF) =
	Carry flag (CF) = set ▼
Question 34 Not answered Marked out of 1.00	the memory stack area of a program shown in figure The value of SP register is 1D48. What is the value of SP follows the execution of POP SI
	Answer:

Question 35 Complete	-	ents of computer include:
Marked out of	Select one or more	e:
1.00	Interrupt	
	Central pr	ocessing unit
	Memory	
	DMA	
	✓ I/O	
	System in	terconnection
Question 36	Due is a shared bu	
Complete		ansmission medium, multiple devices connect to it but only one at a time can mit. Which component in computer facilitates this operation?
Marked out of 1.00	Select one:	
1.00	Bus Arbite	er
	Direct Me	mory Access (DMA)
	Bus maste	er
	Programm	ned I/O
27		
Question 37 Complete	Select correct defi with moveable-he	nition of seek time, rotational delay, access time, transfer time for hard drives ad system:
Marked out of 1.00	rotational delay	time for the sector in the request track to reach the head $\ ^{lacktree}$
	seek time	time for the head to settle at the request track $ ightharpoons$
	access time	seek time + rotational delay ▼
20		
Question 38 Complete	Which set of regist	ters are valid for addressing a memory location?
Marked out of	Select one or more SS:DI	e:
	DS:BX	
	DS:SI	
	✓ CS:IP	
Question 39 Not answered		tic disk drive with 8 surfaces, 512 tracks per surface, and 64 sectors per track. . What is the disk capacity
Marked out of 1.00	Answer:	Choose ▼

Question 40 A processor with 16-bit instruction set. The instruction composed of 2 fields: the first byte contains the opcode and the remainder the operand or an operand address. Complete What is the maximum directly addressable memory capacity? Marked out of 1.00 Select one: 256 1024 512 256K Question 41 The principle of cache memory relies on key features: locality of reference which involves spatial and temporal locality. Match the definition to keywords on the left Complete Marked out of Temporal 1.00 the tendency for a processor to access memory locations that have been used recently locality the tendency of execution to involve a number of memory locations that are clustered Spatial tendency to use large cache and prefetch mechanism locality Question 42 Convert -89.2345 to IEEE 32-bit floating point format (1 sign+ 8 exponent + 23 mantissa) in hex Complete Marked out of Answer: C2B27810 1.00 Question 43 In computer organization, the CPU transfer rate is much higher than that of memory. It is easy to match performance of these components by: Complete Marked out of Select one: 1.00 Introducing cache memory producing faster memory module increase the bus speed increase I/O speed

Question 44	Select correct	match for AL and carry flag at watch point #1:	
Complete		MOV BL, 8C	
Marked out of		MOV AL, 7E	
1.00		ADD AL, BL	
	watch point #3		
	AL	6A ▼	
	Carry flag	set ▼	
Question 45	W/wika a accusa	and of inchwesting to some up 10 yellong of wood in magnetic stating from 200h. Th	
Not answered		nce of instructions to sum up 10 values of word in memory starting from 200h. The stored at memory location 300h.	ie
Marked out of			
larked out of			
Announcemer	nte		
Amouncemen	its		
		Return to: BÀI THI CUỐI Kỳ ▶	



Bai thi ktmt k16 - KTMT

Computer Architecture and Assembly language (Trường Đại học Sư phạm Kỹ thuật Thành phố Hồ Chí Minh)

THI Kiến trúc máy tính và hợp ngữ (Thi Chung)

Ja	,
Bắt đầu và	o lúc Monday, 28 May 2018, 1:10 PM
	State Finished
Kết thú	c lúc Monday, 28 May 2018, 2:14 PM
	thực 1 giờ 4 phút hiện
Câu hỏi 1 Hoàn thành Đạt điểm 1,00	Consider the following assembly instruction sequence CMP DL, 0 JB x_label CMP DL, 9 JA a_label ADD DL, 30h JMP x_label a_label: CMP DL, 0Fh JA x_label ADD DL, 31h x_label: MOV AL, DL watch point: Choose correct value of AL register at watch point for different value of DL? DL=55h 85h \times DL=0FFh 41h \times DL=10 38h \times DL=8 0FFh \times
Câu hỏi 2 Hoàn thành	Select correct match for AX (Decimal) at watch points: MOV AX, 1BC
Đạt điểm 1,00	
Dặt diem 1,00	MOV CL, 2
	SHL AX, CL watch point #1: ADD AX, 166 watch point #2: SHR AX, CL watch point #3: SHR AX, CL
	watch point #1: 1064 V
	watch point #2: 266 V
	watch point #3: 266 V



Câu hỏi 3 Hoàn thành	if the location to which the control is to be transferred lies in a segment other
noan thann	than the current one, then the jump instruction is called
Đạt điểm 0,50	Select one:
) intrasegment mode
	intersegment mode
	intrasegment indirect mode
	intrasegment direct mode
	C massegment direct mode
Câu hỏi 4 Hoàn thành	Structural components of computer include:
Đạt điểm 1,00	Select one or more:
	☐ Interrupt
	Central processing unit
	☑ I/O
	☑ Memory
	□ DMA
Câu hỏi 5	Which could be correct ones for the destination operand in a data movement
Hoàn thành	instruction?
Hoàn thành	instruction?
Hoàn thành Đạt điểm 0,50	instruction? Select one or more:
	Select one or more:
	Select one or more:
	Select one or more: immediate data all choices are correct
Đạt điểm 0,50	Select one or more: immediate data all choices are correct register
Đạt điểm 0,50 Câu hỏi 6	Select one or more: immediate data all choices are correct register
Đạt điểm 0,50 Câu hỏi 6 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of
Đạt điểm 0,50 Câu hỏi 6	Select one or more: immediate data all choices are correct register memory location
Đạt điểm 0,50 Câu hỏi 6 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode
Đạt điểm 0,50 Câu hỏi 6 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump
Đạt điểm 0,50 Câu hỏi 6 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode
Đạt điểm 0,50 Câu hỏi ố Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump
Câu hỏi 6 Hoàn thành Đạt điểm 0,50	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump
Câu hỏi 6 Hoàn thành Đạt điểm 0,50	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug 0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug 0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24 SI = 120
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug 0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24 SI = 120 The following instruction is executed: MOV EAX, [SI+4] Assume the value in EAX is a 32-bit floating-point binary, what is the value of
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug 0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24 SI = 120 The following instruction is executed: MOV EAX, [SI+4]
Câu hỏi 6 Hoàn thành Đạt điểm 0,50 Câu hỏi 7 Hoàn thành	Select one or more: immediate data all choices are correct register memory location the instruction, JMP C008:2000h is an example of Select one or more: intrasegment mode near jump intersegment jump far jump Given a row of memory image in debug 0AE8:0120 13 96 D0 E0 00 40 08 42 - 99 80 3E 20 99 00 75 24 SI = 120 The following instruction is executed: MOV EAX, [SI+4] Assume the value in EAX is a 32-bit floating-point binary, what is the value of

Det diém 1,00 do {	Câu hỏi 8	
Dopt diém 1,00 do { n; } while (n > 0); Which ones are the equivalent logic sequence of instructions in Assembly Select one or more: mov cx, 10 a_label: loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz a_label: dec cx loop a_label mov cx, 10 a_label:		Given a code snippet:
Select one or more:	Hoàn thành	int n = 10;
y while (n > 0); Which ones are the equivalent logic sequence of instructions in Assembly Select one or more: ── mov cx, 10 a_label: loop a_label ── mov cx, 10 a_label: dec cx cmp cx, 0 jz a_label ── mov cx, 10 a_label: dec cx loop a_label ── mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: ── Mov AX, 30 Mov AX, 30 Mov CX,FFF MUL CX watch point: CX FFFF ── AX FFD0 ── DX Cau hoi 10 Không trà lici is the 1st bit). Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).	Đạt điểm 1,00	do {
Which ones are the equivalent logic sequence of instructions in Assembly Select one or more:		n;
Select one or more: mov cx, 10		} while (n > 0);
☐ mov cx, 10 a_label: loop a_label mov cx, 10 a_iabel: dec cx cmp cx, 0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: MOV AX,30 MOV CX,FFFF MUL CX watch point: CX watch point: CX watch point: CX FFFF MUL CX watch point: CX EFFF MUL CX watch point: CX EFFF mul cx move a point		Which ones are the equivalent logic sequence of instructions in Assembly
mov cx, 10 a_label: loop a_label mov cx, 10 a_label: dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFF MUL CX watch point: CX watch point: CX FFFF AX FFD0 TX Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
□ mov cx, 10 a_label: loop a_label □ mov cx, 10 a_label: dec cx cmp cx,0 jz a_label □ mov cx, 10 a_label: dec cx loop a_label □ mov cx, 10 a_label □ mov cx		Calact and an mana.
a_label: loop a_label mov cx, 10 a_label: dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF MUL CX Watch point: CX FFF MUL CX Watch point: CX FFF MUL CX Wat		
Cau hoi 10 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB part dism 0,50)		
□ mov cx, 10 a_label: dec cx cmp cx, 0 jz a_label □ mov cx, 10 a_label: dec cx loop a_label □ mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: MOV AX, 30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFDD □ CAU hôi 10 Không trà lời bạt điểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
a_label: dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF MUL CX watch point: CX FFFF DX O02F DX O02F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		loop a_label
dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label jmp a_label e_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: Câu hỏi 9 Hoàn thành Dạt diếm 1,00 The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFDO TREFF AX FFDO STORY Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit). Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
dec cx cmp cx,0 jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF MUL CX watch point: CX FFFF BY SYMPHIC CAN Watch point: CX Watch point: CX FFFF BY SYMPHIC CAN Watch point: CX SYMPHIC CAN Watch point: SYMPHIC		
jz a_label mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: walue of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF = FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
mov cx, 10 a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: Mov AX,30 Mov CX,FFFF MUL CX watch point: CX FFFF SYMUL CX watch point: SYMUL		
a_label: dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: Mov AX,30 MoV CX,FFFF MUL CX watch point: CX FFFF MUL CX watch point: CX FFFF AX FFD0 DX 002F Cau hoi 10 Không trả lời bạt diểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
dec cx loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF MUL CX watch point: CX FFFF AX FFD0 AX FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
loop a_label mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFD0 AX FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
mov cx, 10 a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFDO DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
a_label: dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFDO DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
dec cx cmp cx, 0 jz e_label jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
jz e_label jmp a_label e_label: Câu hỏi 9 Hoàn thành Dạt diểm 1,00 Câu hỏi 10 Không trả lởi Dạt diểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		_
jmp a_label e_label: The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF = FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
câu hỏi 9 Hoàn thành Đạt điểm 1,00 The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFDO DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
Câu hỏi 9 Hoàn thành Đạt điểm 1,00 The following sequence of instructions are executed. What is the correct value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
value of AX, CX, DX at watch point? MOV AX,30 MOV CX,FFFF MUL CX watch point: CX FFFF AX FFD0 DX 002F DX Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit). Dat diém 0,50	aî 1 ·· 0	TI 6 II 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
MOV CX,FFFF MUL CX watch point: CX FFFF AX FFD0 DX 002F DX Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
MUL CX watch point: CX FFFF V AX FFD0 V DX 002F V Câu hỏi 10 Không trả lời Đạt điểm 0,50 MUL CX Watch point: CX FFFF V AX FFD0 V EXAMPLE OF THE PROPERTY OF THE PR	Đạt điểm 1,00	MOV AX,30
watch point: CX FFFF AX FFD0 DX 002F Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		MOV CX,FFFF
CX FFFF \(\) AX FFD0 \(\) DX 002F \(\) Câu hỏi 10 Không trá lời Đạt điểm 0,50 CX FFFF \(\) AX FFD0 \(\) By the first bit in a byte value with OR instruction (LSB is the 1st bit).		MUL CX
AX FFD0 > DX 002F > Câu hỏi 10 Không trả lời Dạt điểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		watch point:
AX FFD0 > DX 002F > Câu hỏi 10 Không trá lời Đạt điểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
AX = FFD0 \(\text{DX} \) 002F \(\text{DX} \) 002F \(\text{V} \) Câu hỏi 10 \(\text{Không trả lời} \) Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		FFFF Y
Câu hỏi 10 Không trả lời Đạt điểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		
Câu hỏi 10 Không trá lời Đạt điểm 0,50 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit).		FFDU
Câu hỏi 10 Write mask byte (in hex) to set higher 4 bits in a byte value with OR instruction (LSB is the 1st bit). Đạt điểm 0,50		
Không trà lời is the 1st bit). Đạt điểm 0,50		DX 002F V
Không trả lời is the 1st bit). Đạt điểm 0,50		
Đạt điểm 0,50		
	Câu hỏi 10	
Answer:		
	Không trả lời	is the 1st bit).



Câu hỏi 11 Hoàn thành	After executing PUSH EAX instruction, the stack pointer
Đạt điểm 0,50	Select one:
Đạt diem 0,50	○ increment by 1
	decrements by 4
	O decrement by 1
	increment by 2
	O inclement by 2
Câu hỏi 12	Given an assembly code copying the memory buffer Buff1 to Buff2:
Không trả lời	PUSH DS
Đạt điểm 1,00	POP ES
	LEA SI, Buff1 LEA DI, Buff2
	MOV CX,20
	; Start of block
	cp_loop:
	MOV AL, Byte Ptr [SI]
	MOV Byte Ptr ES:[DI], AL INC SI
	INC SI
	LOOP cp_loop
	;End of block
	Choose equivalent string operations in place of block
	Select one or more:
	□ CLD
	cp_loop: MOVSB
	LOOP cp_loop
	□ STD
	cp_loop:
	MOVSB
	LOOP cp_loop
	CLD
	cp_loop: REP MOVSB
	LOOP cp_loop
	□ CLD
	REP MOVSB
Câu hỏi 13	the instruction that is used as prefix to an instruction to execute it repeatedly
Hoàn thành	until the CX register becomes zero is
Đạt điểm 0,50	Colort and
	Select one:
	○ CMPS
	○ SCAS
	○ CMPS
	⊚ REP
Câu hỏi 14	Write mask byte (in hex) to clear all the lower 7 bits of a byte value with AND
Hoàn thành	instruction.
Đạt điểm 0,50	Answer: AND AL, 01111111B
Đặt điểm 0,50	

ạt điểm 1,00	
	Answer:
iu hỏi 16	Given a row of memory image in debug
íhông trả lời	072C:FFF0 00 00 01 00 00 2C 07 - 07 01 2C 07 17 72 00 00
Đạt điểm 1,50	
oạt diem 1,50	SS=072C, SP=FFF8, DS = 072C
	Assume the stack now stores two (2) 16-bit parameters and one (1) 16-bit return address in following order: stack top (return address) >> parameter #1 >> parameter #2.
	The following sequence of instructions are executed. What is the correct values at watch points?
	MOV BP, SP
	watch point #1 (BP):
	MOV AX, [BP+2]
	watch point #2 (AX):
	ADD AX, [BP+4]
	watch point #3 (AX):
	MOV DI, 120
	MOV DI, 120
	ווטע [טון, אא
	watch point #1:
	watch point #2:
	watch point Chan
	#3:
Câu hỏi 17	The instruction that subtracts 1 from the contents of the specified
Hoàn thành	register/memory location is
Đạt điểm 0,50	Colorbanes
	Select one:
	DEC
	○ SUB
	○ SBB
	○ INC




Câu hỏi 18 Memory dump at 1D20:0200 shown as below: Không trả lời 1D20:0200 00 20 10 5D 55 47 00 90 - 00 10 20 30 40 50 60 70 Đạt điểm 1,00 Given value of registers: DS = 1D20, ES = 1D20, DI = 20AThe following sequence of instructions are executed: MOV SI,208h MOV AX,0040h MOV CX,000Ah CLD REPNZ SCASB watch point: What is the correct value of AX, SI, DI registers at watch point? DI Chọn... ∨ AX Chọn... ∨ SI Chọn... \vee Câu hỏi 19 What is the meaning of Amdahl's law in processor performance evaluation? Hoàn thành Select one: Đạt điểm 1,00 \bigcirc the cost reduce when moving from single-core to multicore processor the maximum speedup of a multicore processor \bigcirc the potential speedup of a program using multiple processor compared to a single processor $\ensuremath{\bigcirc}$ the speedup of a multicore processor when increasing system bus speed Câu hỏi 20 Which are the correct actions for LODSW string operation if DF is reset (=0) Hoàn thành Select one or more: Đạt điểm 0,50 ☐ Load 16-bit value at memory location pointed by ES:[DI] into AX ☑ Load 16-bit value at memory location pointed by DS:[SI] into AX Câu hỏi 21 When many devices of different transmission speed connect to the same bus, the overall system performance suffers. How did the design engineers resolved Không trả lời this: Đạt điểm 1,00 Select one: O PCI Express bus Multiple-Bus hierarchies O PCI bus O Split system bus into local bus and memory bus

Câu hỏi 22	the instruction, CMP to compare source and destination operands by
Hoàn thành	
Đạt điểm 0,50	Select one:
	adding
	o comparing
	○ dividing
	subtracting
	Subtracting
Câu hỏi 23	To balance the super speed of CPU with the slow response of memory, which
Hoàn thành	of the following measures have been made by engineers in system design?
Đạt điểm 1,00	Select one or more:
	$\ \ \square$ Make use of both on-chip and off-chip cache memory
	☑ Make wider data bus path
	☑ Using higher-speed bus and us hierarchy
	☑ To move data directly by DMA
Câu hỏi 24 Hoàn thành	The following sequence of instructions are executed. What is the correct value of AX, DX at watch point?
Đạt điểm 1,00	MOV DL,FF
	MOV AL,42
	IMUL DL
	watch point:
	AX = FFBE V
	DX 0000 v
Câu hỏi 25	In the RCR instruction, the contents of the destination operand undergoes function as
Hoàn thành	Select one:
Đạt điểm 0,50	carry flag is pushed into LSB then MSB is pushed into carry flag
	overflow flag is pushed into MSB then LSB is pushed into carry flag
	carry flag is pushed into MSB then LSB is pushed into carry flag
	auxiliary flag is pushed into LSB then MSB is pushed into carry flag
Câu hỏi 26	Which could be correct ones for the source operand in an instruction?
Hoàn thành	Colort and an arrange
Đạt điểm 0,50	Select one or more: immediate data
	✓ memory location
	indirect data
	☑ register
Câu hỏi 27	Convert the 32-bit floating point number A3358000 (in hex) to decimal.
Hoàn thành	Note:
Đạt điểm 1,00	Result with exponent should be written like (e.g): 1.2345678x10^-13
,	or 1.2345678x10^13 (no space between digits/characters)
	Answer: -9.83913471531×10^-18



Câu hỏi 28 Hoàn thành Đạt điểm 1,00	Select correct match for register values at watch points: MOV AX, 152D ADD AX, 003F watch point #1:
	ADD AH, 10 watch point #2:
	watch point #2: watch point #1: AH = 25 \times AL = 6C \times
Câu hỏi 29 Hoàn thành Đạt điểm 0,50	Which are the correct actions for SCASW string operation if DF is set (=1) Select one or more: ☐ decrease DI by 2 ☐ compare the value in AX register with 16-bit value at the memory location pointed by ES:[DI] and set/clear flag bits accordingly ☐ increase DI by 2 ☐ compare the value in AX register with 16-bit value at the memory location pointed by DS:[SI] and set/clear flag bits accordingly
Câu hói 30 Hoàn thành Đạt điểm 1,00	What is the correct value of SI, AL (in hex) at watch point: 01:
Câu hỏi 31 Hoàn thành Đạt điểm 1,00	Select the correct sequence of instructions to compute -1024/128 (all values are in hex). Step 1: CWD Step 2: MOV CX,80 Step 3: MOV CL,80 Step 4: IDIV CL

oàn thành	MOV BL, 8C	
ạt điểm 1,00	MOV AL, 7E	
	ADD AL, BL	
	watch point #1:	
	AL OA ~	
	Carry set V	
	flag	



Câu hỏi 34 Hoàn thành Đạt điểm 0,50	After executing the POP EAX instruction, the stack pointer Select one:
	 decrements by 4 decrements by 2 increments by 4 increment by 1
Câu hỏi 35	Sign-extend number BF (8-bit binary) to 16-bit. Write result in hex
Hoàn thành Đạt điểm 0,50	Answer: 191
Câu hỏi 36 Hoàn thành	Which of the following instructions are not valid?
Đạt điểm 0,50	Select one or more: ☑ MOV DS, B800h
	☐ MOV AX, [BP+2]
	☑ MOV SP, SS:[SI+2]
	☐ MOV AX, SI
Câu hỏi 37	The following sequence of instructions are executed. What is the correct
Hoàn thành	value of flag bits at watch point?
Đạt điểm 1,00	MOV AL, 0F ADD AL, F1
	watch point:
	Zero flag (OF)
	= reset
	Carry flag (CF) = set
Câu hỏi 38	Major structural components of the CPU include:
Hoàn thành	
Đạt điểm 1,00	Select one or more: Registers
	✓ Arithmetic and Logic Unit
	☐ Instruction Pointer (PC)
	☑ Interconnections
	☐ Instruction Register
Câu hỏi 39 Hoàn thành	Consider a magnetic disk drive with 8 surfaces, 512 tracks per surface, and 64 sectors per track. Sector size is 1 kB. What is the disk capacity
Đạt điểm 1,00	Answer: 512 KB V



