

# Foreign Language Interface Manual Including Support for ModelSim® DE/SE and Questa® SIM

Software Version 10.7c

## © 1991-2018 Mentor Graphics Corporation All rights reserved.

This document contains information that is proprietary to Mentor Graphics Corporation. The original recipient of this document may duplicate this document in whole or in part for internal business purposes only, provided that this entire notice appears in all copies. In duplicating any part of this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use and distribution of the proprietary information.

This document is for information and instruction purposes. Mentor Graphics reserves the right to make changes in specifications and other information contained in this publication without prior notice, and the reader should, in all cases, consult Mentor Graphics to determine whether any changes have been made.

The terms and conditions governing the sale and licensing of Mentor Graphics products are set forth in written agreements between Mentor Graphics and its customers. No representation or other affirmation of fact contained in this publication shall be deemed to be a warranty or give rise to any liability of Mentor Graphics whatsoever.

MENTOR GRAPHICS MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

MENTOR GRAPHICS SHALL NOT BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL, OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS PUBLICATION OR THE INFORMATION CONTAINED IN IT, EVEN IF MENTOR GRAPHICS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

**U.S. GOVERNMENT LICENSE RIGHTS:** The software and documentation were developed entirely at private expense and are commercial computer software and commercial computer software documentation within the meaning of the applicable acquisition regulations. Accordingly, pursuant to FAR 48 CFR 12.212 and DFARS 48 CFR 227.7202, use, duplication and disclosure by or for the U.S. Government or a U.S. Government subcontractor is subject solely to the terms and conditions set forth in the license agreement provided with the software, except for provisions which are contrary to applicable mandatory federal laws.

**TRADEMARKS**: The trademarks, logos and service marks ("Marks") used herein are the property of Mentor Graphics Corporation or other parties. No one is permitted to use these Marks without the prior written consent of Mentor Graphics or the owner of the Mark, as applicable. The use herein of a third-party Mark is not an attempt to indicate Mentor Graphics as a source of a product, but is intended to indicate a product from, or associated with, a particular third party. A current list of Mentor Graphics' trademarks may be viewed at: mentor.com/trademarks.

The registered trademark Linux<sup>®</sup> is used pursuant to a sublicense from LMI, the exclusive licensee of Linus Torvalds, owner of the mark on a world-wide basis.

**End-User License Agreement:** You can print a copy of the End-User License Agreement from: mentor.com/eula.

Mentor Graphics Corporation 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777 Telephone: 503.685.7000

Toll-Free Telephone: 800.592.2210
Website: mentor.com

Support Center: support.mentor.com

Send Feedback on Documentation: support.mentor.com/doc feedback form

## **Table of Contents**

Chapter 1	
Introduction	13
Using the VHDL FLI	14
Important Concepts	14
Using the VHDL FLI with Foreign Architectures	16
Declaring the FOREIGN Attribute	16
The FOREIGN Attribute String	16
Using the VHDL FLI with Foreign Subprograms	19
Declaring a Foreign Subprogram in VHDL	19
Matching VHDL Parameters with C Parameters	19
Matching VHDL Return Types with C Return Types	21
C Code and VHDL Examples	21
Mapping to VHDL Data Types	24
Using Checkpoint/Restore with the FLI	26
The Effect of Restart on FLI Application Code	29
Support for Verilog Instances	30
Support for SystemC	31
Support for Windows Platforms	32
VHDL FLI Examples	32
Compiling and Linking FLI C Applications	32
Compiling and Linking FLI C++ Applications	34
Using 64-bit with 32-bit FLI Applications	37
Porting C Code to the LP64 Data Model	37
64-bit Time Values in the FLI	37
Shared Library Dependency	38
FLI Tracing	43
The Purpose of Tracing Files	43
Invoking a Trace	43
Debugging FLI Application Code	44
Chapter 2	
FLI Functions by Category	47
Function Categories	47
Chapter 3	
FLI Function Definitions	55
mti_AddCommand()	61
mti_AddDPISaveRestoreCB()	65
mti_AddEnvCB()	67
mti_AddInputReadyCB()	71
mti_AddLoadDoneCB()	78
mti_AddOutputReadyCB()	82
¥ V	

	0.4
mti_AddQuitCB()	84
mti_AddRestartCB()	88
mti_AddRestoreCB()	92
mti_AddRestoreDoneCB()	96
mti_AddSaveCB()	100
mti_AddSimStatusCB()	104
mti_AddSocketInputReadyCB()	107
mti_AddSocketOutputReadyCB()	114
mti_AddTclCommand()	116
mti_AskStdin()	124
mti_Break()	127
mti_Cmd()	131
mti_CallStack()	135
mti_Command()	136
mti_CreateArrayType()	140
mti_CreateDriver()	146
mti_CreateEnumType()	153
mti_CreateProcess()	159
mti_CreateProcessWithPriority()	165
mti_CreateRealType()	179
mti_CreateRegion()	182
mti_CreateScalarType()	187
mti_CreateSignal()	190
mti_CreateTimeType()	196
mti_Delta()	199
mti_Desensitize()	203
mti_FatalError()	208
mti_FindDriver()	212
mti_FindPort()	216
mti_FindProjectEntry()	220
mti_FindRegion()	225
mti_FindSignal()	230
mti_FindVar()	236
mti_FirstLowerRegion()	241
mti_FirstProcess()	245
mti_FirstSignal()	250
mti_FirstVar()	255
mti_FirstVarByRegion()	262
mti_ForceSignal()	263
mti_Free()	275
mti_GetArrayElementType()	279
mti_GetArraySignalValue()	285
mti_GetArrayVarValue()	294
mti_GetCallingRegion()	302
mti_GetCheckpointFilename()	308
mti_GetCurrentRegion()	312
mti_GetDriverNames()	318
mti_GetDriverSubelements()	325
mti GetDriverValues()	329

#### **Table of Contents**

mti_GetDrivingSignals()	335
mti_GetEnumValues()	340
mti_GetEquivSignal()	348
mti_GetGenericList()	349
mti_GetLibraryName()	356
mti_GetNextEventTime()	362
mti_GetNextNextEventTime()	367
mti_GetNumRecordElements()	372
mti_GetParentSignal()	379
mti_GetPhysicalData()	385
mti_GetPrimaryName()	391
mti_GetProcessName()	395
mti_GetProcessRegion()	399
mti_GetProductVersion()	403
mti_GetRegionFullName()	405
mti_GetRegionKind()	409
mti GetRegionName()	425
mti_GetRegionSourceName()	429
mti_GetResolutionLimit()	433
mti_GetRunStopTime()	437
mti_GetSecondaryName()	440
mti_GetSignalMode()	445
mti_GetSignalName()	451
mti_GetSignalNameIndirect()	456
mti_GetSignalRegion()	462
mti_GetSignalSubelements()	466
mti_GetSignalType()	472
mti_GetSignalValue()	478
mti_GetSignalValueIndirect()	485
mti_GetTopRegion()	494
mti_GetTypeKind()	499
mti_GetVarAddr()	504
mti_GetVarImage()	513
mti_GetVarImageById()	519
mti GetVarKind()	525
mti_GetVarName()	526
mti_GetVarSubelements()	532
mti_GetVarType()	539
mti_GetVarValue()	543
mti_GetVarValueIndirect()	551
mti_GetWlfFilename().	560
mti_HigherRegion().	562
mti_Image()	566
mti_Interp()	571
mti_IsColdRestore()	575
mti_IsFirstInit()	579
mti_IsRestore()	583
mti_IsSystemcType()	587
mti IsSystemcSignedType()	

mti_KeepLoaded()	589
mti_Malloc()	593
mti_NextProcess()	596
mti_NextRegion()	600
mti_NextSignal()	604
mti_NextVar()	608
mti_Now()	614
mti_NowFormatted()	619
mti_NowIndirect()	620
mti_NowUpper()	625
mti_PrintFormatted()	631
mti_PrintMessage()	635
mti_Quit()	639
mti_Realloc()	642
mti_ReleaseSignal()	646
mti_RemoveEnvCB()	656
mti_RemoveLoadDoneCB()	659
mti_RemoveQuitCB()	663
mti_RemoveRestartCB()	667
mti_RemoveRestoreCB()	670
mti_RemoveRestoreDoneCB()	673
mti_RemoveSaveCB()	677
mti_RemoveSimStatusCB()	681
mti_RestoreBlock()	684
mti_RestoreChar()	688
mti_RestoreLong()	692
mti_RestoreProcess()	696
mti_RestoreShort()	701
mti_RestoreString()	705
mti_SaveBlock()	709
mti_SaveChar()	713
mti_SaveLong()	717
mti_SaveShort()	721
mti_SaveString()	725
mti_ScheduleDriver()	729
mti_ScheduleDriver64()	736
mti_ScheduleWakeup()	742
mti_ScheduleWakeup64()	746
mti_Sensitize()	750
mti_SetDriverOwner()	754
mti_SetSignalValue()	759
mti_SetVarValue()	766
mti_SignalImage()	773
mti_SignalIsResolved()	778
mti_TickDir()	788
mti_TickHigh()	792
	796
mti_TickLeft()	800
mti TickLow()	
IIII IICALUWU	0U4

#### **Table of Contents**

mti_TickRight()	808
mti_TimeToString()	
mti_VsimFree()	813
mti_WriteProjectEntry()	817

#### Index

**End-User License Agreement** 

## **List of Figures**

## **List of Tables**

Table 1-1. Parameters — VHDL to C Comparison	20
Table 1-2. Return Types — VHDL to C Comparison	21
Table 1-3. Mapping to VHDL Data Types	
Table 2-1. FLI Region Functions	47
	48
Table 2-3. FLI Signal Functions	48
	49
Table 2-5. FLI Variable Functions	50
Table 2-6. FLI Type Functions	50
	51
Table 2-8. FLI Memory Management Functions	52
Table 2-9. FLI Checkpoint/Restore Functions	52
Table 2-10. FLI Time and Event Functions	
Table 2-11. FLI Communication and Command Functions	54
Table 2-12. FLI Miscellaneous Functions	54

## Chapter 1 Introduction

This chapter provides background for using the ModelSim/Questa FLI (Foreign Language Interface) for VHDL.

For a categorical listing of FLI functions, refer to FLI Functions by Category. For complete details on the functions including purpose, syntax, and usage, refer to FLI Function Definitions.

Note For more complete information on current support for Questa SIM, refer to the Installatio and Licensing Guide.	n
Using the VHDL FLI	1
Compiling and Linking FLI C Applications	
Compiling and Linking FLI C++ Applications	
Using 64-bit with 32-bit FLI Applications	3'
Shared Library Dependency	3
FLI Tracing	4
Debugging FLI Application Code	1

## **Using the VHDL FLI**

FLI routines are C programming language functions that provide procedural access to information within the HDL simulator, executed via the vsim command. A user-written application can use these functions to traverse the hierarchy of an HDL design, get information about and set the values of VHDL objects in the design, get information about a simulation, and control (to some extent) a simulation run. The header file *mti.h* externs all of the FLI functions and types that can be used by an FLI application.

#### Note

The Tcl C interface is included in the FLI; you can find the *tcl.h* file in the *<install\_dir>/ include* directory. Tk and Tix are not included in the FLI because the FLI is in the kernel, not the user interface.

Important Concepts	14
Using the VHDL FLI with Foreign Architectures	16
Using the VHDL FLI with Foreign Subprograms	19
Mapping to VHDL Data Types	24
Using Checkpoint/Restore with the FLI	<b>26</b>
The Effect of Restart on FLI Application Code	<b>29</b>
Support for Verilog Instances	30
Support for SystemC	31
Support for Windows Platforms	32
VHDL FLI Examples	32

## **Important Concepts**

Before creating an FLI application, you should have a good understanding of the following concepts of simulation and foreign language operation.

- **Elaboration** When the simulator starts, it first goes through an elaboration phase during which it loads and connects the entire design and sets initial values. During this phase it loads all foreign shared libraries and executes the initialization functions of all foreign architectures.
- **Simulation** The simulation phase of the simulator begins when you execute the first run command and continues until you execute a quit or restart command. When you execute a restart command, the simulator goes through its elaboration phase again.
- **Foreign Architecture** A foreign architecture is a design unit that is instantiated in a design but that does not (generally) contain any VHDL code. Instead it is a link to a C model that can communicate to the rest of the design through the ports of the foreign architecture. Normally, a C model creates processes and reads and drives signal values;

in essence, behaving in the same manner as VHDL code but with the advantage of the power of C and the ease of reading and writing files and communicating with other system processes.

- **Foreign Subprogram** A foreign subprogram is a VHDL function or procedure that is implemented in C as opposed to VHDL. A foreign subprogram reads its in and inout parameters, performs some operation(s) which may include accessing simulator information through FLI function calls, writes its inout and out parameters, and returns a value (in the case of a function).
- Callback A callback is a C function that is registered with the simulator for a specific
  reason. The simulator calls the registered function whenever the reason occurs. Callback
  functions generally perform special processing whenever certain simulation conditions
  occur.
- **Process** A process is a VHDL process that is created through the FLI. It can either be scheduled for a specific time or be made sensitive to one or more signals that trigger the process to run. The process is associated with a C function and the C function is executed whenever the process is run by the simulator.

## Using the VHDL FLI with Foreign Architectures

To use the foreign language interface with C models, you first create and compile an architecture with the FOREIGN attribute. The string value of the attribute is used to specify the name of a C initialization function and the name of an object file to load.

When the simulator elaborates the architecture, it calls the initialization function. Parameters to the function include a list of ports and a list of generics. Refer to Mapping to VHDL Data Types.

Declaring the FOREIGN Attribute	16
The FOREIGN Attribute String	16

## **Declaring the FOREIGN Attribute**

Starting with VHDL93, the FOREIGN attribute is declared in package STANDARD. With the 1987 version, you need to declare the attribute yourself. You can declare it in a separate package, or you can declare it directly in the architecture. (This will also work with VHDL93).

## The FOREIGN Attribute String

The value of the FOREIGN attribute is a string containing three parts.

For the following declaration:

```
ATTRIBUTE foreign OF arch_name : ARCHITECTURE IS "app init app.so[; parameter]";
```

the attribute string parses this way:

- *app\_init* (required) The name of the initialization function for this architecture. Refer to The C Initialization Function.
- *app.so* (required) The path to the shared object file to load. See The C Initialization Function.
- *parameter* (optional) A string that is passed to the initialization function. This part is preceded by a semicolon.

If the you precede the initialization function with a plus (+) or minus (-), the simulator elaborates the VHDL architecture body in addition to the foreign code.

- + (as in the example below), elaborate the VHDL first.
- - elaborate the VHDL after the calling the foreign initialization function.

You can also use environment variables within the string, as in this example:

```
ATTRIBUTE foreign OF arch name : ARCHITECTURE IS "+app init $CAE/app.so";
```

#### **Location of Shared Object Files**

The simulator searches for object files in the following order:

- 1. \$MGC\_WD/<so> or ./<so> (If MGC\_WD is not set, then it will use ".")
- 2. <so>
- 3. within \$LD\_LIBRARY\_PATH
- 4. \$MGC\_HOME/lib/<so>
- 5. \$MODEL\_TECH/<so>
- 6. *\$MODEL\_TECH/../<so>*

In the search information above, <so> refers to the shared library path specified in the FOREIGN attribute string. MGC\_WD and MGC\_HOME are user-definable environment variables. MODEL\_TECH is set internally by vsim to the directory where the vsim executable resides.





The .so extension works on all platforms

#### The C Initialization Function

The initialization function is the entry point into the foreign C model. It typically does the following:

- Allocates memory to hold variables for the instance.
- Registers a callback function to free the memory when the simulator is restarted.
- Saves the handles to the signals in the port list.
- Creates drivers on the ports that will be driven.
- Creates one or more processes (a C function that can be called when a signal changes).
- Sensitizes each process to a list of signals.

The declaration of an initialization function is:

The elaboration phase calls the function specified in the foreign attribute is.

- The first parameter is a region ID that determines the location in the design for this instance.
- The second parameter is the last part of the string in the foreign attribute.
- The third parameter is a linked list of the generic values for this instance. The list will be NULL if there are no generics.
- The last parameter is a linked list of the ports for this instance. The typedef mtiInterfaceListT in mti.h describes the entries in these lists.

## Using the VHDL FLI with Foreign Subprograms

This section provides information on how you work with foreign subprograms.

Declaring a Foreign Subprogram in VHDL	19
Matching VHDL Parameters with C Parameters	19
Matching VHDL Return Types with C Return Types	<b>2</b> 1
C Code and VHDL Examples	21

## **Declaring a Foreign Subprogram in VHDL**

To call a foreign C subprogram, you must write a VHDL subprogram declaration that has the equivalent VHDL parameters and return type. Then use the FOREIGN attribute to specify which C function and module to load.

The syntax of the FOREIGN attribute is almost identical to the syntax used for foreign architectures. For instance:

```
procedure in_params(
    vhdl_integer : IN integer;
    vhdl_enum : IN severity_level;
    vhdl_real : IN real;
    vhdl_array : IN string);

attribute FOREIGN of in params : procedure is "in params app.so";
```

You must also write a subprogram body for the subprogram, although it will never be called. For instance:

```
procedure in_params(
    vhdl_integer : IN integer;
    vhdl_enum : IN severity_level;
    vhdl_real : IN real;
    vhdl_array : IN string) is
begin
    report "ERROR: foreign subprogram in_params not called";
end;
```

## **Matching VHDL Parameters with C Parameters**

You must accurately match the C parameters in your foreign C subprogram to the VHDL parameters in your VHDL package declaration.

The parameters must match in order as well as type.

Table 1-1. Parameters — VHDL to C Comparison

	Parameters of class CONSTANT OR VARIABLE		Parameters of class SIGNAL
VHDL Type	IN	INOUT/OUT	IN
Integer	int	int *	mtiSignalIdT
Enumeration	int	char * if <= 256 values	mtiSignalIdT
		int * if $> 256$ values	
Real	double *	double *	mtiSignalIdT
Time	mtiTime64T *	mtiTime64T *	mtiSignalIdT
Array	mtiVariableIdT	mtiVariableIdT	mtiVariableIdT
Record	mtiVariableIdT	mtiVariableIdT	mtiVariableIdT
File	Not supported		
Access Integer	int	int *	Not supported
Access Enumeration	int	int *	Not supported
Access Real	double *	double *	Not supported
Access Array	mtiVariableIdT *	mtiVariableIdT *	Not supported
Access File	Not supported		
Access Record	Not supported		

#### Note

Handles to foreign subprogram parameters (non-signals) are not persistent. The handles are no longer valid after the subprogram has exited, so they cannot be saved and used later by other foreign code.

Arrays are not NULL-terminated. The length of an array can be determined by calling mti\_TickLength() on the array's type.

Array and record SIGNAL parameters are passed as an mtiVariableIdT type. Any array or record sub-elements of these composite variables are also of type mtiVariableIdT. The values of all scalar sub-elements are of type mtiSignalIdT. To access the signal IDs, use mti\_GetVarSubelements() at each composite level. For each sub-element that is of a scalar type, use mti\_GetVarValueIndirect() to get the signal ID of the scalar. Once you have the signal IDs of the scalar sub-elements, you can use the FLI signal functions to manipulate the signals.

## Matching VHDL Return Types with C Return Types

You must match the C return types in your foreign C subprogram to the VHDL return types in your VHDL code.

Table 1-2. Return Types — VHDL to C Comparison

VHDL Return Type	C Return Type
Integer	int
Enumeration	int
Real <sup>1</sup>	mtiRealT
Time <sup>1</sup>	mtiTime64T
Array	Not supported
File	Not supported
Record	Not supported
Access	Not supported

<sup>1.</sup> On Linux<sup>®</sup>, the compiler switch -freg-struct-return must be used when compiling any FLI application code that contains foreign functions that return real or time values.

MtiRealT is a special type that you must use as the return type of a foreign function that returns a real value. Macros are provided in *mti.h* for setting values in and getting values out of variables of type mtiRealT.

## C Code and VHDL Examples

Use FOREIGN attribute specifications to connect C functions to VHDL procedures.

The following examples illustrate the association between C functions and VHDL procedures. The C function is connected to the VHDL procedure through the FOREIGN attribute specification.

#### C Subprogram Example

Functions declared in this code, **in\_params()** and **out\_params()**, have parameters and return types that match the procedures in the subsequent package declaration (**pkg**).

```
#include <stdio.h>
#include "mti.h"
char *severity[] = {"NOTE", "WARNING", "ERROR", "FAILURE"};
static char *get string(mtiVariableIdT id);
void in params (
                        vhdl_integer, /* IN integer
        int
                                                                     */
                        vhdl_enum,
                                            /* IN severity_level */
        int
        double
                                            /* IN real
                     *vhdl_real,
                                                                    */
        mtiVariableIdT vhdl_array
                                           /* IN string
                                                                     */
{
    printf("Integer = %d\n", vhdl_integer);
    printf("Enum = %s\n", severity[vhdl_enum]);
printf("Real = %g\n", *vhdl_real);
    printf("String = %s\n", get string(vhdl array));
void out_params (
        int *vhdl_integer, /* OUT integer */
char *vhdl_enum, /* OUT severity_level */
double *vhdl_real, /* OUT real */
mtiVariableIdT vhdl_array /* OUT string */
    char *val;
    int i, len, first;
    *vhdl integer += 1;
    *vhdl enum += 1;
    if (*vhdl enum > 3){
        *vhdl enum = 0;
    *vhdl real += 1.01;
    /* rotate the array */
    val = mti GetArrayVarValue(vhdl array, NULL);
    len = mti TickLength(mti GetVarType(vhdl array));
    first = val[0];
    for (i = 0; i < len - 1; i++)
        val[i] = val[i+1];
    val[len - 1] = first;
/* Convert a VHDL String array into a NULL terminated string */
static char *get string(mtiVariableIdT id)
    static char buf[1000];
    mtiTypeIdT type;
    int len;
    mti GetArrayVarValue(id, buf);
    type = mti GetVarType(id);
    len = mti TickLength(type);
```

```
buf[len] = 0;
return buf;
}
```

#### Package (pkg) Example

The FOREIGN attribute specification links the C functions (declared above) to VHDL procedures (**in\_params(**) and **out\_params(**)) in **pkg**.

```
package pkg is
    procedure in params (
        vhdl integer: IN integer;
         vhdl_enum : IN severity_level;
        vhdl real : IN real;
        vhdl array : IN string);
    attribute foreign of in params : procedure is "in params test.sl";
    procedure out params (
         vhdl integer: OUT integer;
        vhdl_enum : OUT severity_level;
vhdl_real : OUT real;
        vhdl_real : OUT real;
vhdl_array : OUT string);
    attribute foreign of out params : procedure is "out params test.sl";
end:
package body pkg is
    procedure in params (
        vhdl integer : IN integer;
        vhdl_enum : IN severity_level;
vhdl_real : IN real;
        vhdl array : IN string) is
        report "ERROR: foreign subprogram in_params not called";
    end;
    procedure out params (
         vhdl integer : OUT integer;
        vhdl_enum : OUT severity_level;
vhdl_real : OUT real;
        vhdl array : OUT string) is
         report "ERROR: foreign subprogram out params not called";
    end;
end;
```

#### **Entity (test) Example**

The VHDL model **test** contains calls to procedures (**in\_params**()) and **out\_params**()) that are declared in **pkg** and linked to functions in the C code.

```
entity test is end test;
use work.pkg.all;
architecture only of test is
begin
    process
       variable int : integer := 0;
        variable enum : severity level := note;
        variable r : real := 0.0;
        variable s : string(1 to 5) := "abcde";
    begin
        for i in 1 to 10 loop
            in params(int, enum, r, s);
            out params(int, enum, r, s);
        end loop;
        wait;
    end process;
end;
```

## Mapping to VHDL Data Types

Many FLI functions have parameters and return values that represent VHDL object values. There are specific methods for mapping the object values to the various VHDL data types.

VHDL data types are identified in the C interface by a type ID. A type ID can be obtained for a signal by calling mti\_GetSignalType() and for a variable by calling mti\_GetVarType().

Alternatively, the mti\_CreateScalarType(), mti\_CreateRealType(), mti\_CreateTimeType(), mti\_CreateEnumType(), and mti\_CreateArrayType() functions return type IDs for the data types they create.

Given a type ID handle, the mti\_GetTypeKind() function returns a C enumeration of mtiTypeKindT that describes the data type. The mapping between mtiTypeKindT values and VHDL data types is as follows:

mtiTypeKindT value	VHDL data type
MTI_TYPE_ACCESS	Access type (pointer)
MTI_TYPE_ARRAY	Array composite type
MTI_TYPE_C_ENUM	Enumeration scalar type for SystemC
MTI_TYPE_C_REAL	Floating point scalar type for SystemC
MTI_TYPE_ENUM	Enumeration scalar type
MTI_TYPE_FILE	File type
MTI_TYPE_PHYSICAL	Physical scalar type

Table 1-3. Mapping to VHDL Data Types

mtiTypeKindT value	VHDL data type
MTI_TYPE_REAL	Floating point scalar type
MTI_TYPE_RECORD	Record composite type
MTI_TYPE_SCALAR	Integer scalar type
MTI_TYPE_TIME	Time type

Table 1-3. Mapping to VHDL Data Types (cont.)

The C interface does not support object values for access and file types. Values for record types are supported at the non-record subelement level. Effectively, this leaves scalar types and arrays of scalar types as valid types for C interface object values. In addition, multi-dimensional arrays are accessed in the same manner as arrays of arrays. For example, toto(x,y,z) is accessed as toto(x)(y)(z).

Scalar and physical types use 4 bytes of memory; TIME and REAL types use 8 bytes. An enumeration type uses either 1 byte or 4 bytes, depending on how many values are in the enumeration. If it has 256 or fewer values, then it uses 1 byte; otherwise, it uses 4 bytes. In some cases, all scalar types are cast to "long" before being passed as a non-array scalar object value across the C interface. The mti\_GetSignalValue() function can be used to get the value of any non-array scalar signal object except TIME and REAL types, which can be retrieved using mti\_GetSignalValueIndirect(). Use mti\_GetVarValue() and mti\_GetVarValueIndirect() for variables.

#### **Enumeration Types**

Enumeration object values are equated to the position number of the corresponding identifier or character literal in the VHDL type declaration. For example:

#### **Real and Time Types**

Eight bytes are required to store the values of variables and signals of type REAL and TIME. In C, this corresponds, respectively, to the C "double" data type and the mtiTime64T structure defined in *mti.h*. The mti\_GetSignalValueIndirect() and mti\_GetVarValueIndirect() functions are used to retrieve these values.

#### **Array Types**

The C type "void \*" is used for array type object values. The pointer points to the first element of an array of C type "char" for enumeration types with 256 or fewer values, "double" for REAL types, "mtiTime64T" for TIME types, and "mtiInt32T" in all other cases. The first element of the array corresponds to the left bound of the array index range.

Multi-dimensional arrays are represented internally as arrays of arrays. For example, toto(x,y,z) is represented as toto(x)(y)(z). In order to get the values of the scalar subelements, you must use  $mti\_GetSignalSubelements()$  or  $mti\_GetVarSubelements()$  at each level of the array until you get to an array of scalars.

#### Note.

A STRING data type is represented as an array of enumeration values. The array is not NULL terminated as you would expect for a C string, so you must call mti\_TickLength() to get its length.

## Using Checkpoint/Restore with the FLI

In order to use checkpoint/restore with the FLI, any data structures that have been allocated in foreign models and certain IDs passed back from FLI function calls must be explicitly saved and restored.

There are two key features to aid with this process.

- Set of memory allocation functions When you allocate memory with one of these functions, the simulator will automatically restore it for you to the same location in memory, ensuring that pointers into the memory will still be valid.
- Collection of explicit functions to save and restore data You will need to use these
  functions for any pointers to your data structures and for IDs returned from FLI
  functions.

Pointers that you save and restore must point to memory allocated by the simulator. Objects in the shared library will no longer be valid if the shared library is reloaded into a different location during a restore. If you choose not to use the provided memory allocation functions, you will have to explicitly save and restore your allocated memory structures as well.

You must code your model assuming that the code could reside in a different memory location when restored. This requires that you update all process pointers during a restore and re-register all callback functions either in the init function or after the restore is complete.

#### **Example**

Example 1-1 shows a C model of a two-input AND gate taken from /<install\_dir>/examples/vhdl/foreign/example\_two/gates.c. It has been adapted for checkpoint/restore, and the added

lines are marked as comments. Note that this example addresses only one of the foreign architectures in the example file. If you plan to use the file from the installation directory, you should comment out the instantiation of the two foreign architectures that are not used.

#### Example 1-1. AND Gate with Checkpoint/Restore

```
dump: dump design;
      monit: monitor;
/*
\star This program creates a process sensitive to two signals and
* whenever one or both of the signals change it does an AND operation
* and drives the value onto a third signal.
#include <stdio.h>
#include "mti.h"
typedef struct {
    mtiSignalIdT in1;
    mtiSignalIdT in2;
    mtiDriverIdT out1;
    mtiProcessIdT proc; /* new */
} inst_rec;
void do and( void * param )
    inst rec * ip = (inst rec *)param;
    mtiInt32T val1, val2;
    mtiInt32T result;
         = mti_GetSignalValue( ip->in1 );
    val2 = mti_GetSignalValue( ip->in2 );
    result = val1 & val2;
   mti ScheduleDriver( ip->out1, result, 0, MTI INERTIAL );
}
void save data( void * param ) /* new function */
    inst rec * ip = (inst rec *)param;
    mti SaveBlock( (char*)&ip, sizeof(ip) );
}
void restore data( void * param ) /* new function */
    inst_rec * ip;
    mti RestoreBlock( (char*)&ip );
    mti AddSaveCB( save data, ip ); /* new */
    mti RestoreProcess( ip->proc, "p1", do and, ip );
}
void nop ( void * param )
void and gate init(
   mtiRegionIdT
                      region,
    char
                      *param,
    mtiInterfaceListT *generics,
    mtiInterfaceListT *ports
)
```

```
inst_rec *ip;
mtiSignalIdT outp;

if ( ! mti_IsRestore() ) { /* new */
    ip = (inst_rec *)mti_Malloc( sizeof(inst_rec) );
    mti_AddSaveCB( save_data, ip ); /* new */
    ip->in1 = mti_FindPort( ports, "in1" );
    ip->in2 = mti_FindPort( ports, "in2" );
    outp = mti_FindPort( ports, "out1" );
    ip->out1 = mti_CreateDriver( outp );
    ip->proc = mti_CreateProcess( "p1", do_and, ip ); /* changed */
    mti_Sensitize( ip->proc, ip->in1, MTI_EVENT ); /* changed */
    mti_Sensitize( ip->proc, ip->in2, MTI_EVENT ); /* changed */ }

else {
    mti_AddSaveCB( nop, NULL ); }

mti_AddRestoreCB( restore_data, 0 ); /* new */ }
```

The above example displays the following features:

- mti\_Malloc() is used instead of malloc().
- A callback is added using mti\_AddRestoreCB() to restore the ip pointer and p1 process.
- Two callbacks are added using mti\_AddSaveCB to save the ip pointer each time its
  value is determined.
- The mti\_IsRestore() flag is checked for restore.
- When a restore is being done, mti\_RestoreBlock() is used to restore the ip pointer because mti\_SaveBlock() was used to save it. (Restores must be performed in the same order as saves.) The pointer is saved in this fashion because there are no mti\_SavePointer/mti\_RestorePointer routines.
- mti\_RestoreProcess() is used to update the process created by mti\_CreateProcess() with the possibly new address of the do\_and() function. (This is in case the foreign code gets loaded into a different memory location.) All processes *must* be restored in this manner.
- All callbacks must be added with an mti\_Add\*() call during first initialization, restart, and restore. The restore does not restore callbacks because the routines might be located at different places after the restore operation.

## The Effect of Restart on FLI Application Code

When issue a restart command to the simulator, it, by default, reloads shared libraries.

This reload is based on the conditions:

• Reloading a shared library previously loaded due to a foreign attribute on a VHDL architecture.

Reloading a shared library previously loaded through the -foreign option to vsim.

You can override this default behavior in two ways.

- An FLI application can prevent reloading of the shared library in which it is contained by calling mti\_KeepLoaded() during execution of its foreign architecture initialization function.
- Control reloading of all shared libraries with the vsim options -keeploaded and
  -keeploadedrestart, both of which prevent any shared libraries from being reloaded
  during a restart.

When the simulator reloads a shared library, the internal state of any FLI application which it contains is automatically reset to its initial state. But when a shared library is not reloaded, if any FLI application which it contains does not specifically check for a restart and reset its internal state to its initial state, then the internal state of that FLI application will remain in its last simulation state even though time has been reset to zero.

Because FLI shared libraries might or might not be reloaded during a restart, it is wise to always include a restart callback function (see mti\_AddRestartCB()) in your FLI application that frees any memory that your code has allocated and resets the internal state of your application. It is also a good idea to avoid the use of static local variables.

## **Support for Verilog Instances**

The FLI functions are designed to work with VHDL designs and VHDL objects. However, the functions for traversing the design hierarchy also recognize Verilog instances.

The following functions operate on Verilog instances as indicated:

- mti\_GetTopRegion() Gets the first top-level module. Use mti\_NextRegion() to get additional top-level modules.
- mti GetPrimaryName() Gets the module name.
- mti\_GetSecondaryName() Returns NULL for normally compiled Verilog modules or the secondary name used for Verilog modules compiled with -fast.

The following functions operate on Verilog instances in the same manner as they operate on VHDL instances.

```
mti_CreateRegion() mti_GetRegionFullName()
mti_FindRegion() mti_GetRegionName()
mti_FirstLowerRegion() mti_GetRegionSourceName()
mti_GetCurrentRegion() mti_HigherRegion()
mti_GetLibraryName() mti_NextRegion()
```

you cannot use functions that operate on VHDL signals and drivers on Verilog nets and drivers. For example, a call to mti\_FirstSignal() on a Verilog region always returns NULL. You must use the PLI or VPI functions to operate on Verilog objects.

## Support for SystemC

Many FLI functions can operate on SystemC objects.

For a complete list of which functions support SystemC, refer to FLI Functions by Category.

#### **SystemC Regions**

FLI functions that return an existing mtiRegionIdT can also return SystemC regions, include the following:

```
mti_FindRegion() mti_HigherRegion()
mti_FirstLowerRegion() mti_NextRegion()
mti_GetCallingRegion() mti_GetProcessRegion()
mti_GetCurrentRegion() mti_GetSignalRegion()
mti_GetTopRegion() mti_GetRegionKind()
```

mti\_CreateRegion() cannot create SystemC regions. It can, however, create an accForeign region within a SystemC parent region.

#### **SystemC Signals**

Many FLI accessor functions that return an existing mtiSignalIdT can return SystemC signals. These include the following:

```
mti_FindPort()
mti_FindSignal()
mti_FirstSignal()
mti_NextSignal()
mti_GetPhysicalData()
```

mti\_GetSignalSubelements() can return individual bits of a SystemC vector. The function takes an mtiSignalIdT, which can be a SystemC vector (an error message results for a SystemC scalar or vector bit), and returns an array of mtiSignalIdTs, which can be SystemC vector bits.

The following functions, which all take an mtiSignalIdT, work correctly for SystemC signals:

```
mti_GetSignalValue()
mti_GetSignalValueIndirect()
```

#### mti\_GetArraySignalValue()

## **Support for Windows Platforms**

For the Windows operating system, sockets are separate objects from files and pipes, which require the use of different system calls.

There is no way to determine if a given descriptor is for a file or a socket. This necessitates the use of different callback functions for sockets under Windows. The following functions work specifically with sockets. While these functions are required for use with Windows, they are optional for use on Linux platforms.

- mti\_AddSocketInputReadyCB()
- mti\_AddSocketOutputReadyCB()

## **VHDL FLI Examples**

Included in the ModelSim/Questa installation is a header file that must be included with foreign C code and several examples that illustrate how to use the foreign language interface.

The header file is:

#### /<install dir>/include/mti.h

The examples are located in:

#### /<install\_dir>/examples/vhdl/foreign

in the following directories:

- *example\_one* illustrates how to create processes and sensitize them to signals and how to read and drive signals from these processes.
- example\_two illustrates traversal of the design hierarchy, creation of a simple gate function, creation and sensitization of a process, and loading of multiple foreign shared libraries.
- *example\_three* illustrates how to read a testvector file and use it to stimulate and test a design via FLI function calls.
- *example\_four* illustrates how to create and use foreign subprograms.

## Compiling and Linking FLI C Applications

The following platform-specific instructions show you how to compile and link your FLI applications so they can be loaded by ModelSim/Questa. Microsoft Visual C/C++ is supported

for creating Windows DLLs while **gcc** and **cc** compilers are supported for creating Linux shared libraries.

Although compilation and simulation switches are platform-specific, references to load shared objects are the same for all platforms. For information on loading objects see Using the VHDL FLI with Foreign Architectures and Declaring a Foreign Subprogram in VHDL.

#### Windows Platforms — Compiling C

Under Windows ModelSim/Questa loads a 32-bit dynamically linked library for each FLI application.

Microsoft Visual C 4.1 or Later

You can specify multiple -export options, one for each different FOREIGN attribute function name. The <C\_init\_function> argument is the function name specified in the FOREIGN attribute.

When executing **cl** commands in a DO file, use the /NOLOGO argument to prevent the Microsoft C compiler from writing the logo banner to stderr, which causes Tcl to think an error occurred.

If you need to run the Performance Analyzer on a design that contains FLI code, add these two arguments to the linking command shown above:

#### /DEBUG /DEBUGTYPE:COFF

which will add symbols to the .dll that the profiler can use in its report.

MinGW gcc

```
gcc -c -l<install_dir>\include
app.c gcc -shared -o app.dll app.o -L<install_dir>\win32
-lmtipli
```

#### 32-bit Linux Platform — Compiling C

If your foreign module uses anything from a system library, you will need to specify that library when you link your foreign module.

• gcc compiler:

```
gcc -c -l/<install_dir>/include -m32 app.c gcc -shared -WI, -Bsymbolic,--allow-shlib-undefined,--export-dynamic -o app.so app.o -lc
```

When using -Bsymbolic, all symbols are first resolved within the shared library at link time. This will result in a list of undefined symbols. This is only a warning for shared

libraries and can be ignored. If you are using ModelSim/Questa on Redhat version 6.0 through 7.1, you also need to add the -noinhibit-exec argument when you specify -Bsymbolic.

The compiler switch -freg-struct-return must be used when compiling any FLI application code that contains foreign functions that return real or time values.

#### 64-bit Linux for AMD64 and EM64T Platforms — Compiling C

64-bit Linux is supported on RedHat Enterprise Linux or SUSE Linux Enterprise Server.

• gcc compiler

```
gcc -c -fPIC -l/<install_dir>/include
app.c ld -shared -Bsymbolic -E --allow-shlib-undefined
-o app.so app.o
```

To compile for 32-bit operation, specify the -m32 argument on the gcc command line.

If your FLI application requires a user or vendor-supplied C library, or an additional system library, you will need to specify that library when you link your FLI application. For example, to use the system math library libm, specify -lm to the ld command:

```
gcc -c -fPIC -l/<install_dir>/include
math_app.c ld -shared -Bsymbolic -E --allow-shlib-undefined
\-o math_app.so math_app.o -lm
```

## Compiling and Linking FLI C++ Applications

The ModelSim/Questa simulator does not have direct support for any language other than standard C; however, you can load and execute C++ code under certain conditions.

Because the FLI functions have a standard C prototype, you must prevent the C++ compiler from mangling the FLI function names. This can be accomplished by using the following type of extern:

```
extern "C" { <FLI application function prototypes>}
```

The header file *mti.h* already includes this type of extern. You must also put any functions specified in a VHDL foreign attribute inside of this type of extern.

You must also place an 'extern "C"' declaration immediately before the body of every import function in your C++ source code, for example:

```
extern "C"
int myimport(int i)
{
    vpi_printf("The value of i is %d\n", i); }
```

The following platform-specific instructions show you how to compile and link your FLI C++ applications so that they can be loaded by the simulator. Microsoft Visual C++ is supported for creating Windows DLLs while GNU C++ and native C++ compilers are supported for creating Linux shared libraries.

Although compilation and simulation switches are platform-specific, references to load shared libraries are the same for all platforms. For information on loading libraries, see Using the VHDL FLI with Foreign Architectures and Declaring a Foreign Subprogram in VHDL.

#### **Windows Platforms**

• Microsoft Visual C++ 4.1 or Later

```
cl -c -GX -l<install_dir>\include
app.cpp link -dll -export:<C_init_function>
app.obj <install_dir>\win32\mtipli.lib
```

The -GX option enables exception handling.

You can specify multiple -export options, one for each different FOREIGN attribute function name, where <C\_init\_function> is the function name specified in the FOREIGN attribute.

When executing **cl** commands in a DO file, use the /NOLOGO argument to prevent the Microsoft C++ compiler from writing the logo banner to stderr, which causes Tcl to think an error occurred.

If you need to run the Performance Analyzer on a design that contains FLI code, add these two arguments to the linking command shown above:

#### /DEBUG /DEBUGTYPE:COFF

These arguments add symbols to the .dll that the profiler can use in its report.

• MinGWg++

```
g++ -c -l<install_dir>\include
app.cpp g++ -shared -o app.dll app.o -L<install_dir>\win32
-lmtipli
```

#### 32-bit Linux Platform

• GNU C++

```
g++ -c -fPIC
-l<install_dir>/modeltech/include app.cpp g++
-shared -Bsymbolic -fPIC -o app.so app.o
```

#### 64-bit Linux for AMD64 and EM64T Platforms

64-bit Linux<sup>®1</sup>is supported on RedHat Enterprise Linux or SUSE Linux Enterprise Server.

• GNU C++ compiler version gcc

```
g++ -c -fPIC -l/<install_dir>/include
app.cpp g++ -shared -Bsymbolic -o app.so app.o
```

If your FLI application requires a user or vendor-supplied C library, or an additional system library, you will need to specify that library when you link your FLI application. For example, to use the system math library libm, specify -lm:

g++ -c -fPIC -l/<install\_dir>/include math\_app.cpp g++ -shared -Bsymbolic -o math\_app.so math\_app.o -lm

36

<sup>1.</sup> Linux® is a registered trademark of Linus Torvalds in the U.S. and other countries.

# Using 64-bit with 32-bit FLI Applications

If you have 32-bit FLI applications and wish to use 64-bit ModelSim/Questa, you will need to port your code to 64 bits by moving from the ILP32 data model to the LP64 data model.

Porting C Code to the LP64 Data Model	
64-bit Time Values in the FLI.	37

# Porting C Code to the LP64 Data Model

There are several key points about porting C code to the LP64 data model.

- C long type grows to 64 bits.
- C pointer types, for example char\*, grow to 64 bits.
- all other data types are unchanged from the 32-bit world.
- C long and pointer types do not fit in a C int.
- functions with no visible prototype are assumed to return int.
- C long and pointer values are truncated to 32 bits when:
  - o returned as an int type.
  - assigned to an int type.
  - o cast to an int type.
  - o printf %d or %x formats are used instead of %ld or %lx.
- ints are zero- or sign-extended to 64 bits when
  - o returned as a long or pointer type.
  - assigned to a long or pointer type.
  - cast to a long or pointer type.

# 64-bit Time Values in the FLI

64-bit time values in the FLI are represented by the type mtiTime64T, which is defined in *mti.h*, where this type is defined as a 64-bit C long type on 64-bit systems, and as a C union type with 64-bit storage alignment on 32-bit systems.

C preprocessor macros are provided in *mti.h* to deal with mtiTime64T references and to make FLI code portable between 32- and 64-bit systems. The macros MTI\_TIME64\_INIT, MTI\_TIME64\_ASGN, MTI\_TIME64\_HI32, and MTI\_TIME64\_LO32 support initialization,

assignment, and reference to mtiTime64T objects as a 32-bit signed high-order component and a 32-bit unsigned low-order component. Here is a small example:

```
#include "mti.h"
mtiTime64T tMinus1 = MTI TIME64 INIT(-1,~0U); /* -1
void increment time(mtiTime64T *tval)
#if defined( LP64) || defined( LP64 )
   *tval = *tval + 1;
#else
   int t hi;
   unsigned int t lo;
   t hi = MTI TIME64 HI32(*tval);
   t lo = MTI TIME64 LO32(*tval);
   ++t lo;
   if (t lo == 0)
      ++t hi;
   MTI TIME64 ASGN(*tval, t hi, t lo);
#endif
```

# **Shared Library Dependency**

By default the simulator does not share the symbols defined by any of the shared libraries that it dynamically loads because of the many problems this can cause (such as, symbol clashing). However, you can load libraries with global symbol visibility by using the -gblso argument to **vsim**. Refer to the Command Reference Manual for details on this argument.

If you have a shared library that needs access to symbols in another shared library, but global visibility is not viable, then you must do one of the following:

- Put the shared library dependency in the link of the shared library that has the dependency.
- Code your shared library to dynamically load the shared library on which it depends and look up the symbols that it needs.

#### **Example 1**

This example shows two shared libraries, A and B. Library B uses functions in library A, and both libraries are dynamically loaded by ModelSim/Questa.

#### **FLI Code**

```
---- A.c ----
#include <mti.h>
int Afunc1( char * str )
   mti PrintFormatted( "Afunc1 was called with parameter \"%s\".\n", str
);
    return 17;
}
int Afunc2( char * str )
   mti PrintFormatted( "Afunc2 was called with parameter \"%s\".\n", str
);
   return 211;
void initForeign(
   mtiRegionIdT
                      region,
    char
                     *param,
   mtiInterfaceListT *generics,
   mtiInterfaceListT *ports
   mti PrintFormatted( "+++ Shared lib A initialized.\n" );
---- B.c ----
#include <mti.h>
extern int Afunc1( char * );
extern int Afunc2( char * );
void loadDoneCallback( void * param )
    int retval;
   retval = Afunc2( "B calling Afunc2" );
   mti PrintFormatted( "B called Afunc2 which returned %d.\n", retval );
}
void initForeign(
    mtiRegionIdT
                      region,
                     *param,
   mtiInterfaceListT *generics,
   mtiInterfaceListT *ports
   int retval;
    mti PrintFormatted( "+++ Shared lib B initialized.\n" );
    retval = Afunc1( "B calling Afunc1" );
    mti PrintFormatted( "B called Afunc1 which returned %d.\n", retval );
```

```
mti_AddLoadDoneCB( loadDoneCallback, 0 );
}
```

#### **Compilation Instructions**

The following commands illustrate how to compile the files. Refer to Compiling and Linking FLI C Applications for instructions on other platforms.

```
gcc -c -l$MTI_HOME/include src/A.cld -G -Bsymbolic -o libA.so A.ogcc -c -l$MTI_HOME/include src/B.cld -G -Bsymbolic -L . -I A -o B.so B.o
```

#### **Simulation Output**

```
setenv LD LIBRARY PATH .
vsim -c test -do test.do -foreign "initForeign libA.so" -foreign
"initForeign B.so"
Reading .../cproduct>/tcl/vsim/pref.tcl
# vsim -do test.do -foreign {initForeign libA.so} -foreign {initForeign
B.so} -c test
# Loading ../sunos5/../std.standard
# Loading work.test(a)
# Loading ./libA.so
# +++ Shared lib A initialized.
# Loading ./B.so
# +++ Shared lib B initialized.
# Afunc1 was called with parameter "B calling Afunc1".
# B called Afunc1 which returned 17.
# Afunc2 was called with parameter "B calling Afunc2".
# B called Afunc2 which returned 211.
# do test.do
```

## **Example 2**

This example shows two shared libraries, A and C. ModelSim/Questa dynamically loads library C which in turn dynamically loads library A.

Library A is the same as in the previous example.

#### **FLI Code**

```
---- C.c ----
#include <dlfcn.h>
#include <mti.h>
typedef int (*funcPtrT)(char *);
void initForeign(
    mtiRegionIdT
                      region,
    char
                      *param,
    mtiInterfaceListT *generics,
    mtiInterfaceListT *ports
          retval;
    int
    funcPtrT funcH;
    void * libH;
mti PrintFormatted( "+++ Shared lib C initialized.\n" );
    libH = dlopen("libA.so", RTLD LAZY);
    if ( ! libH ) {
        mti PrintMessage( "ERROR: Failed to load library libA.so.\n" );
    } else {
        funcH = dlsym( libH, "Afunc1" );
        if (! funcH ) {
           mti PrintMessage( "ERROR: Failed to find function \"Afunc1\" "
                              "in library libA.so.\n" );
        } else {
            retval = funcH( "C calling Afunc1" );
            mti PrintFormatted( "C called Afunc1 which returned %d.\n",
                               retval);
        }
}
```

#### **Compilation Instructions**

The following commands illustrate how to compile the files. Refer to Compiling and Linking FLI C Applications for instructions on other platforms.

gcc -c -l\$MTI\_HOME/include src/A.cld -G -Bsymbolic -o libA.so A.ogcc -c -l\$MTI\_HOME/include src/C.cld -G -Bsymbolic -o C.so C.o -ldl

#### Simulation output

```
vsim -c test -do test.do -foreign "initForeign C.so"
Reading .../product>/tcl/vsim/pref.tcl

# vsim -do test.do -foreign {initForeign C.so} -c test
# Loading ../sunos5/../std.standard
# Loading work.test(a)
# Loading ./C.so
# +++ Shared lib C initialized.
# Afunc1 was called with parameter "C calling Afunc1".
# C called Afunc1 which returned 17.
# do test.do
```

#### Note\_

The initForeign() function in library A is not called by ModelSim/Questa because it does not load library A as a foreign library.

# **FLI Tracing**

The foreign interface tracing feature is available for tracing user foreign language calls made to the MTI VHDL FLI. Foreign interface tracing creates two kinds of traces: a human-readable log of what functions were called, the value of the arguments, and the results returned; and a set of C-language files to replay what the foreign interface side did.

The Purpose of Tracing Files	<b>4</b> 3
Invoking a Trace	43

# The Purpose of Tracing Files

The tracing logfile aids you in debugging FLI code.

The primary purpose of the replay facility is to send the replay file to support for debugging cosimulation problems, or debugging FLI problems for which it is impractical to send the FLI code. Support would still require a copy of the VHDL/Verilog part of the design to actually execute a replay, but many problems can be resolved with the trace only.

# **Invoking a Trace**

To invoke the trace, execute **vsim** with the -trace\_foreign option

## **Syntax**

vsim -trace\_foreign <action>
[-tag <name>]

## **Arguments**

<action>

Specifies one of the following actions:

Value	Action	Result
1	create log only	writes a local file called "mti_trace_ <tag>"</tag>
2	create replay only	writes local files called "mti_data_ <tag>.c", "mti_init_<tag>.c", "mti_replay_<tag>.c" and "mti_top_<tag>.c"</tag></tag></tag></tag>
3	create both log and replay	

-tag <name>

(optional) Provides distinct file names for multiple traces.

### **Examples**

• Create a logfile.

vsim -trace\_foreign 1 mydesign

• Create both a logfile and a set of replay files.

vsim -trace\_foreign 3 mydesign

• Create a logfile with a tag of "2".

vsim -trace\_foreign 1 -tag 2 mydesign

The tracing operations provide tracing during all user foreign code-calls, including VHDL foreign process callbacks and Verilog VCL callbacks. The miscellaneous VHDL callbacks (LoadComplete, Restart, Quit, EnvChanged, SimStatus, Save and Restore) are traced during execution but not explicitly identified as being from a callback function.





Tracing does not work across checkpoint/restore operations.

# **Debugging FLI Application Code**

ModelSim/Questa offers the optional C Debug feature. This tool allows you to interactively debug C/C++ source code with the open-source **gdb** debugger.

Refer to the C Debug chapter in the User's Manual for details. If you do not have access to C Debug, continue reading for instructions on how to attach to an external C debugger.

In order to debug your FLI application code in a debugger, your application code must be compiled with debugging information (for example, by using the -g option argument). You must then load **vsim** into a debugger. Even though **vsim** is stripped, most debuggers will still execute it. You can invoke the debugger directly on **vsimk**, the simulation kernel where your application code is loaded (for example, "ddd `which vsimk`"), or you can attach the debugger to an already running **vsim** process. In the second case, you must attach to the PID for **vsimk**, and you must specify the full path to the **vsimk** executable (for example, "gdb \$MTI\_HOME/ sunos5/vsimk 1234").

On Linux systems you can use either **gdb** or **ddd**.

Since initially the debugger recognizes only FLI function symbols from **vsim**, when invoking the debugger directly on **vsim**, you need to place a breakpoint in the first FLI function that is called by your application code. An easy way to set an entry point is to put a call to mti\_GetProductVersion() as the first executable statement in your application code. Then, after

**vsim** has been loaded into the debugger, set a breakpoint in this function. Once you have set the breakpoint, run **vsim** with the usual arguments (for example, "run -c top").

When the breakpoint is reached, the shared library containing your application code has been loaded. In some debuggers you must use the **share** command to load the FLI application's symbols.

At this point all of the FLI application's symbols should be visible. You can now set breakpoints in and single step through your FLI application code.

# Chapter 2 FLI Functions by Category

FLI functions can be organized by category, as shown in this chapter.

For information on creating and using foreign architectures and subprograms, refer to the Chapter Introduction.

For complete details on the functions including purpose, syntax, and usage, refer to the Chapter FLI Function Definitions.

# **Function Categories**

This section group the functions into high-level categories.

**Table 2-1. FLI Region Functions** 

Function <sup>1</sup>	Action
mti_CreateRegion() <sup>2</sup>	Creates a new region
mti_FindRegion()	Finds a region by name
mti_FirstLowerRegion()	Gets the first subregion inside of a region
mti_FirstVarByRegion()	Gets the first SystemC variable or constant visible in a region.
mti_GetCallingRegion()	Gets the current elaboration region during elaboration or the region of the currently active process or signal resolution function or the current environment during simulation
mti_GetCurrentRegion()	Gets the current elaboration region during elaboration or the current environment during simulation
mti_GetGenericList()	Gets a list of the generics defined for a region
mti_GetTopRegion()	Gets the first top-level region
mti_HigherRegion()	Gets the parent region of a region
mti_NextRegion()	Gets the next region at the same level as a region
mti_GetLibraryName()	Gets the physical name of the library that contains a region
mti_GetPrimaryName()	Gets the primary name of a region (entity, package, or module)

Table 2-1. FLI Region Functions (cont.)

Function <sup>1</sup>	Action
mti_GetRegionFullName()	Gets the full hierarchical name of a region
mti_GetRegionKind()	Gets the type of a region (VHDL, Verilog, or SystemC)
mti_GetRegionName()	Gets the simple name of a region
mti_GetRegionSourceName()	Gets the name of the source file which contains a region
mti_GetSecondaryName()	Gets the secondary name of a region

<sup>1.</sup> All of these functions can access SystemC and Verilog objects.

**Table 2-2. FLI Process Functions** 

Function	Action
mti_CreateProcess()	Creates a new VHDL process
mti_CreateProcessWithPriority()	Creates a new VHDL process with a specific priority
mti_FirstProcess() <sup>1</sup>	Gets the first process in a region
mti_NextProcess() <sup>1</sup>	Gets the next process in a region
mti_GetProcessName() <sup>1</sup>	Gets the name of a process
mti_GetProcessRegion() <sup>1</sup>	Gets a handle to a process' region
mti_Sensitize()	Sensitizes a VHDL process to a VHDL signal
mti_Desensitize()	Desensitizes a VHDL process to the VHDL signals to which it is sensitive
mti_ScheduleWakeup()	Schedules a VHDL process to wake up at a specific time
mti_ScheduleWakeup64()	Schedules a VHDL process to wake up at a specific time using a 64-bit delay

<sup>1.</sup> This function can access SystemC objects.

**Table 2-3. FLI Signal Functions** 

Function	Action
mti_CreateSignal() <sup>1</sup>	Creates a new VHDL signal
mti_FindPort()	Finds a port signal in a port interface list
mti_FindSignal() <sup>2</sup>	Finds signals by name
mti_FirstSignal() <sup>2</sup>	Gets the first signal in a region

<sup>2.</sup> The mti\_CreateRegion() function cannot create SystemC or Verilog regions but it can create an accForeign region within a SystemC or Verilog parent region.

Table 2-3. FLI Signal Functions (cont.)

Function	Action
mti_ForceSignal()	Forces a value onto a VHDL signal
mti_GetArraySignalValue() <sup>2</sup>	Gets the value of a signal of type array
mti_GetDrivingSignals()	Gets a handle to all of the signals driving a signal
mti_GetEquivSignal()	Finds the representation of the signal according to the simulator.
mti_GetParentSignal() <sup>2</sup>	Gets the higher up signal to which a signal is connected
mti_GetSignalMode() <sup>2</sup>	Gets the mode (direction) of a signal
mti_GetSignalName() <sup>2</sup>	Gets the simple name of a scalar or top-level composite signal
mti_GetSignalNameIndirect() <sup>2</sup>	Gets the full simple name of a signal including array indices and record subelement names
mti_GetSignalRegion() <sup>2</sup>	Gets the region in which a signal is declared
mti_GetSignalSubelements() <sup>2</sup>	Gets the subelements of a composite signal
mti_GetSignalType() <sup>2</sup>	Gets the type of a signal
mti_GetSignalValue() <sup>2</sup>	Gets the value of a VHDL or SystemC scalar signal of type enumeration, integer, or physical (VHDL only)
mti_GetSignalValueIndirect() <sup>2</sup>	Gets the value of a signal of any type except record
mti_NextSignal() <sup>2</sup>	Gets the next signal in a region
mti_ReleaseSignal()	Releases a force on a VHDL signal
mti_SetSignalValue()	Sets the value of a VHDL signal
mti_SignalImage() <sup>2</sup>	Gets the string image of a signal's value
mti_SignalIsResolved()	Indicates whether or not the specified signal is resolved

- 1. This function works with SystemC to the extent that you can create a VHDL signal in a SystemC region.
- 2. This function can access SystemC objects.

**Table 2-4. FLI Driver Functions** 

Function	Action
mti_CreateDriver()	Creates a driver on a VHDL signal
mti_FindDriver()	Finds out if a VHDL signal has any drivers on it
mti_GetDriverNames()	Gets the names of all drivers on a VHDL signal
mti_GetDriverSubelements()	Gets the subelements of a composite driver

# Table 2-4. FLI Driver Functions (cont.)

Function	Action
mti_GetDriverValues()	Gets the values of all drivers on a VHDL signal
mti_ScheduleDriver()	Schedules a driver to drive a value onto a VHDL signal
mti_ScheduleDriver()	Schedules a driver to drive a value onto a VHDL signal with a 64-bit delay
mti_SetDriverOwner()	Sets the owning process of a driver

## **Table 2-5. FLI Variable Functions**

Function	Action
mti_FindVar()	Finds a VHDL variable, generic, or constant by name
mti_FirstVar()	Gets the first VHDL variable, generic, or constant in a process
mti_NextVar()	Gets the next VHDL variable, generic, or constant in a process
mti_GetArrayVarValue()	Gets the value of a VHDL variable of type array
mti_GetVarAddr()	Gets a pointer to a VHDL variable's value space
mti_GetVarImage()	Gets the string image of the value of a VHDL constant, generic, or variable (by name).
mti_GetVarImageById()	Gets the string image of a VHDL variable's value (by ID)
mti_GetVarKind()	Gets the kind of VHDL variable
mti_GetVarName()	Gets the simple name of a VHDL variable
mti_GetVarSubelements()	Gets the subelements of a composite VHDL variable
mti_GetVarType()	Gets the type of a VHDL variable
mti_GetVarValue()	Gets the value of a scalar VHDL variable of type enumeration, integer, or physical
mti_GetVarValueIndirect()	Gets the value of a VHDL variable of any type except record
mti_SetVarValue()	Sets the value of a VHDL variable

## **Table 2-6. FLI Type Functions**

Function	Action
mti_CreateArrayType()	Creates an array type
mti_CreateEnumType()	Creates an enumeration type

Table 2-6. FLI Type Functions (cont.)

Function	Action
mti_CreateRealType()	Creates a real type
mti_CreateScalarType()	Creates a scalar type
mti_CreateTimeType()	Creates a time type
mti_GetArrayElementType() <sup>1</sup>	Gets the type of an array type's subelements
mti_GetNumRecordElements()	Gets the number of subelements in a record type
mti_GetEnumValues() <sup>1</sup>	Gets the values of an enumeration type
mti_GetPhysicalData()	Gets the unit information of a physical type
mti_GetTypeKind() <sup>1</sup>	Gets the kind of a type
mti_Image() <sup>1</sup>	Gets the string image of a value of a specific type
mti_IsSystemcSignedType()	Determines if the argument is a handle to a SystemC signed type.
mti_IsSystemcType()	Determines if the argument is a handle to a SystemC type.
mti_TickDir() <sup>1</sup>	Gets the direction of a type
mti_TickHigh() <sup>1</sup>	Gets the high value of a ranged type
mti_TickLeft() <sup>1</sup>	Gets the left value of a ranged type
mti_TickLength() <sup>1</sup>	Gets the length of a type
mti_TickLow() <sup>1</sup>	Gets the low value of a ranged type
mti_TickRight() <sup>1</sup>	Gets the right value of a ranged type

<sup>1.</sup> This function can access SystemC objects.

**Table 2-7. FLI Callback Functions** 

Function	Action
mti_AddEnvCB()	Adds an environment change callback
mti_AddLoadDoneCB()	Adds an elaboration done callback
mti_AddQuitCB()	Adds a simulator exit callback
mti_AddRestartCB()	Adds a simulator restart callback
mti_AddRestoreCB()	Adds a simulator restore callback
mti_AddRestoreDoneCB()	Adds a simulator restore done callback

**Table 2-7. FLI Callback Functions (cont.)** 

Function	Action
mti_AddSaveCB()	Adds a simulator checkpoint callback
mti_AddSimStatusCB()	Adds a simulator run status change callback
mti_AddInputReadyCB()	Adds or removes a file/pipe input ready callback
mti_AddOutputReadyCB()	Adds or removes a file/pipe output ready callback
mti_AddSocketInputReadyCB()	Adds or removes a socket input ready callback
mti_AddSocketOutputReadyCB()	Adds or removes a socket output ready callback
mti_RemoveEnvCB()	Removes an environment change callback
mti_RemoveLoadDoneCB()	Removes an elaboration done callback
mti_RemoveQuitCB()	Removes a simulator exit callback
mti_RemoveRestartCB()	Removes a simulator restart callback
mti_RemoveRestoreCB()	Removes a simulator restore callback
mti_RemoveRestoreDoneCB()	Removes a simulator restore done callback
mti_RemoveSaveCB()	Removes a simulator checkpoint callback
mti_RemoveSimStatusCB()	Removes a simulator run status change callback

# **Table 2-8. FLI Memory Management Functions**

Function	Action
mti_Malloc()	Allocates simulator-managed memory
mti_Realloc()	Re-allocates simulator-managed memory
mti_Free()	Frees simulator-managed memory
mti_VsimFree()	Frees memory allocated by an FLI function that would normally be freed with the free() C-library function

## Table 2-9. FLI Checkpoint/Restore Functions

Function	Action
mti_AddDPISaveRestoreCB()	Adds a simulator checkpoint and restore callback for DPI.
mti_GetCheckpointFilename()	Gets the name of the current checkpoint file
mti_IsRestore()	Determines if a restore operation is in progress
mti_IsColdRestore()	Determines if a cold restore operation is in progress
mti_SaveBlock()	Saves a block of data to the checkpoint file

Table 2-9. FLI Checkpoint/Restore Functions (cont.)

Function	Action
mti_SaveChar()	Saves a byte of data to the checkpoint file
mti_SaveLong()	Saves sizeof(long) bytes of data to the checkpoint file
mti_SaveShort()	Saves sizeof(short) bytes of data to the checkpoint file
mti_SaveString()	Saves a null-terminated string to the checkpoint file
mti_RestoreBlock()	Gets a block of data from the checkpoint file
mti_RestoreChar()	Gets a byte of data from the checkpoint file
mti_RestoreLong()	Gets sizeof(long) bytes of data from the checkpoint file
mti_RestoreShort()	Gets sizeof(short) bytes of data from the checkpoint file
mti_RestoreString()	Gets a null-terminated string from the checkpoint file
mti_RestoreProcess()	Restores a process that was created by mti_CreateProcess() or mti_CreateProcessWithPriority()

**Table 2-10. FLI Time and Event Functions** 

Function	Action
mti_Delta()	Gets the simulator iteration count for the current time step
mti_Now()	Gets the low order 32 bits of the 64-bit current simulation time
mti_NowUpper()	Gets the high order 32 bits of the 64-bit current simulation time
mti_NowIndirect()	Gets the upper and lower 32 bits of the 64-bit current simulation time
mti_GetNextEventTime()	Gets the next event time (from a foreign subprogram or callback)
mti_GetNextNextEventTime()	Gets the next event time (from a VHDL process)
mti_GetResolutionLimit()	Gets the simulator resolution limit
mti_GetRunStopTime()	Gets the stop time of the current simulation run
mti_NowFormatted()	Returns the current simulation time formatted according to specified flags.
"mti_TimeToString()" on page 812	Returns a conversion of a specified time value, formatted according to specified flags.

**Table 2-11. FLI Communication and Command Functions** 

Function	Action
mti_AddCommand()	Adds a user-defined simulator command
mti_AddTclCommand()	Adds a user-defined Tcl-style simulator command
mti_Interp()	Gets the Tcl_Interp pointer used in the simulator
mti_CallStack()	Prints a call stack from the point where the call is made
mti_Command()	Executes a simulator command
mti_Cmd()	Executes a simulator command with Tcl return status and no transcribing
mti_AskStdin()	Prompts the user for an input string
mti_PrintMessage()	Prints a message to the main transcript window
mti_PrintFormatted()	Prints a formatted message to the main transcript window
mti_Break()	Requests the simulator to halt
mti_FatalError()	Requests the simulator to halt with a fatal error
mti_Quit()	Requests the simulator to exit immediately

**Table 2-12. FLI Miscellaneous Functions** 

Function	Action
mti_GetProductVersion()	Gets the name and version of the simulator
mti_GetWlfFilename()	Gets the name of the waveform logfile (.wlf)
mti_FindProjectEntry()	Gets the value of an entry in the project (.ini) file
mti_WriteProjectEntry()	Writes an entry to the project (.ini) file
mti_IsFirstInit()	Detects the first call to the initialization function
mti_KeepLoaded()	Requests that the current shared library not be unloaded on restart or load of a new design

# **Chapter 3 FLI Function Definitions**

This chapter describes the FLI functions in detail, explaining their purpose, syntax, and usage.

For information on creating and using foreign architectures and subprograms, refer to Introduction. For a categorical listing of FLI functions, refer to FLI Functions by Category.

Keep in mind the following caveats which are described further in the appropriate function descriptions:

- There are several FLI functions that work only during certain simulator phases (for example, mti\_GetVarImage()), or only when called from a certain context (for example, from either inside of a process (mti\_GetNextEventTime()) or outside of a process (mti\_GetNextEventTime())).
- There are others that have slightly different behavior depending on when they are called and from which context (for example, mti\_GetCurrentRegion() and mti\_GetCallingRegion()).
- There are also several FLI functions that can be used on Verilog and SystemC regions in addition to VHDL regions (for example, mti\_GetRegionKind()).

Function arguments are required unless marked as optional.

mti_AddCommand()	<b>61</b>
mti_AddDPISaveRestoreCB()	65
mti_AddEnvCB()	<b>67</b>
mti_AddInputReadyCB()	<b>71</b>
mti_AddLoadDoneCB()	<b>78</b>
mti_AddOutputReadyCB()	<b>82</b>
mti_AddQuitCB()	84
mti_AddRestartCB()	88
mti_AddRestoreCB()	92
mti_AddRestoreDoneCB()	96
mti_AddSaveCB()	100
mti_AddSimStatusCB()	104
mti_AddSocketInputReadyCB()	<b>107</b>
mti_AddSocketOutputReadyCB()	114
mti_AddTclCommand()	116

4. 4. 1.0(11.0)	
_	124
	127
	131
mti_CallStack()	135
mti_Command()	136
mti_CreateArrayType()	140
mti_CreateDriver()	146
mti_CreateEnumType()	<b>153</b>
mti_CreateProcess()	159
mti_CreateProcessWithPriority()	165
mti_CreateRealType()	<b>179</b>
mti_CreateRegion()	182
mti_CreateScalarType()	<b>187</b>
mti_CreateSignal()	190
mti_CreateTimeType()	196
mti_Delta()	199
	203
mti_FatalError()	208
	212
	216
	220
	225
	230
	236
mti_FirstLowerRegion()	
	245
	<b>250</b>
	<b>255</b>
	<b>262</b>
	<b>263</b>
	<ul><li>203</li><li>275</li></ul>
	<b>279</b>
	219 285
	205 294
	<b>302</b>
	. 11 /

mti_GetCheckpointFilename()	8
mti_GetCurrentRegion()	2
mti_GetDriverNames()	8
mti_GetDriverSubelements()	5
mti_GetDriverValues()	9
mti_GetDrivingSignals()	5
mti_GetEnumValues()	0
mti_GetEquivSignal()	8
mti_GetGenericList()	9
mti_GetLibraryName()	6
mti_GetNextEventTime()	2
mti_GetNextNextEventTime()	7
mti_GetNumRecordElements()	2
mti_GetParentSignal()	9
mti_GetPhysicalData() 38	5
mti_GetPrimaryName() 39	1
mti_GetProcessName()	5
mti_GetProcessRegion()	9
mti_GetProductVersion()	3
mti_GetRegionFullName()	5
mti_GetRegionKind()	9
mti_GetRegionName()	5
mti_GetRegionSourceName()	9
mti_GetResolutionLimit()	3
mti_GetRunStopTime()	7
mti_GetSecondaryName()44	0
mti_GetSignalMode()	5
mti_GetSignalName() 45	1
mti_GetSignalNameIndirect() 45	6
mti_GetSignalRegion() 46.	2
mti_GetSignalSubelements()	6
mti_GetSignalType()	2
mti_GetSignalValue()	8
mti_GetSignalValueIndirect() 48	5
mti CatTanRagian()	4

mti_GetTypeKind()	499
mti_GetVarAddr()	504
mti_GetVarImage()	<b>513</b>
$mti\_GetVarImageById()$	<b>519</b>
mti_GetVarKind()	<b>525</b>
mti_GetVarName()	<b>526</b>
mti_GetVarSubelements()	<b>532</b>
mti_GetVarType()	539
mti_GetVarValue()	543
mti_GetVarValueIndirect()	<b>551</b>
mti_GetWlfFilename()	<b>560</b>
mti_HigherRegion()	<b>562</b>
mti_Image()	<b>566</b>
mti_Interp()	<b>571</b>
mti_IsColdRestore()	<b>575</b>
mti_IsFirstInit()	<b>579</b>
mti_IsRestore()	<b>583</b>
mti_IsSystemcType()	<b>587</b>
mti_IsSystemcSignedType()	588
mti_KeepLoaded()	589
mti_Malloc()	<b>593</b>
mti_NextProcess()	<b>596</b>
mti_NextRegion()	600
mti_NextSignal()	604
mti_NextVar()	608
mti_Now()	614
mti_NowFormatted()	619
mti_NowIndirect()	<b>620</b>
mti_NowUpper()	625
mti_PrintFormatted()	631
mti_PrintMessage()	635
mti_Quit()	639
mti_Realloc()	642
mti_ReleaseSignal()	646
mti RemoveEnvCB()	656

mti_RemoveLoadDoneCB()	659
mti_RemoveQuitCB()	663
mti_RemoveRestartCB()	<b>667</b>
mti_RemoveRestoreCB()	<b>670</b>
mti_RemoveRestoreDoneCB()	673
mti_RemoveSaveCB()	<b>677</b>
mti_RemoveSimStatusCB()	681
mti_RestoreBlock()	684
mti_RestoreChar()	688
mti_RestoreLong()	692
mti_RestoreProcess()	696
mti_RestoreShort()	<b>701</b>
mti_RestoreString()	<b>705</b>
mti_SaveBlock()	<b>709</b>
mti_SaveChar()	<b>713</b>
mti_SaveLong()	<b>717</b>
mti_SaveShort()	<b>721</b>
mti_SaveString()	<b>725</b>
mti_ScheduleDriver()	<b>729</b>
mti_ScheduleDriver64()	<b>736</b>
mti_ScheduleWakeup()	<b>742</b>
mti_ScheduleWakeup64()	<b>746</b>
mti_Sensitize()	<b>750</b>
mti_SetDriverOwner()	<b>754</b>
mti_SetSignalValue()	<b>759</b>
mti_SetVarValue()	<b>766</b>
mti_SignalImage()	<b>773</b>
mti_SignalIsResolved()	<b>778</b>
mti_TickDir()	<b>788</b>
mti_TickHigh()	<b>792</b>
mti_TickLeft()	<b>796</b>
mti_TickLength()	800
mti_TickLow()	804
mti_TickRight()	808
mti TimeToString()	812

mti_VsimFree()	813
mti WriteProjectEntry()	817

# mti\_AddCommand()

Adds a user-defined simulator command.

### **Syntax**

mti\_AddCommand( cmd\_name, cmd\_func )

#### **Arguments**

Name	Туре	Description
cmd_name	char *	The name of the command.
cmd_func	mtiVoidFuncPtrT	A pointer to the function that will be called whenever the command is recognized by the command interpreter

#### **Return Values**

Nothing

### **Description**

mti\_AddCommand() adds the specified command to the simulator. The case of the command name is significant. The simulator command interpreter subsequently recognizes the command and calls the command function whenever the command is recognized. The entire command line (the command and any arguments) is passed to the command function as a character string. The command function prototype is:

```
void commandFuncName( char * command )
```

You can add a command with the same name as a previously added command (or even a standard simulator command), but only the last command you add has any effect.

#### **Examples**

#### FLI code

62

```
#include <mti.h>
void printSigInfo( void * param )
  char *
               cp;
  char *
               command = param;
  mtiSignalIdT sigid;
  mti PrintFormatted( "Time [%d,%d] delta %d:\n", mti NowUpper(),
                    mti_Now(), mti_Delta() );
  mti PrintFormatted( " Command: %s\n", command );
  for ( cp = command; (*cp != ' ') && (*cp != '\0'); cp++ ) { ; }
  for (; (*cp == ' ') && (*cp != '\0'); cp++ ) { ; }
  if ( *cp == '\0' ) {
      mti_PrintMessage( "
                          Usage: printSig <signame>\n" );
  } else {
      sigid = mti_FindSignal( cp );
      if (! sigid) {
         mti_PrintFormatted( " Signal %s not found.\n", cp );
      } else {
          switch ( mti GetTypeKind( mti GetSignalType( sigid ))) {
            case MTI TYPE SCALAR:
            case MTI_TYPE_ENUM:
            case MTI_TYPE_PHYSICAL:
              mti PrintFormatted( "
                                       Signal %s = %d\n", cp,
                                 mti GetSignalValue( sigid ) );
              break;
             default:
              mti PrintFormatted( " The type of signal %s "
                                  "is not supported.\n", cp );
              break;
          }
      }
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                         */
 mtiInterfaceListT *generics, /* A list of generics for the foreign
                                                                         */
                               /* model.
                                                                         */
                               /* A list of ports for the foreign model.*/
  mtiInterfaceListT *ports
  mti_AddCommand( "printSig", printSigInfo );
```

```
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      signal s2 : real := 1.0;
      s1 <= not s1 after 5 ns;
      s2 <= s2 + 1.0 after 5 ns;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> printSig
    # Time [0,0] delta 0:
    # Command: printSig
       Usage: printSig <signame>
    VSIM 2> printSig /top/s2
    # Time [0,0] delta 0:
    # Command: printSig /top/s2
        The type of signal /top/s2 is not supported.
    VSIM 3> printSig /top/s3
    # Time [0,0] delta 0:
    # Command: printSig /top/s3
       Signal /top/s3 not found.
    VSIM 4> printSig /top/s1
    # Time [0,0] delta 0:
    # Command: printSig /top/s1
      Signal /top/s1 = 0
    VSIM 5> run 5
    VSIM 6> printSig /top/s1
    # Time [0,5] delta 1:
    # Command: printSig /top/s1
        Signal /top/s1 = 1
    VSIM 7> quit
Related Topics
 mti_AddSocketInputReadyCB()
 mti_AddSocketOutputReadyCB()
 mti_AddLoadDoneCB()
 mti_Interp()
 mti_SetSignalValue()
```

```
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddDPISaveRestoreCB()

Adds a simulator checkpoint and restore callback for DPI.

#### **Syntax**

mti\_AddDPISaveRestoreCB(saveFuncPtr, restoreFuncName)

#### **Arguments**

Name	Туре	Description
saveFuncPtr	mtiVoidFuncPtrT	A pointer to a function to be called when the simulator does a checkpoint.
restoreFuncName	char*	The name of restore callback function. Must be non-NULL.

#### **Return Values**

Nothing

#### **Description**

mti\_AddDPISaveRestoreCB() registers a pair of functions to the list of callback functions of the simulator's checkpoint and restore functionality.

The checkpoint callback function is registered via the function pointer, the matching restore callback function is registered via its name, and both functions take no parameters.

During a checkpoint operation, all checkpoint callbacks in the list are called in the same order of their registration. The callback function should save its state at this time. During restore, the restore functions will be resolved by their names and will be called in the same order of their registration. The restore function should restore its state at this time.

mti\_AddDPISaveRestoreCB() can be called anywhere from DPI C code before a checkpoint command is issued.

## **Related Topics**

```
mti_AddSocketInputReadyCB()
```

mti\_AddSocketOutputReadyCB()

 $mti\_AddLoadDoneCB()$ 

mti\_Interp()

 $mti\_SetSignalValue()$ 

mti\_SetDriverOwner()

mti\_ScheduleWakeup()

```
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddEnvCB()

Adds an environment change callback.

## **Syntax**

mti\_AddEnvCB( func, param )

## **Arguments**

Name	Туре	Description
func	mtiEnvCBFuncPtrT	A pointer to a function to be called whenever the simulation environment changes
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

#### **Return Values**

Nothing

#### **Description**

mti\_AddEnvCB() adds the specified function to the simulator environment change callback list. The same function can be added multiple times, with possibly a different parameter each time. Whenever the simulator environment changes (for example, when the environment command is used), all callbacks in this list are called with their respective parameters plus a second parameter that is a pointer to the current context.

### **Examples**

#### FLI code

```
#include <mti.h>
void envCallback( void * param, void * context )
 mtiRegionIdT region = (mtiRegionIdT)param;
 mti_PrintFormatted( "Foreign Arch in Region %s: "
                      "the current region is now s.\n",
                      mti GetRegionName( region ),
                      mti_GetRegionName( context ) );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                                                                          */
  char
                    *param,
                               /* The last part of the string in the
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
  mti AddEnvCB( envCallback, region );
```

#### **HDL** code

```
entity for_model is
end for_model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity bottom is
end bottom;
architecture b of bottom is
begin
end b;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component bottom is
  end component;
begin
 bot : bottom;
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
Simulation output
```

```
% vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.bottom(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Foreign Arch in Region i1: the current region is now top.
    VSIM 1> env /top
    # sim:/top
    VSIM 2> env /top/i1
    # Foreign Arch in Region i1: the current region is now i1.
    # sim:/top/i1
    VSIM 3> env /top/bot
    # Foreign Arch in Region i1: the current region is now bot.
    # sim:/top/bot
    VSIM 4> env /top
    # Foreign Arch in Region i1: the current region is now top.
    # sim:/top
    VSIM 5> quit
Related Topics
 mti_AddLoadDoneCB()
```

```
mti_AddSocketInputReadyCB()
```

```
mti_AddSocketOutputReadyCB()
```

mti\_Interp()

mti\_SetSignalValue()

mti\_SetDriverOwner()

mti\_ScheduleWakeup()

mti\_Sensitize()

mti\_Free()

mti\_VsimFree()

mti\_NextRegion()

mti\_GetSignalSubelements()

mti\_TickLength()

# mti\_AddInputReadyCB()

Add or remove a file/pipe(/socket) input ready callback.

## **Syntax**

mti\_AddInputReadyCB( file\_desc, func, param )

#### **Arguments**

Name	Туре	Description
file_desc	int	On Linux, a file, pipe, or socket descriptor
		On Windows, a pipe descriptor
func	mtiVoidFuncPtrT	A pointer to a function to be called whenever there is data available for reading on the file descriptor
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

#### **Return Values**

Nothing

## **Description**

mti\_AddInputReadyCB() puts a watch on the specified file descriptor. Whenever the file descriptor has data available for reading, the specified function is called along with its parameter.

In a Linux environment, mti\_AddInputReadyCB() can be used with files, pipes, and sockets. In a Windows environment, it can be used only with pipes. (See mti\_AddSocketInputReadyCB().)

To remove a previously added callback, call mti\_AddInputReadyCB() with the same file descriptor but with a NULL function pointer.

#### **Examples**

#### FLI code

```
#include <mti.h>
#include <stdio.h>
#include <fcntl.h>
#include <sys/types.h>
#include <stdlib.h>
#ifdef WIN32
#include <winsock.h>
#else
#include <unistd.h>
#include <sys/time.h>
#include <sys/param.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netdb.h> /* gethostbyname() */
#endif
#ifdef HP700
#include <resolv.h>
#endif
#ifdef WIN32
#define MAXHOSTNAMELEN MAXGETHOSTSTRUCT
#else
#define SOCKET ERROR -1
#define INVALID SOCKET -1
typedef int SOCKET;
#endif
void sockCB( void * sock )
  int i;
 char buf[1];
#ifdef WIN32
  i = recv( (SOCKET) sock, buf, sizeof(buf), 0 );
#else
 i = read( (SOCKET) sock, buf, sizeof(buf) );
 mti_PrintFormatted( "Read returned %d - Read %c\n", i, buf[0] );
 if ((i == 0) | (buf[0] == 'C')) {
     /* Remove the callback. */
#ifdef WIN32
     mti AddSocketInputReadyCB( (SOCKET)sock, (mtiVoidFuncPtrT)0, 0 );
#else
     mti AddInputReadyCB( (SOCKET) sock, (mtiVoidFuncPtrT) 0, 0 );
#endif
     mti_PrintMessage("Closing socket\n");
      close( (SOCKET) sock );
  }
}
void loadDoneCB( void * sock )
```

```
mti PrintMessage( "Load Done: Adding socket callback.\n" );
#ifdef WIN32
 mti AddSocketInputReadyCB( (SOCKET)sock, (mtiVoidFuncPtrT)sockCB, sock );
  mti AddInputReadyCB( (SOCKET)sock, (mtiVoidFuncPtrT)sockCB, sock );
#endif
}
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                                                                          * /
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
 mtiInterfaceListT *ports
        hostname[MAXHOSTNAMELEN] = "localhost";
  char
         statusFlags;
  int
        server length;
  int
  int
        status;
  int
        retry_cnt = 0;
  short portNum = 0;
  struct sockaddr_in server;
  struct hostent *hp;
  SOCKET sock = INVALID SOCKET;
#ifdef WIN32
  WORD
         wVersionRequested;
  WSADATA wsaData;
         err;
  wVersionRequested = MAKEWORD( 1, 1 );
  err = WSAStartup( wVersionRequested, &wsaData );
  if ( err != 0 ) {
     mti PrintMessage( "Cannot find a usable winsock.dll.\n" );
     return;
/* Confirm that the Windows Sockets DLL supports 1.1. Note that if
 * the DLL supports versions greater than 1.1 in addition to 1.1,
 * it will still return 1.1 in wVersion since that is the version
 * we requested.
 */
  if ( (LOBYTE( wsaData.wVersion ) != 1) | |
       (HIBYTE( wsaData.wVersion ) != 1) ) {
      mti PrintMessage( "Cannot find a usable winsock.dll.\n" );
      WSACleanup();
      return;
/* The Windows Sockets DLL is acceptable. Proceed. */
#endif
  sock = socket( AF INET, SOCK STREAM, 0 );
```

```
if ( sock == INVALID SOCKET ) {
#ifdef WIN32
     DWORD le = GetLastError();
     mti PrintFormatted( "Error opening socket. Error=%d\n", le );
     mti PrintMessage( "Error opening socket.\n" );
#endif
     return;
  }
 while ( retry_cnt < 2 ) {</pre>
      memset( (char *)&server, 0, sizeof(server) );
      server.sin_family = AF_INET;
      if ( (hp = gethostbyname(hostname)) == 0 ) {
         mti PrintFormatted( "%s: Unknown host.\n", hostname );
          close( sock );
         return;
     memcpy( (char *)&server.sin addr, (char *)hp->h addr, hp->h length );
                     = 19; /* 'chargen' */
      server.sin_port = htons(portNum);
      server_length = sizeof(server);
      status = connect( sock, (struct sockaddr *)&server, server length );
      if ( status < 0 ) {
          if ( retry_cnt++ > 1 ) {
               mti_PrintFormatted( "Error connecting to server %s:%d\n",
                                    hostname, portNum );
              close( sock );
          } else {
              strcpy( hostname, "map" ); /* Put your hostname here. */
      }
}
#ifdef WIN32
    {
        unsigned long non_blocking = 1;
        status = ioctlsocket( sock, FIONBIO, &non_blocking );
        if ( status == SOCKET ERROR ) {
           perror( "Setting socket status" );
    }
#else
    statusFlags = fcntl( sock, F_GETFL );
    if ( statusFlags == SOCKET ERROR ) {
       perror( "Getting socket status" );
    } else {
        int ctlValue;
        statusFlags |= O_NONBLOCK;
        ctlValue = fcntl( sock, F_SETFL, statusFlags );
        if ( ctlValue == SOCKET ERROR ) {
            perror( "Setting socket status" );
#endif
   mti AddLoadDoneCB( (mtiVoidFuncPtrT)loadDoneCB, (void *)sock );
}
```

### **HDL** code

```
entity top is
end top;

architecture a of top is
   signal s1 : bit := '0';
begin
   s1 <= not s1 after 5 ns;
end a;</pre>
```

### Simulation output

```
% vsim -c -foreign "initForeign ./for model.sl" top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign ./for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading ./for model.sl
# Load Done: Adding socket callback.
# Read returned 1 - Read
# Read returned 1 - Read !
# Read returned 1 - Read "
# Read returned 1 - Read #
# Read returned 1 - Read $
# Read returned 1 - Read %
# Read returned 1 - Read &
# Read returned 1 - Read '
# Read returned 1 - Read (
# Read returned 1 - Read )
# Read returned 1 - Read *
# Read returned 1 - Read +
# Read returned 1 - Read ,
# Read returned 1 - Read -
# Read returned 1 - Read .
# Read returned 1 - Read /
# Read returned 1 - Read 0
# Read returned 1 - Read 1
# Read returned 1 - Read 2
# Read returned 1 - Read 3
# Read returned 1 - Read 4
# Read returned 1 - Read 5
# Read returned 1 - Read 6
# Read returned 1 - Read 7
# Read returned 1 - Read 8
# Read returned 1 - Read 9
# Read returned 1 - Read :
# Read returned 1 - Read ;
# Read returned 1 - Read <</pre>
# Read returned 1 - Read =
# Read returned 1 - Read >
# Read returned 1 - Read ?
# Read returned 1 - Read @
# Read returned 1 - Read A
# Read returned 1 - Read B
# Read returned 1 - Read C
# Closing socket
VSIM 1> quit
```

```
mti_AddSocketOutputReadyCB()
mti AddLoadDoneCB()
mti_Interp()
```

```
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddLoadDoneCB()

Adds an elaboration done callback.

# **Syntax**

mti\_AddLoadDoneCB( func, param );

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called at the end of elaboration
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddLoadDoneCB() adds the specified function to the elaboration done callback list. You can add the same function multiple times, with possibly a different parameter each time. At the end of elaboration, all callbacks in the list are called with their respective parameters. These callbacks are also called at the end of a restart or a cold restore (vsim -restore).

You must call mti\_AddLoadDoneCB() from a foreign initialization function in order for the callback to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

```
#include <mti.h>
void loadDoneCallback( void * param )
 mtiRegionIdT region = (mtiRegionIdT)param;
  mti_PrintFormatted( "Foreign Arch in Region %s: "
                     "the top-level region is %s.\n",
                     mti GetRegionName( region ),
                     mti_GetRegionName( mti_GetTopRegion() ) );
}
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model.
  mti_AddLoadDoneCB( loadDoneCallback, region );
```

```
HDL code
    entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    begin
    end a;
    entity bottom is
    end bottom;
    architecture b of bottom is
    begin
    end b;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
      component bottom is
      end component;
    begin
      bot : bottom;
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.bottom(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Foreign Arch in Region i1: the top-level region is top.
    VSIM 1> quit
```

```
mti_AddSocketOutputReadyCB()
mti_AddLoadDoneCB()
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddOutputReadyCB()

Adds or removes a file/pipe(/socket) output ready callback.

# **Syntax**

mti\_AddOutputReadyCB( file\_desc, func, param )

# **Arguments**

Name	Туре	Description
file_desc	int	On Linux, a file, pipe, or socket descriptor
		On Windows, a pipe descriptor
func	mtiVoidFuncPtrT	A pointer to a function to be called whenever the file descriptor is available for writing
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddOutputReadyCB() puts a watch on the specified file descriptor. Whenever the file descriptor is available for writing, the specified function is called along with its parameter.

In a Linux environment, you can use mti\_AddOutputReadyCB() with files, pipes, and sockets; in a Windows environment, only with pipes. (See mti\_AddSocketOutputReadyCB().)

To remove a previously added callback, call mti\_AddOutputReadyCB() with the same file descriptor but with a NULL function pointer.

```
mti_AddLoadDoneCB()
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
```

mti\_NextRegion()
mti\_GetSignalSubelements()
mti\_TickLength()

# mti\_AddQuitCB()

Adds a simulator exit callback.

### **Syntax**

mti\_AddQuitCB( func, param )

# **Arguments**

Name	Type	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called when the simulator exits
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddQuitCB() adds the specified function to the simulator exit callback list. You can add the same function multiple times, with possibly a different parameter each time. When the simulator exits, it calls all callbacks in the list with their respective parameters.

```
#include <stdlib.h>
#include <mti.h>
void quitCallback( void * param )
 mti_PrintFormatted( "Cleaning up %s for simulator exit ...\n",
                     (char *)param );
  free( param );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                                                                          * /
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model.
  char * instance info;
  instance_info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddQuitCB( quitCallback, instance_info );
```

```
HDL code
    entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
       "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> quit
    # Cleaning up for model for simulator exit ...
Related Topics
 mti_AddLoadDoneCB()
 mti_Interp()
 mti_SetSignalValue()
 mti_SetDriverOwner()
 mti_ScheduleWakeup()
 mti_Sensitize()
```

```
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddRestartCB()

Adds a simulator restart callback.

# **Syntax**

mti\_AddRestartCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called when the simulator restarts
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddRestartCB() adds the specified function to the simulator restart callback list. You can add the same function multiple times, with possibly a different parameter each time. When the simulator restarts, it calls all callbacks in the list with their respective parameters before the simulator is restarted. The callback function should do a cleanup operation including freeing any allocated memory and resetting global/static variables.

```
#include <stdlib.h>
#include <mti.h>
void restartCallback( void * param )
 mti_PrintFormatted( "Cleaning up %s for simulator restart ...\n",
                     (char *)param );
  free( param );
void initForeign(
 mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                                                                         * /
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model.
  char * instance info;
  instance_info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddRestartCB( restartCallback, instance_info );
```

```
HDL code
    entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
       "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 10
    VSIM 2> restart -f
    # Cleaning up for model for simulator restart ...
    # Loading ./for model.sl
    VSIM 3> quit
Related Topics
 mti_AddLoadDoneCB()
 mti_Interp()
 mti_SetSignalValue()
 mti_SetDriverOwner()
```

```
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddRestoreCB()

Adds a simulator restore callback.

# **Syntax**

mti\_AddRestoreCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called when the simulator does a restore
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddRestoreCB() adds the specified function to the simulator restore callback list. You can add the same function multiple times, with possibly a different parameter each time. During a restore, the simulator calls all callbacks in the list with their respective parameters. The callback function should restore its saved state at this time.

You must call mti\_AddRestoreCB() from a foreign initialization function in order for the callback to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti_PrintFormatted( "Saving instance info \"%s\"\n", inst_info );
  mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
 strcpy( inst info, mti RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
 mti AddRestoreCB( restoreCallback, instance info );
  mti AddQuitCB( cleanupCallback, instance info );
  mti_AddRestartCB( cleanupCallback, instance_info );
```

```
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
       "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 20
    VSIM 2> checkpoint cp.file
    # Saving instance info "for model"
    VSIM 3> run 30
    VSIM 4> restore cp.file
    # Loading checkpoint/restore data from file "cp.file"
    # Checkpoint created Thu Apr 27 15:52:32 2000
    # Restoring state at time 20 ns, iteration 1
    # Restored instance info "for model"
    VSIM 5> run 10
    VSIM 6> quit
    # Cleaning up...
```

```
mti_AddLoadDoneCB()
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddRestoreDoneCB()

Adds a simulator warm restore done callback.

# **Syntax**

mti\_AddRestoreDoneCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called after the simulator completes a warm restore
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddRestoreDoneCB() adds the specified function to the simulator warm restore done callback list. You can add the same function multiple times, with possibly a different parameter each time. After the simulator completes a warm restore but before it returns control to the user, it calls all callbacks in the list with their respective parameters.

You must call mti\_AddRestoreDoneCB() from a foreign initialization function in order for the callback to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

For cold restores (that is, vsim -restore), the simulator does not call restore-done callbacks at the end of the restore process. Instead it calls the load-done callbacks (see mti\_AddLoadDoneCB()).

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
  mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
  strcpy( inst info, mti RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void restoreDoneCallback( void * param )
  char * inst_info = (char *)param;
  mti PrintFormatted( "\"%s\": Restore complete\n", inst info );
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
  mti AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
  mti AddRestoreDoneCB( restoreDoneCallback, instance info );
  mti_AddQuitCB( cleanupCallback, instance_info );
  mti_AddRestartCB( cleanupCallback, instance_info );
```

```
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
       "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 20
    VSIM 2> checkpoint cp.file
    # Saving instance info "for model"
    VSIM 3> run 30
    VSIM 4> restore cp.file
    # Loading checkpoint/restore data from file "cp.file"
    # Checkpoint created Thu Apr 27 15:52:32 2000
    # Restoring state at time 20 ns, iteration 1
    # Restored instance info "for model"
    # "for model": Restore complete
    VSIM 5> run 10
    VSIM 6> quit
    # Cleaning up...
Related Topics
 mti_Interp()
 mti_SetSignalValue()
 mti_SetDriverOwner()
```

```
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddSaveCB()

Adds a simulator checkpoint callback.

# **Syntax**

mti\_AddSaveCB( func, param )

# **Arguments**

Name	Type	Description
func	mtiVoidFuncPtrT	A pointer to a function to be called when the simulator does a checkpoint
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddSaveCB() adds the specified function to the simulator checkpoint callback list. You can add the same function multiple times, with possibly a different parameter each time. During a checkpoint operation, the simulator calls all callbacks in the list with their respective parameters. The callback function should save its state at this time.

You should call mti\_AddSaveCB() from a foreign initialization function. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the foreign string option of a vsim command.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti_PrintFormatted( "Saving instance info \"%s\"\n", inst_info );
  mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
 strcpy( inst_info, mti_RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
 mti AddRestoreCB( restoreCallback, instance info );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance info );
```

```
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
       "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 20
    VSIM 2> checkpoint cp.file
    # Saving instance info "for model"
    VSIM 3> run 30
    VSIM 4> restore cp.file
    # Loading checkpoint/restore data from file "cp.file"
    # Checkpoint created Thu Apr 27 15:52:32 2000
    # Restoring state at time 20 ns, iteration 1
    # Restored instance info "for model"
    VSIM 5> run 10
    VSIM 6> quit
    # Cleaning up...
```

```
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddSimStatusCB()

Adds a simulator run status change callback.

# **Syntax**

mti\_AddSimStatusCB( func, param )

# **Arguments**

Name	Type	Description
func	mtiSimStatusCBFuncPtr T	A pointer to a function to be called whenever the simulator run status changes
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddSimStatusCB() adds the specified function to the simulator run status change callback list. You can add the same function multiple times, with possibly a different parameter each time. Whenever the simulator run status changes, it calls all callbacks in the list with their respective parameters plus a second parameter of type int which is 1 when the simulator is about to start a run and 0 when the run completes.

```
#include <mti.h>
    void simStatusCallback( void * param, int run status )
      mtiRegionIdT region = (mtiRegionIdT)param;
      mti_PrintFormatted("Time [%d,%d]: Region %s: the simulator %s\n",
                         mti NowUpper(), mti Now(),
                         mti GetRegionName( region ),
                         (run status == 1) ? "is about to run" :
                                             "just completed a run" );
     }
    void initForeign(
      mtiRegionIdT
                         region,
                                   /* The ID of the region in which this
                                   /* foreign architecture is instantiated.
                                  /* The last part of the string in the
                                                                            */
      char
                        *param,
                                   /* foreign attribute.
                                                                            * /
      mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                                  /* A list of ports for the foreign model.
      mtiInterfaceListT *ports
      mti AddSimStatusCB( simStatusCallback, region );
HDL code
     entity for model is
    end for model;
    architecture a of for model is
       attribute foreign of a : architecture is
        "initForeign for_model.sl; for_model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
       signal s1 : bit := '0';
       component for model is
       end component;
       for all : for model use entity work.for model(a);
    begin
       i1 : for model;
       s1 <= not s1 after 5 ns;
     end a;
```

### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl

# 5.4b

# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for_model(a)
# Loading work.for_model.sl
VSIM 1> run 10
# Time [0,0]: Region i1: the simulator is about to run
# Time [0,10]: Region i1: the simulator just completed a run
VSIM 2> run 15
# Time [0,10]: Region i1: the simulator is about to run
# Time [0,25]: Region i1: the simulator just completed a run
VSIM 3> quit
```

```
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddSocketInputReadyCB()

Adds or removes a socket input ready callback.

# **Syntax**

mti\_AddSocketInputReadyCB( socket\_desc, func, param )

# **Arguments**

Name	Туре	Description
socket_desc	int	A socket descriptor
func	mtiVoidFuncPtrT	A pointer to a function to be called whenever there is data available for reading on the socket descriptor
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# Description

mti\_AddSocketInputReadyCB() puts a watch on the specified socket descriptor. Whenever the socket descriptor has data available for reading, the simulator calls the specified function along with its parameter.

To remove a previously added callback, call mti\_AddSocketInputReadyCB() with the same socket descriptor but with a NULL function pointer.

mti\_AddSocketInputReadyCB() and mti\_AddSocketOutputReadyCB() are useful in setting up cosimulation environments where FLI code uses sockets to communicate with other processes. In the course of initialization, a cosimulation application typically would use standard system library routines to create or open a socket and obtain a socket descriptor and then call mti\_AddSocketInputReadyCB() and mti\_AddSocketOutputReadyCB() to set up the callback functions. During simulation, FLI code may initiate a non-blocking I/O operation on the socket (again using standard system library routines) and immediately return control to the simulator. When the I/O is completed, the simulator invokes the callback function which could check for errors, handle received data, or initiate another non-blocking I/O operation before returning to the simulator.

```
#include <mti.h>
#include <stdio.h>
#include <fcntl.h>
#include <sys/types.h>
#include <stdlib.h>
#ifdef WIN32
#include <winsock.h>
#else
#include <unistd.h>
#include <sys/time.h>
#include <sys/param.h>
#include <sys/socket.h>
#include <netinet/in.h>
#include <netdb.h> /* gethostbyname()
*/
#endif
#ifdef HP700
#include <resolv.h>
#endif
#ifdef WIN32
#define MAXHOSTNAMELEN MAXGETHOSTSTRUCT
#else
#define SOCKET ERROR -1
#define INVALID_SOCKET -1
typedef int SOCKET; #endif
void sockCB( void * sock )
 int i;
 char buf[1];
#ifdef WIN32
  i = recv( (SOCKET) sock, buf, sizeof(buf),
0);
#else
 i = read( (SOCKET) sock, buf, sizeof(buf)
);
#endif
 mti_PrintFormatted( "Read returned %d -
Read %c\n", i, buf[0]);
 if ((i == 0) || (buf[0] == 'C') ) {
      /* Remove the callback. */
     mti_AddSocketInputReadyCB( (SOCKET) sock,
                           mti_PrintMessage("Closing socket\n");
(mtiVoidFuncPtrT)0, 0 );
      close( (SOCKET) sock );
}
void loadDoneCB( void * sock )
 mti_PrintMessage( "Load Done: Adding socket
callback.\n");
 mti AddSocketInputReadyCB( (SOCKET) sock,
(mtiVoidFuncPtrT) sockCB, sock );
void initForeign(
                   region, /* The ID
 mtiRegionIdT
```

```
of the region in which this
                               * /
                               /* foreign
architecture is instantiated. */
                             /* The last
                   *param,
part of the string in the
                              */
                              /* foreign
attribute.
                               * /
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports
                            /* A list
of ports for the foreign model.
 char hostname[MAXHOSTNAMELEN] = "localhost";
 int statusFlags;
 int server_length;
 int status;
 int retry cnt = 0;
 short portNum = 0;
 struct sockaddr_in server;
 struct hostent *hp;
 SOCKET sock = INVALID SOCKET;
  #ifdef WIN32
 WORD
         wVersionRequested;
 WSADATA wsaData;
         err;
 wVersionRequested = MAKEWORD( 1, 1 );
 err = WSAStartup( wVersionRequested, &wsaData
  if ( err != 0 ) {
   mti PrintMessage ( "Cannot find a usable
winsock.dll.\n");
   return;
/* Confirm that the Windows Sockets DLL supports
1.1. Note that if
 * the DLL supports versions greater than
1.1 in addition to 1.1,
 * it will still return 1.1 in wVersion since
that is the version
 * we requested.
 * /
 if ( (LOBYTE( wsaData.wVersion ) != 1)
       (HIBYTE( wsaData.wVersion ) != 1)
) {
     mti PrintMessage ( "Cannot find a usable
winsock.dll.\n");
     WSACleanup();
     return;
/* The Windows Sockets DLL is acceptable.
Proceed. */
#endif
  sock = socket( AF_INET, SOCK_STREAM, 0
 if ( sock == INVALID SOCKET ) {
#ifdef WIN32
```

```
DWORD le = GetLastError();
   mti_PrintFormatted( "Error opening socket.
Error=d\n'', le );
#else
    mti PrintMessage ( "Error opening socket.\n"
);
#endif
   return;
  while ( retry_cnt < 2 ) {</pre>
   memset( (char *)&server, 0, sizeof(server)
);
    server.sin_family = AF_INET;
    if ( (hp = gethostbyname(hostname)) ==
0){
      mti PrintFormatted( "%s: Unknown host.\n",
hostname );
      close( sock );
     return;
    memcpy( (char *)&server.sin addr,
(char *)hp->h_addr, hp->h_length );
   portNum = 19; /* 'chargen' */
    server.sin port = htons(portNum);
    server_length = sizeof(server);
    status = connect( sock, (struct sockaddr
*)&server, server_length );
    if ( status < 0 ) {
      if ( retry cnt++ > 1 ) {
       mti PrintFormatted( "Error connecting
to server %s:%d\n",
                           hostname, portNum
);
        close( sock );
      } else {
       strcpy( hostname, "map" ); /* Put
your hostname here. */
      }
#ifdef WIN32
   unsigned long non_blocking = 1;
   status = ioctlsocket( sock, FIONBIO,
&non blocking );
    if ( status == SOCKET_ERROR ) {
      perror( "Setting socket status" );
#else
  statusFlags = fcntl( sock, F GETFL );
  if ( statusFlags == SOCKET_ERROR ) {
   perror( "Getting socket status" );
  } else {
    int ctlValue;
    statusFlags |= O_NONBLOCK;
    ctlValue = fcntl( sock, F SETFL, statusFlags
);
```

```
if (ctlValue == SOCKET_ERROR) {
    perror("Setting socket status");
}

#endif
    mti_AddLoadDoneCB((mtiVoidFuncPtrT)loadDoneCB,
    (void *)sock);
}

HDL code
    entity top is
    end top;

architecture a of top is
    signal s1 : bit := '0';
begin
    s1 <= not s1 after 5 ns;
end a;</pre>
```

### Simulation output

```
% vsim -c -foreign "initForeign ./for model.sl" top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign ./for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading ./for model.sl
# Load Done: Adding socket callback.
# Read returned 1 - Read
# Read returned 1 - Read !
# Read returned 1 - Read "
# Read returned 1 - Read #
# Read returned 1 - Read $
# Read returned 1 - Read %
# Read returned 1 - Read &
# Read returned 1 - Read '
# Read returned 1 - Read (
# Read returned 1 - Read )
# Read returned 1 - Read *
# Read returned 1 - Read +
# Read returned 1 - Read ,
# Read returned 1 - Read -
# Read returned 1 - Read .
# Read returned 1 - Read /
# Read returned 1 - Read 0
# Read returned 1 - Read 1
# Read returned 1 - Read 2
# Read returned 1 - Read 3
# Read returned 1 - Read 4
# Read returned 1 - Read 5
# Read returned 1 - Read 6
# Read returned 1 - Read 7
# Read returned 1 - Read 8
# Read returned 1 - Read 9
# Read returned 1 - Read :
# Read returned 1 - Read ;
# Read returned 1 - Read <</pre>
# Read returned 1 - Read =
# Read returned 1 - Read >
# Read returned 1 - Read ?
# Read returned 1 - Read @
# Read returned 1 - Read A
# Read returned 1 - Read B
# Read returned 1 - Read C
# Closing socket
VSIM 1> quit
```

# **Related Topics**

```
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
```

```
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddSocketOutputReadyCB()

Adds or removes a socket output ready callback.

## **Syntax**

mti\_AddSocketOutputReadyCB( socket\_desc, func, param )

### **Arguments**

Name	Туре	Description
socket_desc	int	A socket descriptor
func	mtiVoidFuncPtrT	A pointer to a function to be called whenever the socket descriptor is available for writing
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddSocketOutputReadyCB() puts a watch on the specified socket descriptor. Whenever the socket descriptor is available for writing, the simulator calls the specified function along with its parameter.

To remove a previously added callback, call mti\_AddSocketOutputReadyCB() with the same socket descriptor but with a NULL function pointer.

mti\_AddSocketInputReadyCB() and mti\_AddSocketOutputReadyCB() are useful in setting up cosimulation environments where FLI code uses sockets to communicate with other processes. In the course of initialization, a cosimulation application typically would use standard system library routines to create or open a socket and obtain a socket descriptor and then call mti\_AddSocketInputReadyCB() and mti\_AddSocketOutputReadyCB() to set up the callback functions. During simulation, FLI code may initiate a non-blocking I/O operation on the socket (again using standard system library routines) and immediately return control to the simulator. When the I/O is completed, the simulator invokes the callback function which could check for errors, handle received data, or initiate another non-blocking I/O operation before returning to the simulator.

# Related Topics

mti\_Interp()
mti\_SetSignalValue()
mti\_SetDriverOwner()

```
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AddTclCommand()

Adds a user-defined, Tcl-style simulator command.

### **Syntax**

mti\_AddTclCommand( cmd\_name, cmd\_func, cmd\_param, func\_delete\_cb )

### **Arguments**

Name	Туре	Description
cmd_name	char *	The name of the command being added
cmd_func	Tcl_CmdProc *	A pointer to a function that will be called whenever the command is recognized by the command interpreter
cmd_param	void *	A parameter to be passed to the command function; OPTIONAL - can be NULL
func_delete_cb	mtiVoidFuncPtrT	A pointer to a function that will be called if the command is redefined or deleted; OPTIONAL - can be NULL

### **Return Values**

Nothing

# **Description**

mti\_AddTclCommand() adds the specified Tcl command to the simulator. The case of the command name is significant. The simulator command interpreter subsequently recognizes the command and calls the command function along with its parameter and user-supplied arguments whenever the command is recognized. The command function must return a valid Tcl status (for example TCL\_OK or TCL\_ERROR). The command function prototype is:

```
int commandFuncName( ClientData cmd_param, Tcl_Interp * interp, int argc,
char ** argv)
```

You can add a command with the same name as a previously added command (or even a standard simulator command), but only the last command added has any effect.

If you give the mti\_AddTclCommand() function a non-NULL delete function callback (the func\_delete\_cb parameter), then the simulator calls this callback function when the command is deleted or redefined. If a restart occurs, or if another design is loaded, then the simulator deletes the command prior to the restart or design load, and this will also cause a call to *func\_delete\_cb*.

The delete callback function prototype is:

```
void deleteCBname( ClientData cmd param )
```

To make the prototype of mti\_AddTclCommand() visible, you must include the header file *tcl.h* in the FLI application code before *mti.h*.

```
#include <stdlib.h>
#include <tcl.h>
#include <mti.h>
typedef struct {
 char
             model name[100];
 mtiSignalIdT sig1;
 mtiSignalIdT sig2;
} instanceInfoT;
int noAction( ClientData param, Tcl Interp
* interp, int argc, char ** argv )
 mti_PrintFormatted( "Time [%ld,%ld] delta
%d:\n",
                     mti NowUpper(), mti Now(),
mti Delta() );
 mti PrintMessage( " The printSigs command
has been deactivated.\n");
 return TCL_OK;
void printSigInfo( mtiSignalIdT sigid, char
printFullName )
 char * region_name;
 mti_PrintFormatted( "
                           Signal " );
  if ( printFullName ) {
   region name = mti GetRegionFullName(
mti GetSignalRegion( sigid ));
   mti PrintFormatted( "%s/", region name
);
   mti_VsimFree( region_name );
 mti PrintFormatted( "%s = ", mti GetSignalName(
sigid ) );
  switch ( mti_GetTypeKind( mti_GetSignalType(
sigid )) ) {
   case MTI_TYPE_SCALAR:
   case MTI_TYPE_ENUM:
   case MTI TYPE PHYSICAL:
     mti PrintFormatted( "%d\n", mti GetSignalValue(
sigid ) );
     break;
   default:
      mti_PrintFormatted( "(Type not supported)\n"
);
      break;
int printRegionInfo( ClientData param, Tcl_Interp
* interp,
                    int argc, char ** argv
  instanceInfoT * inst info = (instanceInfoT*)param;
  char
                 printFullName = 0;
```

```
if ( argc > 1 ) {
    if ( strcmp( argv[1], "full" ) == 0 )
         printFullName = 1;
    } else {
         Tcl SetResult( interp, "printRegionInfo():
Unknown argument",
                       TCL_STATIC );
         return TCL ERROR;
  mti PrintFormatted( "Time [%ld,%ld] delta
%d:\n",
                    mti_NowUpper(), mti_Now(),
mti Delta() );
 mti PrintFormatted( " Signal info for
%s:\n", inst info->model name);
 printSigInfo( inst info->sig1, printFullName
);
 printSigInfo( inst_info->sig2, printFullName
);
  if ( mti Now() > 15 ) {
     mti AddTclCommand( "printSigs", noAction,
0,0);
  }
 return TCL_OK;
void deleteCB( ClientData param )
  instanceInfoT * inst info = (instanceInfoT*)param;
 mti PrintFormatted( "Time [%ld,%ld] delta
%d:\n",
                    mti NowUpper(), mti Now(),
mti_Delta() );
 mti_PrintFormatted( " Deleting old command
data for %s.\n",
                     inst_info->model_name
);
}
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
 free( param );
void initForeign(
                              /* The ID
 mtiRegionIdT
                    region,
of the region in which this
                              */
                               /* foreign
architecture is instantiated. */
                              /* The last
 char
                   *param,
part of the string in the
                              */
                              /* foreign
attribute.
                              * /
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports
                            /* A list
of ports for the foreign model. */
```

```
instanceInfoT
                  * inst_info;
 mtiInterfaceListT * portp;
  inst_info = (instanceInfoT *)malloc( sizeof(instanceInfoT)
  /* ASSUME param is less than 100 chars
and
   * there are at least two signal ports.
 strcpy( inst_info->model_name, param );
 portp = ports;
  inst info->sig1 = portp->u.port;
 portp = portp->nxt;
 inst_info->sig2 = portp->u.port;
mti_AddTclCommand( "printSigs", printRegionInfo,
inst_info, deleteCB );
mti_AddQuitCB( cleanupCallback, inst_info
mti_AddRestartCB( cleanupCallback, inst_info
);
}
```

#### **HDL** code

```
library ieee;
use ieee.std logic 1164.all;
entity for model is
 port ( inb : in bit;
         ins : in std logic
end for model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; for_model";
begin
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : std_logic := '1';
  component for model is
    port ( inb : in bit;
            ins : in std logic
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model
       port map ( s1, s2 );
  s1 <= not s1 after 5 ns;</pre>
  s2 <= not s2 after 5 ns;
end a;
```

### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.5 Dev
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> printSigs
# Time [0,0] delta 0:
   Signal info for for model:
     Signal s1 = 0
    Signal s2 = 3
#
VSIM 2> printSigs full
# Time [0,0] delta 0:
    Signal info for for model:
    Signal /top/s1 = 0
     Signal /top/s2 = 3
VSIM 3> run 5
VSIM 4> printSigs
# Time [0,5] delta 1:
   Signal info for for model:
    Signal s1 = 1
     Signal s2 = 2
VSIM 5> printSigs all
# printRegionInfo(): Unknown argument
VSIM 6> run 5
VSIM 7> printSigs
# Time [0,10] delta 1:
  Signal info for for model:
     Signal s1 = 0
     Signal s2 = 3
#
VSIM 8> run 10
VSIM 9> printSigs
# Time [0,20] delta 1:
# Signal info for for model:
  Signal s1 = 0
    Signal s2 = 3
# Time [0,20] delta 1:
  Deleting old command data for for model.
VSIM 10> run 5
VSIM 11> printSigs
# Time [0,25] delta 1:
  The printSigs command has been deactivated.
VSIM 12> quit
# Cleaning up...
```

## **Related Topics**

```
mti_Interp()
mti_SetSignalValue()
```

```
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_AskStdin()

Prompts the user for an input string.

## **Syntax**

error\_code = mti\_AskStdin( buffer, prompt )

### **Arguments**

Name	Type	Description
buffer	char *	A pointer to a character buffer in which the user's input is returned
prompt	char *	A character string that will be used as the prompt to the user

### **Return Values**

Name	Type	Description
error_code	int	-1 if the buffer parameter is NULL; 0 otherwise

# **Description**

mti\_AskStdin() gets input from the user by displaying the specified prompt on the vsim command line and returning what the user types. All characters entered up to, but not including, a newline character are returned in the character buffer. The character string is null-terminated. The caller is responsible for allocating the space for the buffer.

```
#include <strings.h>#include <mti.h>
void printSigInfo( void * param )
              buffer[128];
 char
 int
              done = 0;
 mtiSignalIdT sigid;
 while (! done) {
   mti AskStdin( buffer, "printSigs:" );
    if ( strcasecmp( buffer, "quit" ) ==
0 ) {
       done = 1;
    } else {
       sigid = mti_FindSignal( buffer );
        if (! sigid) {
           mti PrintFormatted( "
s not found.\n", buffer);
       } else {
            switch ( mti_GetTypeKind( mti_GetSignalType(
sigid )) ) {
               case MTI TYPE SCALAR:
               case MTI_TYPE_ENUM:
               case MTI_TYPE_PHYSICAL:
                 mti_PrintFormatted( "
  Signal %s = %d\n", buffer,
                                    mti_GetSignalValue(
sigid ) );
                 break;
               default:
                 mti PrintFormatted( "
  The type of signal %s "
                                    "is
not supported.\n", buffer );
                 break;
        }
void initForeign(
 mtiRegionIdT
                   region,
                              /* The ID
                              * /
of the region in which this
                              /* foreign
                             */
architecture is instantiated.
                              /* The last
 char *param,
part of the string in the
                             */
                              /* foreign
attribute.
                              */
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports /* A list
of ports for the foreign model. */
)
  mti_AddCommand( "printSigs", printSigInfo
```

```
);
    }
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      signal s2 : real := 1.0;
    begin
      s1 <= not s1 after 5 ns;</pre>
      s2 <= s2 + 1.0 after 5 ns;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for_model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> printSigs
    printSigs: /top/s1
    /top/s1
       Signal /top/s1 = 0
    printSigs: /top/s2
    /top/s2
       The type of signal /top/s2 is not supported.
    printSigs: /top/s3
    /top/s3
       Signal /top/s3 not found.
    printSigs: quit
    quit
    VSIM 2> run 5
    VSIM 3> quit
```

# mti\_Break()

Requests the simulator to halt.

### **Syntax**

mti\_Break()

### **Arguments**

None

### **Return Values**

Nothing

# **Description**

mti\_Break() requests the simulator to halt the simulation and issue an assertion message with the text "Simulation halt requested by foreign interface". The break request is satisfied after the foreign code returns control to the simulator. You can continue the simulation after it has been halted with mti\_Break().

You cannot call mti\_Break() during elaboration.

```
#include <mti.h>
typedef enum {
                  /* יטי /
 STD LOGIC U,
 STD LOGIC X,
                  /* 'X' */
 STD LOGIC 0,
                   /* '0' */
                   /* '1' */
 STD_LOGIC_1,
 STD LOGIC Z,
                   /* 'Z' */
                   /* 'W' */
 STD LOGIC W,
                   /* 'L' */
 STD LOGIC L,
 STD LOGIC H,
                   /* 'H' */
 STD_LOGIC D
                   /* '-' */
} StdLogicT;
void monitorSignal( void * param )
 mtiSignalIdT sigid = (mtiSignalIdT)param;
  switch ( mti_GetSignalValue( sigid ) )
   case STD_LOGIC_X:
    case STD_LOGIC_W:
     mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s is UNKNOWN\n",
                        mti NowUpper(),
mti Now(), mti Delta(),
                        mti_GetSignalName(
sigid ) );
     mti Break();
     break;
   default:
     break;
}
void initForeign(
 mtiRegionIdT region,
                              /* The ID
of the region in which this
                              * /
                              /* foreign
architecture is instantiated. */
                   *param, /* The last
part of the string in the
                             */
                              /* foreign
attribute.
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports /* A list
of ports for the foreign model. */
 mtiProcessIdT procid;
 mtiSignalIdT sigid;
 sigid = mti_FindSignal( "/top/s1" );
 procid = mti CreateProcess( "SignalMonitor",
monitorSignal, sigid );
  mti Sensitize ( procid, sigid, MTI EVENT
);
}
```

#### HDL code

```
library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
    begin
      p1 : process
      begin
         c1 : case s1 is
           when 'U' \Rightarrow s1 \Leftarrow 'X' after 5 ns;
           when 'X' \Rightarrow s1 \Leftarrow '0' after 5 ns;
           when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' \Rightarrow s1 \Leftarrow 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' => s1 <= '-' after 5 ns;
          when '-' => s1 <= 'U' after 5 ns;
         end case c1;
        wait for 5 ns;
      end process;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,15] delta 0: Signal s1 is UNKNOWN
    # Simulation halt requested by foreign interface
    # Stopped at top.vhd line 27
    VSIM 2> drivers /top/s1
    # Drivers for /top/s1:
    # W : Signal /top/s1
         W : Driver /top/p1
    #
    VSIM 3> cont
    # Time [0,40] delta 0: Signal s1 is UNKNOWN
    # Simulation halt requested by foreign interface
    # Stopped at top.vhd line 27
    VSIM 4> drivers /top/s1
    # Drivers for /top/s1:
    # X : Signal /top/s1
         X : Driver /top/p1
    #
    VSIM 5> quit
```

# **Related Topics**

```
mti_Interp()
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_Cmd()

Executes a simulator command with Tcl return status and no transcribing.

## **Syntax**

tcl\_status = mti\_Cmd( command )

### **Arguments**

Name	Type	Description
command	char *	A simulator command

### **Return Values**

Name	Type	Description
tcl_status	int	TCL_OK if the command is successful or TCL_ERROR if there is an error

# **Description**

mti\_Cmd() instructs the simulator to execute the specified command. The string must contain the command just as it would be typed at the VSIM prompt. The simulator does not transcribe the results of the command into the vsim transcript, but you can obtain them by using the Tcl\_interp pointer. (See mti\_Interp()). You should reset the command result using Tcl\_ResetResult() after each call to mti\_Cmd().

You cannot send any command that changes the state of simulation (such as run, restart, restore, and so on) from a foreign architecture, foreign subprogram, or callback that is executing under the direct control of vsim.

```
#include <stdio.h>
#include <stdlib.h>
#include <tcl.h>
#include <mti.h>
typedef enum {
                  /* 'U' */
 STD_LOGIC_U,
 STD LOGIC X,
                    /* 'X' */
                    /* '0' */
 STD LOGIC 0,
                    /* '1' */
  STD_LOGIC_1,
                    /* 'Z' */
  STD_LOGIC_Z,
                    /* 'W' */
  STD LOGIC_W,
                    /* 'L' */
 STD_LOGIC_L,
                    /* 'H' */
  STD LOGIC H,
                    /* '-' */
  STD LOGIC D
} StdLogicT;
void monitorSignal( void * param )
 char buffer[256];
char * region_name;
char * signal_name;
int char*;
              status;
  mtiSignalIdT sigid = (mtiSignalIdT)param;
  Tcl_Interp * interp;
  switch ( mti_GetSignalValue( sigid ) )
{
   case STD LOGIC X:
    case STD LOGIC W:
      signal_name = mti_GetSignalName( sigid
);
      region_name = mti_GetRegionFullName(
mti GetSignalRegion( sigid ));
      mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                         mti_NowUpper(), mti_Now(),
mti Delta(),
                        region_name, signal_name
);
      sprintf( buffer, "drivers %s/%s", region name,
signal name );
      interp = mti Interp();
      status = mti Cmd( buffer );
      if ( status != TCL_OK ) {
       mti_PrintMessage( "ERROR while executing
drivers command.\n" );
      } else {
        mti_PrintFormatted( "The drivers
of s/s are:\n\s\n",
               region_name, signal_name,
Tcl_GetStringResult(interp) );
      Tcl ResetResult( interp );
      mti_VsimFree( region_name );
      break:
    default:
```

```
break;
     }
     void initForeign(
      mtiRegionIdT
                         region,
                                  /* The ID
    of the region in which this
                                    */
                                   /* foreign
    architecture is instantiated. */
                                   /* The last
                       *param,
                                   */
    part of the string in the
                                   /* foreign
    attribute.
                                    */
      mtiInterfaceListT *generics, /* A list
    of generics for the foreign model.*/
      mtiInterfaceListT *ports
                                /* A list
    of ports for the foreign model. */
      mtiProcessIdT procid;
      mtiSignalIdT sigid;
      sigid = mti FindSignal( "/top/s1" );
      procid = mti_CreateProcess( "SignalMonitor",
    monitorSignal, sigid );
      mti Sensitize ( procid, sigid, MTI EVENT
     );
     }
HDL code
     library ieee;
    use ieee.std_logic_1164.all;
     entity top is
    end top;
    architecture a of top is
       signal s1 : std logic := '0';
    begin
       p1 : process
       begin
         c1 : case s1 is
           when 'U' \Rightarrow s1 \Leftarrow 'X' after 5 ns;
           when 'X' \Rightarrow s1 \Leftarrow '0' after 5 ns;
           when '0' => s1 <= '1' after 5 ns;
           when '1' => s1 <= 'Z' after 5 ns;
           when 'Z' \Rightarrow s1 \Leftarrow 'W' after 5 ns;
           when 'W' => s1 <= 'L' after 5 ns;
           when 'L' => s1 <= 'H' after 5 ns;
           when 'H' => s1 <= '-' after 5 ns;
           when '-' => s1 <= 'U' after 5 ns;
         end case c1;
         wait for 5 ns;
       end process;
     end a;
```

### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading ./for model.sl
VSIM 1> run 50
# Time [0,15] delta 0: Signal /top/s1 is UNKNOWN
# The drivers of /top/s1 are:
# Drivers for /top/s1:
# W : Signal /top/s1
    W : Driver /top/p1
# Time [0,40] delta 0: Signal /top/s1 is UNKNOWN
# The drivers of /top/s1 are:
# Drivers for /top/s1:
# X : Signal /top/s1
   X : Driver /top/p1
VSIM 2> quit
```

### **Related Topics**

```
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_CallStack()

Prints a call stack from the point where the call is made.

### **Syntax**

int mti\_CallStack()

### **Arguments**

none

### **Return Values**

- A non-zero value if the call is successful.
- A zero value (0) if the call failed.

# **Description**

mti\_CallStack() produces a call stack from the point where the call is made and the output appears in the vsim transcript window. The call stack covers both user C code and Verilog code.

# mti\_Command()

Executes a simulator command.

### **Syntax**

mti\_Command( command )

### **Arguments**

Name	Type	Description
command	char *	A simulator command

### **Return Values**

Nothing

# **Description**

mti\_Command() instructs the simulator to execute the specified command. The string must contain the command just as it would be typed at the VSIM prompt. The simulator transcribes the results of the command in the vsim transcript.

You cannot send any command that changes the state of simulation (such as run, restart, restore, and so on) from a foreign architecture, foreign subprogram, or callback that is executing under the direct control of vsim.

```
#include <stdio.h>
#include <stdlib.h>
#include <mti.h>
typedef enum {
                  /* יטי */
 STD LOGIC U,
 STD LOGIC X,
                   /* 'X' */
 STD LOGIC 0,
                   /* '0' */
                   /* '1' */
 STD_LOGIC_1,
                   /* 'Z' */
 STD_LOGIC_Z,
 STD LOGIC W,
                    /* 'W' */
                   /* 'L' */
 STD LOGIC_L,
                   /* 'H' */
 STD_LOGIC_H,
                   /* '-' */
 STD LOGIC D
} StdLogicT;
void monitorSignal( void * param )
             buffer[256];
 char
 char * region_name;
char * signal_name;
 mtiSignalIdT sigid = (mtiSignalIdT)param;
  switch ( mti GetSignalValue( sigid ) )
   case STD_LOGIC_X:
   case STD_LOGIC_W:
      signal_name = mti_GetSignalName( sigid
);
      region name = mti GetRegionFullName(
mti GetSignalRegion( sigid ));
      mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                         mti_NowUpper(),
mti Now(), mti Delta(),
                         region name, signal name
);
      sprintf( buffer, "drivers %s/%s", region name,
signal_name );
      mti_Command( buffer );
      mti VsimFree( region name );
    default:
      break;
}
void initForeign(
                             /* The ID
 mtiRegionIdT
                    region,
of the region in which this
                               * /
                               /* foreign
architecture is instantiated. */
                              /* The last
         *param,
part of the string in the
                              /* foreign
attribute.
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
```

```
mtiInterfaceListT *ports
                               /* A list
    of ports for the foreign model. */
      mtiProcessIdT procid;
      mtiSignalIdT sigid;
      sigid = mti_FindSignal( "/top/s1" );
      procid = mti_CreateProcess( "SignalMonitor",
    monitorSignal, sigid );
      mti_Sensitize( procid, sigid, MTI_EVENT
    );
HDL code
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
    begin
      p1 : process
      begin
        c1 : case s1 is
          when 'U' => s1 <= 'X' after 5 ns;
          when 'X' => s1 <= '0' after 5 ns;
          when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' => s1 <= 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' => s1 <= '-' after 5 ns;
          when '-' => s1 <= 'U' after 5 ns;
        end case c1;
        wait for 5 ns;
      end process;
    end a;
```

### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,15] delta 0: Signal /top/s1 is UNKNOWN
    # Drivers for /top/s1:
    # W : Signal /top/s1
         W : Driver /top/p1
    # Time [0,40] delta 0: Signal /top/s1 is UNKNOWN
    # Drivers for /top/s1:
    # X : Signal /top/s1
         X : Driver /top/p1
    VSIM 2> quit
Related Topics
 mti_SetSignalValue()
 mti_SetDriverOwner()
 mti_ScheduleWakeup()
 mti_Sensitize()
 mti_Free()
 mti_VsimFree()
```

mti\_NextRegion()

mti\_TickLength()

mti\_GetSignalSubelements()

# mti\_CreateArrayType()

Creates an array type.

## **Syntax**

type\_id = mti\_CreateArrayType( left, right, element\_type )

### **Arguments**

Name	Туре	Description
left	mtiInt32T	The left bound of the new array type
right	mtiInt32T	The right bound of the new array type
element_type	mtiTypeIdT	The type of the elements of the new array type

### **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the new array type

# **Description**

mti\_CreateArrayType() creates a new type ID that describes a VHDL array type whose bounds are the specified left and right values and whose elements are of the specified element type.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 SIGVAL 0,
 SIGVAL 1,
 SIGVAL_X
} mySigType;
char *enum lits[3] = { "0", "1", "X" };
typedef struct {
 mtiSignalIdT sigid1;
 mtiSignalIdT sigid2;
 mtiSignalIdT sigid3;
 mtiDriverIdT drvid1;
 mtiDriverIdT drvid2;
 mtiDriverIdT drvid3;
} instanceInfoT;
/* This function inverts mySig(2) every 5
ns. */
void driveSignal1( void * param )
  char
                * region name;
               * signal_name;
  char
  instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T
                 sigval;
 sigval = mti_GetSignalValue( inst->sigid1
  switch (sigval) {
    case SIGVAL 0:
      mti ScheduleDriver( inst->drvid1, SIGVAL 1,
5, MTI_INERTIAL );
   break;
    case SIGVAL 1:
      mti ScheduleDriver(inst->drvid1, SIGVAL 0,
5, MTI INERTIAL );
      break;
    case SIGVAL X:
      signal_name = mti_GetSignalNameIndirect(
inst->sigid1, NULL, 0 );
      region name =
        mti GetRegionFullName(mti GetSignalRegion(inst->sigid1));
      mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                         mti_NowUpper(),
mti Now(), mti Delta(),
                         region name, signal name
);
      mti VsimFree( signal name );
      mti_VsimFree( region_name );
      break;
    default:
      signal name = mti GetSignalNameIndirect(
inst->sigid1, NULL, 0 );
      region name =
        mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid1));
```

```
mti_PrintFormatted( "Time [%d,%d] delta
%d: "
                         "Unexpected value
%d on signal %s/%s\n",
                         mti_NowUpper(),
mti Now(), mti Delta(),
                         sigval, region_name,
signal_name );
      mti VsimFree( signal name );
      mti_VsimFree( region_name );
      break;
  }
}
/* This function inverts mySig(1) every 10
ns. */
void driveSignal2( void * param )
               * region name;
  char
         * signal_name;
 char
 instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T sigval;
 sigval = mti_GetSignalValue( inst->sigid2
  switch ( sigval ) {
    case SIGVAL 0:
     mti_ScheduleDriver( inst->drvid2, SIGVAL_1,
10, MTI INERTIAL );
   break;
    case SIGVAL 1:
     mti ScheduleDriver( inst->drvid2, SIGVAL 0,
10, MTI INERTIAL );
     break;
    case SIGVAL X:
      signal_name = mti_GetSignalNameIndirect(
inst->sigid2, NULL, 0 );
     region name =
       mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid2));
      mti_PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                         mti_NowUpper(),
mti_Now(), mti_Delta(),
                         region name, signal name
);
      mti_VsimFree( signal_name );
      mti VsimFree( region name );
      break;
    default:
      signal name = mti GetSignalNameIndirect(
inst->sigid2, NULL, 0 );
      region_name =
       mti GetRegionFullName (mti GetSignalRegion
(inst->sigid1));
      mti_PrintFormatted( "Time [%d,%d] delta
%d: "
                         "Unexpected value
%d on signal %s/%s\n",
                         mti NowUpper(),
mti_Now(), mti_Delta(),
```

```
sigval, region name,
signal_name );
     mti VsimFree( signal name );
     mti_VsimFree( region_name );
     break;
  }
}
/* This function drives mySig(0) with the
values of mySig(2) and mySig(1). */
void driveSignal3( void * param )
 instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T sigval1;
 mtiInt32T
               sigval2;
 sigval1 = mti GetSignalValue( inst->sigid1
 sigval2 = mti GetSignalValue( inst->sigid2
);
 if ( sigval1 == sigval2 ) {
   mti_ScheduleDriver( inst->drvid3, sigval1,
0, MTI INERTIAL );
  } else {
   mti ScheduleDriver(inst->drvid3, SIGVAL X,
0, MTI INERTIAL );
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
 free( param );
void initForeign(
                            /* The ID
 mtiRegionIdT
                  region,
                             */
of the region in which this
                             /* foreign
architecture is instantiated. */
                            /* The last
 char *param,
part of the string in the
                            * /
                             /* foreign
attribute.
                             */
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 of ports for the foreign model. */
 instanceInfoT * inst;
 mtiProcessIdT procid;
 mtiSignalIdT * elem_list;
 mtiSignalIdT sigid;
 mtiTypeIdT array_type;
 {	t mtiTypeIdT}
               enum_type;
            = (instanceInfoT *)malloc(
sizeof(instanceInfoT) );
 enum_type
             = mti_CreateEnumType( 1, 3,
enum_lits );
            = mti_CreateArrayType( 2,
 array_type
0, enum_type);
```

```
= mti_CreateSignal( "mySig",
       siqid
    region, array_type );
       elem list = mti GetSignalSubelements(
    sigid, NULL );
       inst->sigid1 = elem list[0];
       inst->drvid1 = mti CreateDriver( inst->sigid1
    );
      procid
                   = mti_CreateProcess( "mySig1Driver",
    driveSignal1, inst );
      mti_Sensitize( procid, inst->sigid1, MTI_EVENT
      mti ScheduleWakeup( procid, 0 );
      mti SetDriverOwner( inst->drvid1, procid
      inst->sigid2 = elem list[1];
      inst->drvid2 = mti_CreateDriver( inst->sigid2
                   = mti CreateProcess( "mySiq2Driver",
    driveSignal2, inst );
       mti_Sensitize( procid, inst->sigid2, MTI_EVENT
      mti_ScheduleWakeup( procid, 0 );
      mti SetDriverOwner( inst->drvid2, procid
       inst->sigid3 = elem_list[2];
       inst->drvid3 = mti_CreateDriver( inst->sigid3
    );
                   = mti_CreateProcess( "mySig3Driver",
      procid
    driveSignal3, inst );
      mti Sensitize ( procid, inst->sigid1, MTI EVENT
      mti_Sensitize( procid, inst->sigid2, MTI_EVENT
    );
      mti_ScheduleWakeup( procid, 0 );
      mti SetDriverOwner(inst->drvid3, procid
      mti AddQuitCB( cleanupCallback, inst );
      mti_AddRestartCB( cleanupCallback, inst
     ) ;
       mti_VsimFree( elem_list );
HDL code
     entity top is
     end top;
     architecture a of top is
       signal s1 : bit := '0';
    begin
       s1 <= not s1 after 5 ns;</pre>
     end a;
```

#### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading ./for model.sl
VSIM 1> examine mysig
# {0 0 0}
VSIM 2> run 5
VSIM 3> examine mysig
# {1 0 X}
VSIM 4> run 5
VSIM 5> examine mysig
# {0 1 X}
VSIM 6> run 5
VSIM 7> examine mysig
# {1 1 1}
VSIM 8> quit
# Cleaning up...
```

## **Related Topics**

```
mti_SetSignalValue()
mti_SetDriverOwner()
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

## mti\_CreateDriver()

Creates a driver on a VHDL signal.

## **Syntax**

driver\_id = mti\_CreateDriver( signal\_id )

## **Arguments**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal

#### **Return Values**

Name	Type	Description
driver_id	mtiDriverIdT	A handle to the new driver or NULL if there is an error

## **Description**

mti\_CreateDriver() creates a new driver for the specified array or scalar signal. You must create a driver for a resolved signal in order to be able to drive values onto that signal and have the values be resolved. You can create multiple drivers for a resolved signal, but no more than one driver can be created for an unresolved signal. Alternatively, you can change the values of an unresolved signal using mti\_SetSignalValue() if that signal does not have any drivers.

When using mti\_CreateDriver() it is necessary to follow up with a call to mti\_SetDriverOwner(); otherwise, the vsim drivers command and the Dataflow window may give unexpected or incorrect information regarding the newly created driver.

You cannot create a driver cannot on a signal of type record, but you can create drivers on non-record subelements of a record signal.

You cannot create a driver on a subelement of a resolved composite signal. You must create drivers at the resolution level or above.

mti\_CreateDriver() cannot create a driver on a VHDL port that has not been collapsed with the connected signal. A VHDL port is not collapsed when it is connected to a Verilog signal, when a conversion function appears in a VHDL port map, or when the **vsim** option **-nocollapse** is used.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
    STD LOGIC U,
    STD LOGIC X,
    STD_LOGIC_0,
    STD LOGIC 1,
    STD_LOGIC_Z,
    STD LOGIC W,
    STD LOGIC L,
   STD_LOGIC H,
    STD_LOGIC_D
} standardLogicType;
typedef struct {
   mtiSignalIdT sigid;
   mtiDriverIdT drvid;
   mtiTypeIdT
                time type;
} instanceInfoT;
void driveScalarSignal( void * param )
    char
                  * curr time str;
    char
                * region_name;
    instanceInfoT * inst = (instanceInfoT*)param;
   mtiInt32T sigval;
   mtiTime64T
                 curr time;
   region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid));
   sigval = mti GetSignalValue(inst->sigid
);
    curr time str = mti Image( mti NowIndirect(&curr time),
inst->time_type );
    mti_PrintFormatted( "Time %s delta %d:
Signal s/s is s\n",
                       curr time str, mti Delta(),
                       region name, mti GetSignalName(
inst->siqid ),
                      mti_SignalImage(inst->sigid)
);
    switch ( siqval ) {
     case STD LOGIC U: sigval = STD LOGIC X;
 break;
     case STD LOGIC X: sigval = STD LOGIC 0;
 break;
      case STD_LOGIC_0: sigval = STD_LOGIC_1;
 break;
     case STD LOGIC 1: sigval = STD LOGIC Z;
 break;
     case STD LOGIC Z: sigval = STD LOGIC W;
 break;
     case STD_LOGIC_W: sigval = STD_LOGIC_L;
 break;
     case STD LOGIC L: sigval = STD LOGIC H;
     case STD LOGIC H: sigval = STD LOGIC D;
 break;
```

```
case STD_LOGIC_D: sigval = STD_LOGIC_U;
 break;
     default:
                      sigval = STD LOGIC U;
 break;
   }
   mti ScheduleDriver(inst->drvid, siqval,
5, MTI INERTIAL );
   mti_VsimFree( region_name );
void driveArraySignal( void * param )
                 * curr time str;
   char
   char
                 * region_name;
   char
                * sigval;
   instanceInfoT * inst = (instanceInfoT*)param;
   int i;
   mtiTime64T curr time;
   region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid));
   sigval = (char *)mti GetArraySignalValue(
inst->sigid, 0 );
   curr time str = mti Image( mti NowIndirect(&curr time),
inst->time_type );
   mti PrintFormatted( "Time %s delta %d:
Signal %s/%s is %s\n",
                      curr_time_str, mti_Delta(),
                      region_name, mti_GetSignalName(
inst->sigid ),
                      mti_SignalImage(inst->sigid)
);
    for ( i = 0; i < mti TickLength( mti GetSignalType(</pre>
inst->sigid )); i++ ) {
       switch ( sigval[i] ) {
         case STD LOGIC U: sigval[i] =
STD_LOGIC_X; break;
         case STD_LOGIC_X: sigval[i] =
STD LOGIC 0; break;
         case STD_LOGIC_0: sigval[i] =
STD_LOGIC_1; break;
         case STD LOGIC 1: sigval[i] =
STD_LOGIC_Z; break;
         case STD LOGIC Z: sigval[i] =
STD LOGIC W; break;
         case STD LOGIC W: sigval[i] =
STD_LOGIC_L; break;
         case STD LOGIC L: sigval[i] =
STD_LOGIC_H; break;
         case STD_LOGIC_H: sigval[i] =
STD LOGIC D; break;
         case STD_LOGIC_D: sigval[i] =
STD_LOGIC_U; break;
                           sigval[i] =
         default:
STD_LOGIC_U; break;
   mti ScheduleDriver(inst->drvid, (long)sigval,
5, MTI_INERTIAL );
   mti VsimFree( sigval );
   mti_VsimFree( region_name );
```

```
}
void initForeign(
   mtiRegionIdT
                 region, /* The ID
                               */
of the region in which this
                               /* foreign
architecture is instantiated.
                               * /
            *param,
                               /* The last
part of the string in the
                               * /
                               /* foreign
                               */
attribute.
   mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
   mtiInterfaceListT *ports
                            /* A list
of ports for the foreign model. */
{
    instanceInfoT * inst;
   mtiProcessIdT procid;
   inst = (instanceInfoT *)mti_Malloc(
sizeof(instanceInfoT) );
    inst->sigid = mti FindSignal( "/top/s1"
   inst->drvid = mti CreateDriver( inst->sigid
);
   procid
             = mti_CreateProcess( "sigDriver1",
driveScalarSignal, inst );
   mti Sensitize (procid, inst->sigid, MTI EVENT
);
   mti ScheduleWakeup( procid, 0 );
   mti SetDriverOwner( inst->drvid, procid
);
    inst->time_type = mti_CreateTimeType();
    inst = (instanceInfoT *)mti Malloc(
sizeof(instanceInfoT) );
   inst->sigid = mti_FindSignal( "/top/s2"
);
   inst->drvid = mti CreateDriver( inst->sigid
);
   procid
             = mti CreateProcess( "sigDriver2",
driveArraySignal, inst );
   mti Sensitize (procid, inst->sigid, MTI EVENT
);
   mti ScheduleWakeup( procid, 0 );
   mti_SetDriverOwner( inst->drvid, procid
);
    inst->tie_type = mti_CreateTimeType();
```

#### **HDL** code

```
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is

  signal s1 : std_logic := '0';
  signal s2 : std_logic_vector( 3 downto 0 ) := "UX01";

begin
end a;
```

#### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading ./for model.sl
VSIM 1> run 42
# Time {0 ns} delta 1: Signal /top/s1 is '0'
# Time {0 ns} delta 1: Signal /top/s2 is "UX01"
# Time {5 ns} delta 0: Signal /top/s2 is "X01Z"
# Time {5 ns} delta 0: Signal /top/s1 is '1'
# Time {10 ns} delta 0: Signal /top/s1 is 'Z'
# Time {10 ns} delta 0: Signal /top/s2 is "01ZW"
# Time {15 ns} delta 0: Signal /top/s2 is "1ZWL"
# Time {15 ns} delta 0: Signal /top/s1 is 'W'
# Time {20 ns} delta 0: Signal /top/s1 is 'L'
# Time {20 ns} delta 0: Signal /top/s2 is "ZWLH"
# Time \{25 \text{ ns}\} delta 0: Signal /top/s2 is "WLH-"
# Time {25 ns} delta 0: Signal /top/s1 is 'H'
# Time {30 ns} delta 0: Signal /top/s1 is '-'
# Time {30 ns} delta 0: Signal /top/s2 is "LH-U"
# Time {35 ns} delta 0: Signal /top/s2 is "H-UX"
# Time {35 ns} delta 0: Signal /top/s1 is 'U'
# Time {40 ns} delta 0: Signal /top/s1 is 'X'
# Time {40 ns} delta 0: Signal /top/s2 is "-UX0"
VSIM 2> drivers /top/s1
# Drivers for /top/s1:
    X : Signal /top/s1
       X : Driver /top/sigDriver1
           0 at 45 ns
VSIM 3> drivers /top/s2
# Drivers for /top/s2(3:0):
     - : Signal /top/s2(3)
       - : Driver /top/sigDriver2
           U at 45 ns
  U : Signal /top/s2(2)
     U : Driver /top/sigDriver2
           X at 45 ns
    X : Signal /top/s2(1)
     X : Driver /top/sigDriver2
#
#
           0 at 45 ns
     0 : Signal /top/s2(0)
#
       0 : Driver /top/sigDriver2
           1 at 45 ns
VSIM 4> quit
```

## **Related Topics**

mti\_ScheduleWakeup()

```
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_CreateEnumType()

Creates an enumeration type.

## **Syntax**

type\_id = mti\_CreateEnumType( size, count, literals )

## **Arguments**

Name	Туре	Description
size	mtiInt32T	The number of bytes to be used to store the values of the new enumeration type; if the count parameter is greater than 256 then size must be 4; otherwise size should be 1
count	mtiInt32T	The number of literals/values in the new enumeration type
literals	char **	An array of strings that define the enumeration literals for the new enumeration type

#### **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the new enumeration type

## **Description**

mti\_CreateEnumType() creates a new type ID that describes a VHDL enumeration type. The new type consists of the specified enumeration literals and its values are of the specified size. The count parameter indicates the number of strings in the literals parameter. The left-most value of the enumeration type is 0 and is associated with the first literal string, the next value is 1 and is associated with the next literal string, and so on.

If there are more than 256 values in the enumeration type, then you must use 4 bytes to store the values; otherwise use 1 byte.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 SIGVAL 0,
 SIGVAL 1,
 SIGVAL_X
} mySigType;
char *enum lits[3] = { "0", "1", "X" };
typedef struct {
 mtiSignalIdT sigid1;
 mtiSignalIdT sigid2;
 mtiSignalIdT sigid3;
 mtiDriverIdT drvid1;
 mtiDriverIdT drvid2;
 mtiDriverIdT drvid3;
} instanceInfoT;
/* This function inverts mySig1 every 5 ns.
*/
void driveSignal1( void * param )
               * region name;
  instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T
                 siqval;
 sigval = mti_GetSignalValue( inst->sigid1
);
  switch ( sigval ) {
  case SIGVAL 0:
   mti ScheduleDriver(inst->drvid1, SIGVAL 1,
5, MTI_INERTIAL );
   break;
   case SIGVAL 1:
   mti ScheduleDriver( inst->drvid1, SIGVAL 0,
5, MTI INERTIAL );
   break;
   case SIGVAL X:
   region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid1));
    mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                       mti NowUpper(), mti Now(),
mti_Delta(),
                       region name, mti GetSignalName(
inst->sigid1 ) );
   mti_VsimFree( region_name );
   break;
   default:
    region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid1));
   mti PrintFormatted( "Time [%d,%d] delta
%d: "
                       "Unexpected value
%d on signal %s/%s\n",
                       mti NowUpper(), mti Now(),
mti Delta(),
                       sigval, region name,
                       mti GetSignalName(
```

```
inst->sigid1 ) );
   mti_VsimFree( region_name );
   break;
  }
/* This function inverts mySig2 every 10
void driveSignal2( void * param )
  char
              * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
                siqval;
  mtiInt32T
  sigval = mti GetSignalValue( inst->sigid2
);
  switch ( sigval ) {
  case SIGVAL 0:
   mti ScheduleDriver(inst->drvid2, SIGVAL 1,
10, MTI INERTIAL );
   break;
   case SIGVAL_1:
   mti ScheduleDriver( inst->drvid2, SIGVAL 0,
10, MTI INERTIAL );
   break;
   case SIGVAL X:
    region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid2));
    mti_PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is UNKNOWN\n",
                       mti_NowUpper(), mti_Now(),
mti Delta(),
                       region name, mti GetSignalName(
inst->sigid2 ) );
   mti_VsimFree( region_name );
   break;
   default:
    region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid2));
    mti PrintFormatted( "Time [%d,%d] delta
                       "Unexpected value
%d on signal %s/%s\n",
                       mti_NowUpper(), mti_Now(),
mti Delta(),
                       sigval, region name,
                       mti GetSignalName(
inst->sigid2 ) );
   mti VsimFree( region name );
   break;
}
/* This function drives mySig3 with the values
of mySig1 and mySig2. */
void driveSignal3( void * param )
{
 instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T sigval1;
                 sigval2;
 mtiInt32T
  sigval1 = mti_GetSignalValue( inst->sigid1
  sigval2 = mti_GetSignalValue( inst->sigid2
```

```
);
  if ( sigval1 == sigval2 ) {
   mti ScheduleDriver( inst->drvid3, sigval1,
0, MTI_INERTIAL );
  } else {
   mti ScheduleDriver(inst->drvid3, SIGVAL X,
0, MTI INERTIAL );
}
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
 free( param );
void initForeign(
                             /* The ID
 mtiRegionIdT
                   region,
of the region in which this
                              */
                              /* foreign
architecture is instantiated. */
                              /* The last
                   *param,
part of the string in the
                              */
                              /* foreign
attribute.
                              * /
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports
                           /* A list
of ports for the foreign model. */
)
 instanceInfoT * inst;
 mtiProcessIdT procid;
 mtiTypeIdT
                enum_type;
             = (instanceInfoT *)malloc(
sizeof(instanceInfoT) );
  enum type = mti CreateEnumType(1, 3,
enum lits );
 inst->sigid1 = mti_CreateSignal( "mySig1",
region, enum_type );
 inst->drvid1 = mti CreateDriver( inst->sigid1
);
              = mti CreateProcess( "mySig1Driver",
driveSignal1, inst );
 mti Sensitize (procid, inst->sigid1, MTI EVENT
);
 mti ScheduleWakeup( procid, 0 );
 mti SetDriverOwner( inst->drvid1, procid
  inst->sigid2 = mti CreateSignal( "mySig2",
region, enum_type );
  inst->drvid2 = mti_CreateDriver( inst->sigid2
              = mti_CreateProcess( "mySig2Driver",
 procid
driveSignal2, inst );
 mti Sensitize ( procid, inst->sigid2, MTI EVENT
 mti_ScheduleWakeup( procid, 0 );
  mti SetDriverOwner(inst->drvid2, procid
```

```
inst->sigid3 = mti_CreateSignal( "mySig3",
    region, enum_type );
      inst->drvid3 = mti CreateDriver( inst->sigid3
    );
                  = mti CreateProcess( "mySig3Driver",
    driveSignal3, inst );
      mti_Sensitize( procid, inst->sigid1, MTI_EVENT
      mti Sensitize ( procid, inst->sigid2, MTI EVENT
    );
      mti ScheduleWakeup( procid, 0 );
      mti SetDriverOwner(inst->drvid3, procid
      mti_AddQuitCB( cleanupCallback, inst );
      mti AddRestartCB( cleanupCallback, inst
    );
    }
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> examine mySig1 mySig2 mySig3
    # 0 0 0
    VSIM 2> run 5
    VSIM 3> examine mySig1 mySig2 mySig3
    # 1 0 X
    VSIM 4> run 5
    VSIM 5> examine mySig1 mySig2 mySig3
    # 0 1 X
    VSIM 6> run 5
    VSIM 7> examine mySig1 mySig2 mySig3
    # 1 1 1
    VSIM 8> quit
    # Cleaning up...
```

## **Related Topics**

mti\_ScheduleWakeup()

# FLI Function Definitions mti\_CreateEnumType()

```
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

## mti\_CreateProcess()

Creates a new VHDL process.

#### **Syntax**

process\_id = mti\_CreateProcess( name, func, param )

## **Arguments**

Name	Type	Description
name	char *	The name of the new VHDL process; OPTIONAL - can be NULL
func	mtiVoidFuncPtrT	A pointer to the function that will be executed as the body of the new process
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL

#### **Return Values**

Name	Type	Description
process_id	mtiProcessIdT	A handle to the new VHDL process or NULL if there is an error

## Description

mti\_CreateProcess() creates a new VHDL process with the specified name. If the name is non-NULL, then it appears in the Process window of the simulator; otherwise, it does not. The simulator calls the specified function along with its parameter whenever the process executes. The process executes either at the time specified in a call to mti\_ScheduleWakeup() or whenever one of the signals to which it is sensitive changes (see mti\_Sensitize()).

If you create the process during elaboration from inside of a foreign architecture instance, then the simulator aumtomatically execugtes the process once at time zero after initializing all signals. If you create the process either after elaboration is complete or from any other context (such as from an initialization function that executes as a result of the loading of a foreign shared library by the **-foreign** option to **vsim**), then the simulation does not run the process automatically but must be scheduled or sensitized.

mti\_CreateProcess() allows you to create a process with an illegal HDL name. This is useful for integrators who provide shared libraries for use by end customers, as this is an easy way to avoid potential name conflicts with HDL processes. We recommend the following naming style:

<PREFIX name>

where *PREFIX* is 3 or 4 characters that denote your software (to avoid name conflicts with other integration software) and *name* is the name of the process. Enclosing the entire name in angle brackets makes it an illegal HDL name. For example, *<MTI\_foreign\_architecture>*.

We strongly recommend that you do not use characters in the name that will cause Tcl parsing problems. This includes spaces, the path separator (normally '/' or '.'), square brackets ([]), and dollar signs (\$). If you must use these characters, then create an escaped name by putting a backslash (\) at both ends of the name.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 STD LOGIC U,
 STD LOGIC X,
 STD LOGIC 0,
 STD LOGIC 1,
 STD LOGIC Z,
 STD LOGIC W,
  STD_LOGIC L,
 STD_LOGIC H,
 STD_LOGIC_D
} standardLogicType;
typedef struct {
 mtiSignalIdT sigid;
 mtiDriverIdT drvid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval
  char * retval;
  switch ( sigval ) {
   case STD_LOGIC_U: retval = "'U'"; break;
   case STD_LOGIC_X: retval = "'X'"; break;
   case STD_LOGIC_0: retval = "'0'"; break;
   case STD_LOGIC_1: retval = "'1'"; break;
   case STD_LOGIC_Z: retval = "'Z'"; break;
   case STD LOGIC W: retval = "'W'"; break;
   case STD LOGIC L: retval = "'L'"; break;
   case STD_LOGIC_H: retval = "'H'"; break;
   case STD LOGIC D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void driveSignal( void * param )
               * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
                siqval;
 region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid));
  sigval = mti_GetSignalValue( inst->sigid );
  mti PrintFormatted( "Time [%d,%d] delta
%d: Signal %s/%s is %s\n",
                    mti NowUpper(), mti Now(),
mti_Delta(),
                     region name, mti GetSignalName(
inst->sigid ),
                     convertStdLogicValue(
sigval ) );
  switch ( sigval ) {
    case STD LOGIC U: sigval = STD LOGIC X; break;
   case STD LOGIC X: sigval = STD LOGIC 0; break;
    case STD_LOGIC_0: sigval = STD_LOGIC_1; break;
```

```
case STD_LOGIC_1: sigval = STD_LOGIC_Z; break;
    case STD_LOGIC_Z: sigval = STD_LOGIC_W; break;
   case STD_LOGIC_W: sigval = STD_LOGIC_L; break;
   case STD_LOGIC_L: sigval = STD_LOGIC_H; break;
   case STD LOGIC H: sigval = STD LOGIC D; break;
   case STD LOGIC D: sigval = STD LOGIC U; break;
   default: sigval = STD_LOGIC_U; break;
 mti ScheduleDriver(inst->drvid, sigval,
5, MTI_INERTIAL );
  mti_VsimFree( region_name );
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
 free( param );
void initForeign(
                              /* The ID
 mtiRegionIdT
                    region,
                              */
of the region in which this
                              /* foreign
architecture is instantiated. */
                   *param,
                              /* The last
part of the string in the
                             */
                              /* foreign
                              * /
attribute.
 mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports /* A list
of ports for the foreign model. */
  instanceInfoT * inst;
 mtiProcessIdT procid;
  inst = (instanceInfoT *)malloc(
sizeof(instanceInfoT) );
 inst->sigid = mti_FindSignal( "/top/s1"
 inst->drvid = mti CreateDriver( inst->sigid
);
            = mti CreateProcess( "sigDriver",
driveSignal, inst );
 mti_Sensitize( procid, inst->sigid, MTI_EVENT
 mti SetDriverOwner( inst->drvid, procid
  mti AddQuitCB( cleanupCallback, inst );
 mti AddRestartCB( cleanupCallback, inst
);
}
```

```
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    end a;
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,0] delta 0: Signal /top/s1 is '0'
    # Time [0,5] delta 0: Signal /top/s1 is '1'
    # Time [0,10] delta 0: Signal /top/s1 is 'Z'
    \# Time [0,15] delta 0: Signal /top/s1 is 'W'
    # Time [0,20] delta 0: Signal /top/s1 is 'L'
    # Time [0,25] delta 0: Signal /top/s1 is 'H'
    \# Time [0,30] delta 0: Signal /top/s1 is '-'
    # Time [0,35] delta 0: Signal /top/s1 is 'U'
    # Time [0,40] delta 0: Signal /top/s1 is 'X'
    # Time [0,45] delta 0: Signal /top/s1 is '0'
    # Time [0,50] delta 0: Signal /top/s1 is '1'
    VSIM 2> quit
```

# Cleaning up...

## **Related Topics**

```
mti_ScheduleWakeup()
mti_Sensitize()
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

## mti\_CreateProcessWithPriority()

Creates a new VHDL process with a specific priority.

### **Syntax**

process\_id = mti\_CreateProcessWithPriority( name, func, param, priority )

## **Arguments**

Name	Type	Description
name	char *	The name of the new VHDL process; OPTIONAL - can be NULL
func	mtiVoidFuncPtrT	A pointer to the function that will be executed as the body of the new process
param	void *	A parameter to be passed to the function; OPTIONAL - can be NULL
priority	mtiProcessPriorityT	The priority of the new process: immediate, normal, synch, NBA, or postponed

#### **Return Values**

Name	Type	Description
process_id	mtiProcessIdT	A handle to the new VHDL process or NULL if there is an error

## **Description**

mti\_CreateProcessWithPriority() creates a new VHDL process with the specified name and priority. If the name is non-NULL, then it appears in the Process window of the simulator; otherwise, it does not. The simulator calls the specified function along with its parameter whenever the process executes. The process executes either at the time specified in a call to mti\_ScheduleWakeup() or whenever one of the signals to which it is sensitive changes (mti\_Sensitize()).

The priority of the process can be one of the following:

MTI PROC IMMEDIATE	All immediate processes run
--------------------	-----------------------------

immediately after signal activation (if triggered). If any immediate process activates any signals, then the signals are reevaluated and all immediate processes (if triggered) are run again in the same delta. This cycle continues until no more signals are activated.

MTI\_PROC\_NORMAL Normal processes run (when triggered)

after all immediate processes have run and settled. They can run once per delta and can schedule events in zero delay.

MTI PROC SYNCH Synchronized processes (when

triggered) run after immediate and normal processes, but before NBA processes. They can run once per delta and can schedule events in zero delay.

MTI\_PROC\_NBA Non-Blocking Assignment processes

(when triggered) run after synchronized

processes, but before postponed

processes. They can run once per delta and can schedule events in zero delay.

MTI PROC POSTPONED Postponed processes (when triggered)

run once at the end of the time step for which they are scheduled after all immediate, normal, synchronized, and NBA processes. They cannot schedule anything in zero delay. (In Verilog, these types of processes are also known as read-only synchronization processes

or \$monitor() processes.)

If you create the process during elaboration from inside of a foreign architecture instance, then it automatically executes the process once at time zero. If the process is created either after elaboration is complete or from any other context (such as from an initialization function that executes as a result of the loading of a foreign shared library by the -foreign option to vsim), then the simulator does not automatically run the process but must be scheduled or sensitized.

mti\_CreateProcessWithPriority() allows you to create a process with an illegal HDL name. This is useful for integrators who provide shared libraries for use by end customers, as this is an easy way to avoid potential name conflicts with HDL processes. We recommend the following naming style:

<PREFIX name>

where *PREFIX* is 3 or 4 characters that denote your software (to avoid name conflicts with other integration software) and *name* is the name of the process. Enclosing the entire name in angle brackets makes it an illegal HDL name. For example, *<MTI\_foreign\_architecture>*.

We strongly recommend that you do not use characters in the name that will cause Tcl parsing problems. This includes spaces, the path separator (normally '/' or '.'), square brackets ([]), and dollar signs (\$). If you must use these characters, then create an escaped name by putting a backslash (\) at both ends of the name.

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
 mtiProcessIdT immed procid[5];
 mtiProcessIdT normal_procid[5];
 mtiProcessIdT synch_procid[5];
 mtiProcessIdT nba_procid[5];
 mtiProcessIdT postponed procid[5];
 mtiSignalIdT sig02;
} instanceInfoT;
void scheduleProcesses( instanceInfoT * inst,
int i, mtiDelayT delay )
  mti ScheduleWakeup( inst->immed procid[i],
   delay );
 mti ScheduleWakeup( inst->normal procid[i],
  delay );
 mti_ScheduleWakeup( inst->synch_procid[i],
   delay );
  mti ScheduleWakeup( inst->nba procid[i],
     delay );
  mti ScheduleWakeup( inst->postponed procid[i],
delay );
/* Main test process */
void testProcess( void * param )
 instanceInfoT * inst = param;
 mtiInt32T siqval;
 mti_PrintFormatted( "\nTime [%d,%d] delta
%d: testProcess()\n",
                     mti NowUpper(), mti Now(),
mti Delta() );
  scheduleProcesses( inst, 0, 0 );
  /* Test immediate activation of immediate
process. */
  sigval = mti_GetSignalValue( inst->sig02
  if ( sigval == 0 ) {
   sigval = 1;
  } else {
   sigval = 0;
  mti SetSignalValue( inst->sig02, (long)sigval
);
}
/* Immediate process sensitive to a signal
in zero-delay */
void sigImmedProc( instanceInfoT * inst )
  mti PrintFormatted( "Time [%d,%d] delta
%d: sigImmedProc()\n",
                     mti NowUpper(), mti Now(),
mti_Delta() );
```

```
/* Processes scheduled by testProcess() */
void immedProcess1( void * param )
 mti PrintFormatted( "Time [%d,%d] delta
%d: immedProcess1()\n",
                     mti_NowUpper(), mti_Now(),
mti_Delta() );
void normalProcess1( instanceInfoT * inst
 mti_PrintFormatted( "Time [%d,%d] delta
%d: normalProcess1():
                    "Scheduling processes
ending in 2\n",
                     mti NowUpper(), mti Now(),
mti Delta() );
 scheduleProcesses( inst, 1, 0 );
void synchProcess1( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: synchProcess1():
                     "Scheduling processes
ending in 3\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
  scheduleProcesses( inst, 2, 0 );
void nbaProcess1( instanceInfoT * inst )
  mti_PrintFormatted( "Time [%d,%d] delta
%d: nbaProcess1():
                     "Scheduling processes
ending in 4\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
 scheduleProcesses( inst, 3, 0 );
void postponedProcess1( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: postponedProcess1(): "
                   "Scheduling processes
ending in 5\n",
                   mti_NowUpper(), mti_Now(),
mti_Delta() );
 scheduleProcesses( inst, 4, 1 );
/* Processes scheduled by normalProcess1()
*/
void immedProcess2( void * param )
  mti PrintFormatted( "Time [%d,%d] delta
%d: immedProcess2()\n",
```

```
mti_NowUpper(), mti_Now(),
mti_Delta() );
void normalProcess2( instanceInfoT * inst
 mti_PrintFormatted( "Time [%d,%d] delta
%d: normalProcess2()\n",
                     mti NowUpper(), mti Now(),
mti_Delta() );
void synchProcess2( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: synchProcess2()\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
void nbaProcess2( instanceInfoT * inst )
 mti_PrintFormatted( "Time [%d,%d] delta
%d: nbaProcess2()\n",
                     mti NowUpper(), mti Now(),
mti_Delta() );
void postponedProcess2( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: postponedProcess2()\n",
                       mti_NowUpper(), mti_Now(),
mti Delta() );
/* Processes scheduled by synchProcess1()
void immedProcess3( void * param )
 mti PrintFormatted( "Time [%d,%d] delta
%d: immedProcess3()\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
void normalProcess3( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: normalProcess3()\n",
                     mti_NowUpper(), mti_Now(),
mti_Delta() );
void synchProcess3( instanceInfoT * inst
 mti_PrintFormatted( "Time [%d,%d] delta
%d: synchProcess3()\n",
                     mti NowUpper(), mti Now(),
mti_Delta() );
```

```
void nbaProcess3( instanceInfoT * inst )
  mti_PrintFormatted( "Time [%d,%d] delta
%d: nbaProcess3()\n",
                     mti NowUpper(), mti Now(),
mti Delta() );
void postponedProcess3( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: postponedProcess3()\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
/* Processes scheduled by nbaProcess1() */
void immedProcess4( void * param )
 mti_PrintFormatted( "Time [%d,%d] delta
%d: immedProcess4()\n",
                     mti_NowUpper(), mti_Now(),
mti_Delta() );
void normalProcess4( instanceInfoT * inst
 mti_PrintFormatted( "Time [%d,%d] delta
%d: normalProcess4()\n",
                     mti NowUpper(), mti Now(),
mti Delta() );
void synchProcess4( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: synchProcess4()\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
void nbaProcess4( instanceInfoT * inst )
 mti PrintFormatted( "Time [%d,%d] delta
%d: nbaProcess4()\n",
                     mti NowUpper(), mti Now(),
mti_Delta() );
void postponedProcess4( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: postponedProcess4()\n",
                     mti_NowUpper(), mti_Now(),
mti Delta() );
/* Processes scheduled by postponedProcess1()
*/
void immedProcess5( void * param )
```

```
mti_PrintFormatted( "Time [%d,%d] delta
%d: immedProcess5()\n",
                    mti_NowUpper(), mti_Now(),
mti Delta() );
void normalProcess5( instanceInfoT * inst
 mti_PrintFormatted( "Time [%d,%d] delta
%d: normalProcess5()\n",
                    mti NowUpper(), mti Now(),
mti_Delta() );
void synchProcess5( instanceInfoT * inst
 mti PrintFormatted( "Time [%d,%d] delta
%d: synchProcess5()\n",
                    mti_NowUpper(), mti_Now(),
mti Delta() );
void nbaProcess5( instanceInfoT * inst )
 mti PrintFormatted( "Time [%d,%d] delta
%d: nbaProcess5()\n",
                    mti NowUpper(), mti Now(),
mti_Delta() );
void postponedProcess5( instanceInfoT * inst
mti PrintFormatted( "Time [%d,%d] delta %d:
postponedProcess5()\n",
                  mti_NowUpper(), mti_Now(),
mti Delta() );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
 free( param );
void initForeign(
 mtiRegionIdT region, /* The ID
                              * /
of the region in which this
                              /* foreign
architecture is instantiated. */
                             /* The last
                   *param,
part of the string in the
                              */
                              /* foreign
attribute.
                              */
mtiInterfaceListT *generics, /* A list
of generics for the foreign model.*/
 mtiInterfaceListT *ports /* A list
of ports for the foreign model. */
  char
               * immed_name;
```

```
char
               * normal name;
  char
                 * synch_name;
  char
char
               * nba name;
               * postponed_name;
  instanceInfoT * inst;
  mtiProcessIdT procid;
  mtiSignalIdT
                   sigid;
  mtiVoidFuncPtrT immed func;
  mtiVoidFuncPtrT normal_func;
  mtiVoidFuncPtrT synch func;
  mtiVoidFuncPtrT nba func;
  mtiVoidFuncPtrT postponed func;
        = (instanceInfoT *)malloc( sizeof(instanceInfoT)
);
  sigid = mti_FindSignal( "/top/s1" );
  procid = mti CreateProcessWithPriority(
"TestProcess", testProcess,
                                             inst,
MTI_PROC_IMMEDIATE );
  mti Sensitize (procid, sigid, MTI EVENT
  inst->sig02 = mti FindSignal( "/top/s2"
  procid = mti_CreateProcessWithPriority(
"sigImmedProc", sigImmedProc,
                                             inst.
MTI PROC IMMEDIATE );
  mti_Sensitize( procid, inst->sig02, MTI_EVENT
  for (i = 0; i < 5; i++) {
    switch ( i ) {
      case 0:
        immed func
                       = immedProcess1;
        normal_func = normalProcess1;
synch_func = synchProcess1;
nba_func = nbaProcess1;
        postponed_func = postponedProcess1;
        immed_name = "immedProcess1";
        normal_name = "normalProcess1";
        synch_name = "synchProcess1";
nba_name = "nbaProcess1";
        postponed name = "postponedProcess1";
        break;
      case 1:
         immed_func = immedProcess2;
        normal_func = normalProcess2;
synch_func = synchProcess2;
nba_func = nbaProcess2;
        postponed_func = postponedProcess2;
        immed_name = "immedProcess2";
        normal_name = "normalProcess2";
        synch_name = "synchProcess2";
nba_name = "nbaProcess2";
        postponed name = "postponedProcess2";
        break;
      case 2:
         immed func
                         = immedProcess3;
```

```
normal_func = normalProcess3;
         synch_func = synchProcess3;
nba_func = nbaProcess3;
         postponed_func = postponedProcess3;
         immed name = "immedProcess3";
         normal name = "normalProcess3";
         synch_name = "synchProcess3";
nba_name = "nbaProcess3";
         postponed name = "postponedProcess3";
         break;
       case 3:
         immed_func = immedProcess4;
normal_func = normalProcess4;
synch_func = synchProcess4;
nba_func = nbaProcess4;
         postponed_func = postponedProcess4;
         immed name = "immedProcess4";
         normal name = "normalProcess4";
         synch_name = "synchProcess4";
nba_name = "nbaProcess4";
         postponed name = "postponedProcess4";
         break;
       case 4:
         immed_func = immedProcess5;
normal_func = normalProcess5;
         synch_func = synchProcess5;
nba_func = nbaProcess5;
         postponed_func = postponedProcess5;
         immed name = "immedProcess5";
         normal name = "normalProcess5";
         synch_name = "synchProcess5";
nba_name = "nbaProcess5";
         postponed name = "postponedProcess5";
         break;
    inst->immed procid[i] = mti CreateProcessWithPriority(
immed name,
                                                                immed_func,
inst.
                                                                MTI PROC IMMEDIATE
);
    inst->normal procid[i] = mti CreateProcessWithPriority(
normal name,
                                                                normal_func,
inst.
                                                                MTI PROC NORMAL
    inst->synch procid[i] = mti CreateProcessWithPriority(
synch_name,
                                                                synch_func,
inst.
                                                                MTI PROC SYNCH
    inst->nba procid[i] = mti CreateProcessWithPriority(
nba_name,
                                                                nba_func,
inst,
                                                                MTI_PROC_NBA
```

```
);
        inst->postponed_procid[i] = mti_CreateProcessWithPriority
        ( postponed_name, postponed_func, inst,
    MTI_PROC_POSTPONED );
      mti AddQuitCB( cleanupCallback, inst );
      mti_AddRestartCB( cleanupCallback, inst
HDL code
    entity for_model is
    end for_model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      signal s2 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      s1 <= not s1 after 5 ns;</pre>
      i1 : for model;
    end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 8
# Time [0,0] delta 0: nbaProcess5()
# Time [0,0] delta 0: synchProcess5()
# Time [0,0] delta 0: normalProcess5()
# Time [0,0] delta 0: immedProcess5()
# Time [0,0] delta 0: nbaProcess4()
# Time [0,0] delta 0: synchProcess4()
# Time [0,0] delta 0: normalProcess4()
# Time [0,0] delta 0: immedProcess4()
# Time [0,0] delta 0: nbaProcess3()
# Time [0,0] delta 0: synchProcess3()
# Time [0,0] delta 0: normalProcess3()
# Time [0,0] delta 0: immedProcess3()
# Time [0,0] delta 0: nbaProcess2()
# Time [0,0] delta 0: synchProcess2()
# Time [0,0] delta 0: normalProcess2()
# Time [0,0] delta 0: immedProcess2()
# Time [0,0] delta 0: nbaProcess1():
                                           Scheduling
processes ending in 4
# Time [0,0] delta 0: synchProcess1():
                                           Scheduling
processes ending in 3
# Time [0,0] delta 0: normalProcess1():
                                            Scheduling
processes ending in 2
# Time [0,0] delta 0: immedProcess1()
# Time [0,0] delta 0: sigImmedProc()
# Time [0,0] delta 0: testProcess()
# Time [0,0] delta 0: postponedProcess5()
# Time [0,0] delta 0: postponedProcess4()
# Time [0,0] delta 0: postponedProcess3()
# Time [0,0] delta 0: postponedProcess2()
# Time [0,0] delta 0: postponedProcess1(): Scheduling
processes ending in 5
# Time [0,0] delta 1: sigImmedProc()
# Time [0,0] delta 1: immedProcess4()
# Time [0,0] delta 1: immedProcess3()
# Time [0,0] delta 1: immedProcess2()
# Time [0,0] delta 1: immedProcess1()
# Time [0,0] delta 1: normalProcess4()
# Time [0,0] delta 1: normalProcess3()
# Time [0,0] delta 1: normalProcess2()
# Time [0,0] delta 1: normalProcess1():
                                         Scheduling
processes ending in 2
# Time [0,0] delta 2: immedProcess2()
# Time [0,0] delta 2: normalProcess2()
# Time [0,0] delta 2: synchProcess4()
# Time [0,0] delta 2: synchProcess3()
# Time [0,0] delta 2: synchProcess2()
```

```
# Time [0,0] delta 2: synchProcess1():
                                            Scheduling
processes ending in 3
# Time [0,0] delta 3: immedProcess3()
# Time [0,0] delta 3: normalProcess3()
# Time [0,0] delta 3: synchProcess3()
# Time [0,0] delta 3: nbaProcess4()
# Time [0,0] delta 3: nbaProcess3()
# Time [0,0] delta 3: nbaProcess2()
# Time [0,0] delta 3: nbaProcess1():
                                           Scheduling
processes ending in 4
# Time [0,0] delta 4: immedProcess4()
# Time [0,0] delta 4: normalProcess4()
# Time [0,0] delta 4: synchProcess4()
# Time [0,0] delta 4: nbaProcess4()
# Time [0,0] delta 4: postponedProcess4()
# Time [0,0] delta 4: postponedProcess3()
# Time [0,0] delta 4: postponedProcess2()
# Time [0,0] delta 4: postponedProcess1(): Scheduling
processes ending in 5
# Time [0,1] delta 0: immedProcess5()
# Time [0,1] delta 0: normalProcess5()
# Time [0,1] delta 0: synchProcess5()
# Time [0,1] delta 0: nbaProcess5()
# Time [0,1] delta 0: postponedProcess5()
# Time [0,5] delta 0: testProcess()
# Time [0,5] delta 0: sigImmedProc()
# Time [0,5] delta 1: immedProcess1()
# Time [0,5] delta 1: normalProcess1():
                                            Scheduling
processes ending in 2
# Time [0,5] delta 2: immedProcess2()
# Time [0,5] delta 2: normalProcess2()
# Time [0,5] delta 2: synchProcess2()
# Time [0,5] delta 2: synchProcess1():
                                            Scheduling
processes ending in 3
# Time [0,5] delta 3: immedProcess3()
# Time [0,5] delta 3: normalProcess3()
# Time [0,5] delta 3: synchProcess3()
# Time [0,5] delta 3: nbaProcess3()
# Time [0,5] delta 3: nbaProcess2()
# Time [0,5] delta 3: nbaProcess1():
                                            Scheduling
processes ending in 4
# Time [0,5] delta 4: immedProcess4()
# Time [0,5] delta 4: normalProcess4()
# Time [0,5] delta 4: synchProcess4()
# Time [0,5] delta 4: nbaProcess4()
# Time [0,5] delta 4: postponedProcess4()
# Time [0,5] delta 4: postponedProcess3()
# Time [0,5] delta 4: postponedProcess2()
# Time [0,5] delta 4: postponedProcess1(): Scheduling
processes ending in 5
# Time [0,6] delta 0: immedProcess5()
# Time [0,6] delta 0: normalProcess5()
# Time [0,6] delta 0: synchProcess5()
# Time [0,6] delta 0: nbaProcess5()
# Time [0,6] delta 0: postponedProcess5()
VSIM 2> quit
# Cleaning up...
```

## **Related Topics**

```
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_CreateRealType()

Creates a real type.

## **Syntax**

type\_id = mti\_CreateRealType()

## **Arguments**

None

### **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the new real type

## **Description**

mti\_CreateRealType() creates a new type ID that describes a VHDL real type.

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
 mtiSignalIdT sigid;
 mtiDriverIdT drvid;
} instanceInfoT;
void driveSignal( void * param )
{
  char
               * region name;
  instanceInfoT * inst = (instanceInfoT*)param;
  double
                 sigval;
  (void)mti GetSignalValueIndirect( inst->sigid, &sigval );
  region_name = mti_GetRegionFullName( mti_GetSignalRegion( inst->sigid ) );
  mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %g\n",
                     mti_NowUpper(), mti_Now(), mti_Delta(),
                     region name, mti GetSignalName( inst->sigid), sigval );
  sigval = sigval + 1.5;
  mti ScheduleDriver( inst->drvid, (long)&sigval, 5, MTI INERTIAL );
  mti_VsimFree( region_name );
void cleanupCallback( void * param )
  mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                                                                         */
                    region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                                                                         * /
                    *param,
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instanceInfoT * inst;
  mtiProcessIdT procid;
  mtiTypeIdT
                 real_type;
            = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  real_type = mti_CreateRealType();
  inst->sigid = mti_CreateSignal( "mySig", region, real_type );
  inst->drvid = mti CreateDriver( inst->sigid );
            = mti CreateProcess( "mySigDriver", driveSignal, inst );
  mti Sensitize( procid, inst->sigid, MTI EVENT );
  mti ScheduleWakeup( procid, 0 );
  mti_SetDriverOwner( inst->drvid, procid );
```

```
mti AddQuitCB( cleanupCallback, inst );
      mti_AddRestartCB( cleanupCallback, inst );
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,0] delta 1: Signal /top/mysig is 0
    # Time [0,5] delta 0: Signal /top/mysig is 1.5
    # Time [0,10] delta 0: Signal /top/mysig is 3
    # Time [0,15] delta 0: Signal /top/mysig is 4.5
    # Time [0,20] delta 0: Signal /top/mysig is 6
    \mbox{\# Time [0,25]} delta 0: Signal /top/mysig is 7.5
    # Time [0,30] delta 0: Signal /top/mysig is 9
    \# Time [0,35] delta 0: Signal /top/mysig is 10.5
    # Time [0,40] delta 0: Signal /top/mysig is 12
    # Time [0,45] delta 0: Signal /top/mysig is 13.5
    # Time [0,50] delta 0: Signal /top/mysig is 15
    VSIM 2> quit
    # Cleaning up...
Related Topics
 mti_Free()
 mti_VsimFree()
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_TickLength()
```

# mti\_CreateRegion()

Creates a new VHDL region.

## **Syntax**

region\_id = mti\_CreateRegion( parent, name )

## **Arguments**

Name	Type	Description
parent	mtiRegionIdT	A handle to the parent region under which the new region is to be placed; OPTIONAL - can be NULL
name	char *	The name of the new region; OPTIONAL - can be NULL

#### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the new region or NULL if there is an error

## Description

mti\_CreateRegion() creates a new region with the specified name under the specified parent region. The simulator converts the name to lower case unless the parent is VHDL and retains the case if the parent is Verilog or SystemC. If the name is NULL, then the region is hidden. The simulator does not connect the new region to the design hierarchy, if the parent region is NULL.

You can create the new region below a VHDL, Verilog, or SystemC region, where the new region is of type accForeign and of fulltype accShadow (refer to acc\_vhdl.h).

If you create a region with no name or with no parent, you must save the returned handle to the region as there is no way to find the region by name or by traversing the design with the region traversal functions.

mti\_CreateRegion() allows you to create a region with an illegal HDL name. This is useful for integrators who provide shared libraries for use by end customers, as this is an easy way to avoid potential name conflicts with HDL regions. We recommend the following naming style:

```
<PREFIX name>
```

where *PREFIX* is 3 or 4 characters that denote your software (to avoid name conflicts with other integration software) and *name* is the name of the region. Enclosing the entire name in angle brackets makes it an illegal HDL name. For example, *ATI\_region*>.

We strongly recommend that you do not use characters in the name that will cause Tcl parsing problems. This includes spaces, the path separator (normally '/' or '.'), square brackets ([]), angle brackets (<>), and dollar signs (\$). If you must use these characters, then create an escaped name by putting a backslash (\) at both ends of the name.

```
#include <acc_user.h>
#include <acc vhdl.h>
#include <mti.h>
void printRegionInfo( mtiRegionIdT regid, int indent )
             * regkind;
  char
 mtiRegionIdT subreg;
  switch ( mti GetRegionKind( regid ) ) {
   case accArchitecture:
     regkind = "Architecture";
     break;
   case accForeign:
     regkind = "Foreign";
     break;
    case accModule:
     regkind = "Module";
     break;
    case accPackage:
      regkind = "Package";
      break;
    default:
     regkind = "Unknown";
     break;
  mti PrintFormatted( "%*cRegion %s : %s\n", indent, ' ',
                     mti GetRegionName( regid ), regkind );
  indent += 2;
  for ( subreg = mti_FirstLowerRegion( regid ); subreg;
        subreg = mti_NextRegion( subreg ) ) {
      printRegionInfo( subreg, indent );
void loadDone( void * param )
 mtiRegionIdT foreign region = (mtiRegionIdT)param;
  mtiRegionIdT parent;
  mtiRegionIdT regid;
  (void) mti_CreateRegion( foreign_region, "reg_under_for_arch_post_elab" );
  parent = mti HigherRegion( foreign region );
  (void) mti CreateRegion( parent, "region under parent post elab" );
  for (regid = mti GetTopRegion(); regid; regid = mti NextRegion( regid )) {
      printRegionInfo( regid, 1 );
}
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated. */
```

```
/* The last part of the string in the
      char
                        *param,
                                  /* foreign attribute.
                                                                           * /
      mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
      mtiInterfaceListT *ports
                                 /* A list of ports for the foreign model. */
      mtiRegionIdT parent;
       (void) mti_CreateRegion( region, "region_under_foreign_arch" );
      parent = mti_HigherRegion( region );
       (void) mti CreateRegion( parent, "region under parent" );
       (void) mti_CreateRegion( region, 0 ); /* Region with no name */
      mti AddLoadDoneCB( loadDone, region );
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    begin
    end a;
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
       signal s1 : std logic := '0';
       component for model is
       end component;
       for all : for model use entity work.for model(a);
    begin
       i1 : for model;
     end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for_model.sl
# Region top : Architecture
     Region region_under_parent_post_elab : Foreign
#
    Region i1 : Architecture
#
       Region reg under for arch post elab : Foreign
#
       Region region under foreign arch : Foreign
    Region region under parent : Foreign
# Region standard : Package
# Region std logic 1164 : Package
VSIM 1> run 5
VSIM 2> quit
```

## **Related Topics**

```
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_CreateScalarType()

Creates a scalar type.

## **Syntax**

type\_id = mti\_CreateScalarType( left, right )

## **Arguments**

Name	Туре	Description
left	mtiInt32T	The left-most value of the new scalar type
right	mtiInt32T	The right-most value of the new scalar type

### **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the new scalar type

## **Description**

mti\_CreateScalarType() creates a new type ID that describes a VHDL scalar (integer) type whose value range is determined by the specified left and right values.

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
 mtiSignalIdT sigid;
 mtiDriverIdT drvid;
} instanceInfoT;
void driveSignal( void * param )
{
  char
              * region name;
  instanceInfoT * inst = (instanceInfoT*)param;
  mtiInt32T
                sigval;
  sigval = mti GetSignalValue( inst->sigid );
  region_name = mti_GetRegionFullName( mti_GetSignalRegion( inst->sigid ) );
  mti_PrintFormatted("Time [%d,%d] delta %d: Signal %s/%s is %d\n",
                     mti_NowUpper(), mti_Now(), mti_Delta(),
                     region name, mti GetSignalName( inst->sigid), sigval );
  sigval = sigval + 2;
  mti ScheduleDriver(inst->drvid, siqval, 5, MTI INERTIAL);
  mti_VsimFree( region_name );
void cleanupCallback( void * param )
  mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                              /* The ID of the region in which this
                                                                         */
                    region,
                               /* foreign architecture is instantiated.
                              /* The last part of the string in the
  char
                                                                         * /
                    *param,
                              /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instanceInfoT * inst;
  mtiProcessIdT procid;
                 scalar_type;
  mtiTypeIdT
            = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  scalar_type = mti_CreateScalarType( 0, 100 );
  inst->sigid = mti_CreateSignal( "mySig", region, scalar_type );
  inst->drvid = mti CreateDriver( inst->sigid );
            = mti CreateProcess( "mySigDriver", driveSignal, inst );
  mti Sensitize( procid, inst->sigid, MTI EVENT );
  mti ScheduleWakeup( procid, 0 );
  mti_SetDriverOwner( inst->drvid, procid );
```

```
mti AddQuitCB( cleanupCallback, inst );
      mti_AddRestartCB( cleanupCallback, inst );
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,0] delta 1: Signal /top/mysig is 0
    # Time [0,5] delta 0: Signal /top/mysig is 2
    # Time [0,10] delta 0: Signal /top/mysig is 4
    # Time [0,15] delta 0: Signal /top/mysig is 6
    # Time [0,20] delta 0: Signal /top/mysig is 8
    # Time [0,25] delta 0: Signal /top/mysig is 10
    # Time [0,30] delta 0: Signal /top/mysig is 12
    \# Time [0,35] delta 0: Signal /top/mysig is 14
    \# Time [0,40] delta 0: Signal /top/mysig is 16
    # Time [0,45] delta 0: Signal /top/mysig is 18
    # Time [0,50] delta 0: Signal /top/mysig is 20
    VSIM 2> quit
    # Cleaning up...
Related Topics
 mti_Free()
 mti_VsimFree()
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_TickLength()
```

## mti\_CreateSignal()

Creates a new VHDL signal.

## **Syntax**

signal\_id = mti\_CreateSignal( name, region, type )

## **Arguments**

Name	Туре	Description
name	char *	The name of the new VHDL signal; OPTIONAL - can be NULL
region	mtiRegionIdT	The design region into which the new signal is to be placed
type	mtiTypeIdT	The type of the new signal

#### **Return Values**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to the new VHDL signal or NULL if there is an error

## **Description**

mti\_CreateSignal() creates a new VHDL signal of the specified type in the specified region. If the name is not NULL, then the signal will appear in the Signals window of the simulator.

The simulator converts all signal names that do not start and end with a "\' to lower case. It also treats signal names starting and ending with "\' as VHDL extended identifiers and uses them, unchanged.

You can create the new signal within a SystemC region.

mti\_CreateSignal() allows you to create a signal with an illegal HDL name. This is useful for integrators who provide shared libraries for use by end customers, as this is an easy way to avoid potential name conflicts with HDL signals. We recommend the following naming style:

```
<PREFIX name>
```

where *PREFIX* is 3 or 4 characters that denote your software (to avoid name conflicts with other integration software) and *name* is the name of the signal. Enclosing the entire name in angle brackets makes it an illegal HDL name. For example, *ATI\_siga>*.

We strongly recommend that you do not use characters in the name that will cause Tcl parsing problems. This includes spaces, the path separator (normally '/' or '.'), square brackets ([]), and dollar signs (\$). If you must use these characters, then create an escaped name by putting a backslash (\) at both ends of the name.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 STD LOGIC U,
 STD_LOGIC_X,
 STD LOGIC 0,
 STD LOGIC 1,
 STD LOGIC Z,
 STD LOGIC W,
 STD LOGIC L,
 STD_LOGIC_H,
 STD LOGIC D
} mySigType;
char *std logic lits[9] =
{ "'U'", "'X'", "'O'", "'1'", "'Z'", "'W'", "'L'", "'H'", "'-'" };
typedef struct {
 mtiSignalIdT sigid1;
 mtiSignalIdT sigid2;
 mtiSignalIdT sigid3;
 mtiDriverIdT drvid1;
 mtiDriverIdT drvid2;
 mtiDriverIdT drvid3;
} instanceInfoT;
/* This function inverts mySig1 every 5 ns. */
void driveSignal1( void * param )
               * region_name;
  char
  instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T
                 sigval;
  sigval = mti GetSignalValue( inst->sigid1 );
  switch ( sigval ) {
  case STD LOGIC U:
   mti ScheduleDriver( inst->drvid1, STD LOGIC 0, 0, MTI INERTIAL );
   break;
  case STD LOGIC 0:
   mti_ScheduleDriver( inst->drvid1, STD_LOGIC_1, 5, MTI_INERTIAL );
   case STD LOGIC 1:
   mti ScheduleDriver( inst->drvid1, STD LOGIC 0, 5, MTI INERTIAL );
   break;
   case STD LOGIC X:
   region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid1));
   mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is UNKNOWN\n",
                       mti NowUpper(), mti Now(), mti Delta(),
                       region name, mti GetSignalName( inst->sigid1 ) );
   mti VsimFree( region name );
   break;
   default:
```

```
region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid1));
    mti PrintFormatted( "Time [%d,%d] delta %d: "
                       "Unexpected value %d on signal %s/%s\n",
                       mti_NowUpper(), mti_Now(), mti_Delta(),
                       sigval, region name,
                       mti GetSignalName( inst->sigid1 ) );
    mti_VsimFree( region_name );
   break;
  }
}
/* This function inverts mySig2 every 10 ns. */
void driveSignal2( void * param )
               * region_name;
  char
  instanceInfoT * inst = (instanceInfoT*)param;
  mtiInt32T
                 sigval;
  sigval = mti GetSignalValue( inst->sigid2 );
  switch ( sigval ) {
  case STD LOGIC U:
   mti ScheduleDriver( inst->drvid2, STD LOGIC 0, 0, MTI INERTIAL );
   break;
   case STD LOGIC 0:
   mti_ScheduleDriver( inst->drvid2, STD_LOGIC_1, 10, MTI_INERTIAL );
   break;
   case STD_LOGIC_1:
   mti ScheduleDriver( inst->drvid2, STD LOGIC 0, 10, MTI INERTIAL );
   break;
   case STD LOGIC X:
    region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid2));
    mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is UNKNOWN\n",
                       mti_NowUpper(), mti_Now(), mti_Delta(),
                       region name, mti GetSignalName(inst->sigid2));
   mti VsimFree( region name );
   break;
   default:
   region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid2));
   mti PrintFormatted( "Time [%d,%d] delta %d: "
                       "Unexpected value %d on signal %s/%s\n",
                       mti NowUpper(), mti Now(), mti Delta(),
                       sigval, region name,
                       mti_GetSignalName( inst->sigid2 ) );
    mti VsimFree( region name );
    break;
}
/* This function drives mySig3 with the values of mySig1 and mySig2. */
void driveSignal3( void * param )
{
  instanceInfoT * inst = (instanceInfoT*)param;
  mtiInt32T
                siqval1;
 mtiInt32T
                  sigval2;
  sigval1 = mti GetSignalValue( inst->sigid1 );
  sigval2 = mti_GetSignalValue( inst->sigid2 );
```

```
if ( sigval1 == sigval2 ) {
     mti_ScheduleDriver( inst->drvid3, sigval1, 0, MTI_INERTIAL );
  } else {
     mti ScheduleDriver( inst->drvid3, STD LOGIC X, 0, MTI INERTIAL );
}
void cleanupCallback( void * param )
  mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                             /* The ID of the region in which this
                   region,
                             /* foreign architecture is instantiated.
                                                                     * /
  char
                             /* The last part of the string in the
                   *param,
                             /* foreign attribute.
                                                                      * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  instanceInfoT * inst;
  mtiProcessIdT procid;
  mtiTypeIdT
               enum_type;
             = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  inst
  enum_type = mti_CreateEnumType(1, 9, std_logic_lits);
  inst->siqid1 = mti CreateSiqnal( "mySiq1", reqion, enum type );
  inst->drvid1 = mti CreateDriver( inst->sigid1 );
             = mti_CreateProcess( "mySig1Driver", driveSignal1, inst );
  mti Sensitize( procid, inst->sigid1, MTI EVENT );
  mti_ScheduleWakeup( procid, 0 );
  mti SetDriverOwner( inst->drvid1, procid );
  inst->sigid2 = mti_CreateSignal( "mySig2", region, enum_type );
  inst->drvid2 = mti_CreateDriver( inst->sigid2 );
         = mti CreateProcess( "mySig2Driver", driveSignal2, inst );
  mti_Sensitize( procid, inst->sigid2, MTI_EVENT );
  mti ScheduleWakeup( procid, 0 );
  mti SetDriverOwner( inst->drvid2, procid );
  inst->sigid3 = mti_CreateSignal( "mySig3", region, enum_type );
  inst->drvid3 = mti CreateDriver( inst->sigid3 );
  procid = mti_CreateProcess( "mySig3Driver", driveSignal3, inst );
  mti_Sensitize( procid, inst->sigid1, MTI_EVENT );
  mti Sensitize( procid, inst->sigid2, MTI EVENT );
  mti_ScheduleWakeup( procid, 0 );
 mti_SetDriverOwner( inst->drvid3, procid );
  mti AddQuitCB( cleanupCallback, inst );
  mti AddRestartCB( cleanupCallback, inst );
```

```
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for_model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 0
    VSIM 2> examine mySig1 mySig2 mySig3
    # 0 0 0
    VSIM 3> run 5
    VSIM 4> examine mySig1 mySig2 mySig3
    # 1 0 X
    VSIM 5> run 5
    VSIM 6> examine mySig1 mySig2 mySig3
    # 0 1 X
    VSIM 7> run 5
    VSIM 8> examine mySig1 mySig2 mySig3
    # 1 1 1
    VSIM 9> quit
    # Cleaning up...
Related Topics
 mti_Free()
 mti_VsimFree()
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_TickLength()
```

# mti\_CreateTimeType()

Creates a time type.

## **Syntax**

type\_id = mti\_CreateTimeType()

## **Arguments**

None

### **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the new time type

## **Description**

mti\_CreateTimeType() creates a new type ID that describes a VHDL time type.

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
   mtiSignalIdT sigid;
   mtiDriverIdT drvid;
   mtiTime64T
                 sigval;
   mtiTypeIdT time type;
} instanceInfoT;
void driveSignal( void * param )
    char
                  * region name;
                  * curr time str;
    char
    instanceInfoT * inst = (instanceInfoT*)param;
    mtiTime64T
                   curr time;
    region_name = mti_GetRegionFullName( mti_GetSignalRegion( inst->sigid ) );
    curr time str = mti Image( mti NowIndirect(&curr time), inst->time type );
    mti PrintFormatted( "Time %s delta %d: Signal %s/%s is %s\n",
                       curr time str, mti Delta(),
                       region name, mti GetSignalName(inst->sigid),
                       mti SignalImage(inst->sigid) );
    MTI TIME64 ASGN( inst->sigval, MTI TIME64 HI32(inst->sigval),
                    MTI TIME64 LO32(inst->sigval) + 1 );
    mti ScheduleDriver( inst->drvid, (long)&(inst->siqval), 5, MTI INERTIAL );
    mti_VsimFree( region_name );
}
void initForeign(
    mtiRegionIdT
                       region,
                                 /* The ID of the region in which this
                                                                              */
                                 /* foreign architecture is instantiated.
                                 /* The last part of the string in the
    char
                      *param,
                                                                              * /
                                                                              */
                                 /* foreign attribute.
   mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
   mtiInterfaceListT *ports
                                 /* A list of ports for the foreign model.
{
    instanceInfoT * inst;
    mtiProcessIdT procid;
                   = (instanceInfoT *)mti Malloc( sizeof(instanceInfoT) );
    inst->time_type = mti_CreateTimeType();
    inst->sigid = mti_CreateSignal( "mySig", region, inst->time_type );
                    = mti_CreateDriver( inst->sigid );
    inst->drvid
    procid
                    = mti CreateProcess( "mySigDriver", driveSignal, inst );
    mti SetDriverOwner( inst->drvid, procid );
   mti Sensitize( procid, inst->sigid, MTI EVENT );
   mti ScheduleWakeup( procid, 0 );
}
```

```
HDL code
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time {0 ns} delta 1: Signal /top/mysig is {0 ns}
    # Time {5 ns} delta 0: Signal /top/mysig is {1 ns}
    # Time {10 ns} delta 0: Signal /top/mysig is {2 ns}
    # Time {15 ns} delta 0: Signal /top/mysig is {3 ns}
    # Time {20 ns} delta 0: Signal /top/mysig is {4 ns}
    # Time {25 ns} delta 0: Signal /top/mysig is {5 ns}
    # Time {30 ns} delta 0: Signal /top/mysig is {6 ns}
    # Time {35 ns} delta 0: Signal /top/mysig is {7 ns}
    \# Time \{40 \text{ ns}\} delta 0: Signal /top/mysig is \{8 \text{ ns}\}
    # Time {45 ns} delta 0: Signal /top/mysig is {9 ns}
    # Time {50 ns} delta 0: Signal /top/mysig is {10 ns}
    VSIM 2> quit
Related Topics
 mti_Free()
 mti_VsimFree()
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_TickLength()
```

# mti\_Delta()

Gets the simulator iteration count for the current time step.

## **Syntax**

delta = mti\_Delta()

## **Arguments**

None

### **Return Values**

Name	Туре	Description
delta	mtiUInt32T	The simulator iteration count for the current time step

## **Description**

mti\_Delta() returns the simulator iteration count for the current time step.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 STD LOGIC U,
  STD LOGIC X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
   case STD_LOGIC_U: retval = "'U'"; break;
case STD_LOGIC_X: retval = "'X'"; break;
    case STD_LOGIC_0: retval = "'0'"; break;
    case STD_LOGIC_1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case STD LOGIC W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break;
    case STD LOGIC H: retval = "'H'"; break;
    case STD LOGIC D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void monitorSignal( void * param )
               * region name;
  char
  mtiSignalIdT sigid = (mtiSignalIdT)param;
  mtiInt32T
                 sigval;
  region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
  sigval = mti_GetSignalValue( sigid );
  mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %s\n",
                     mti NowUpper(), mti Now(), mti Delta(),
                     region name, mti GetSignalName( sigid ),
                     convertStdLogicValue( sigval ) );
  mti VsimFree( region name );
void initForeign(
  mtiRegionIdT
                     region,
                                /* The ID of the region in which this
                                /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                            */
                     *param,
                                /* foreign attribute.
                                                                            * /
```

```
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
     mtiProcessIdT
                   procid;
     mtiSiqnalIdT
                   siqid;
     sigid = mti_FindSignal( "/top/s1" );
     procid = mti CreateProcess( "sigMonitor", monitorSignal, sigid );
     mti_Sensitize( procid, sigid, MTI_EVENT );
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for_model.sl";
    begin
    end a;
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      p1 : process
      begin
        s1 <= '1';
        wait for 5 ns;
        s1 <= '0';
        wait for 0 ns;
        s1 <= '1';
        wait for 0 ns;
        s1 <= '0';
        wait for 5 ns;
      end process;
    end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
# Time [0,0] delta 0: Signal /top/s1 is '0'
# Time [0,0] delta 1: Signal /top/s1 is '1'
# Time [0,5] delta 1: Signal /top/s1 is '0'
# Time [0,5] delta 2: Signal /top/s1 is '1'
# Time [0,5] delta 3: Signal /top/s1 is '0'
# Time [0,10] delta 1: Signal /top/s1 is '1'
# Time [0,15] delta 1: Signal /top/s1 is '0'
# Time [0,15] delta 2: Signal /top/s1 is '1'
# Time [0,15] delta 3: Signal /top/s1 is '0'
# Time [0,20] delta 1: Signal /top/s1 is '1'
VSIM 2> quit
```

## **Related Topics**

```
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_Desensitize()

Desensitizes a VHDL process to the VHDL or SystemC signals to which it is sensitive.

## **Syntax**

mti\_Desensitize( proc )

## **Arguments**

Name	Туре	Description
proc	mtiProcessIdT	A handle to a VHDL process

#### **Return Values**

Nothing

## **Description**

mti\_Desensitize() disconnects a process from the signals to which it is sensitive. You can then re-sensitize (mti\_Sensitize()) or schedule (mti\_ScheduleWakeup()) the process.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD LOGIC X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD_LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
 mtiSignalIdT sigid;
  mtiProcessIdT procid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD_LOGIC_X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD LOGIC 1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case STD LOGIC W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break;
case STD_LOGIC_H: retval = "'H'"; break;
case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void monitorSignal( void * param )
                * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
  mtiInt32T
                  siqval;
  region_name = mti_GetRegionFullName( mti_GetSignalRegion( inst->sigid ) );
  sigval = mti GetSignalValue( inst->sigid );
  mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %s\n",
                      mti_NowUpper(), mti_Now(), mti_Delta(),
                      region name, mti GetSignalName(inst->sigid),
                      convertStdLogicValue( sigval ) );
  if ( mti Now() >= 20 ) {
      mti PrintFormatted( " Desensitizing process %s\n",
                          mti GetProcessName( inst->procid ) );
```

```
mti_Desensitize( inst->procid );
 mti_VsimFree( region_name );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                             /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
                                                                        * /
                              /* The last part of the string in the
  char
                                                                         */
                    *param,
                              /* foreign attribute.
                                                                         */
 mtiInterfaceListT *qenerics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instanceInfoT * inst;
               = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  inst->sigid = mti FindSignal( "/top/s1" );
  inst->procid = mti_CreateProcess( "sigMonitor", monitorSignal,inst );
 mti_Sensitize( inst->procid, inst->sigid, MTI_EVENT );
 mti_AddQuitCB( cleanupCallback, inst );
  mti_AddRestartCB( cleanupCallback, inst );
```

#### **HDL** code

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : std logic := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for model;
  p1 : process
  begin
   s1 <= '1';
   wait for 5 ns;
   s1 <= '0';
   wait for 0 ns;
   s1 <= '1';
   wait for 0 ns;
   s1 <= '0';
   wait for 5 ns;
  end process;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 30
# Time [0,0] delta 0: Signal /top/s1 is '0'
# Time [0,0] delta 1: Signal /top/s1 is '1'
# Time [0,5] delta 1: Signal /top/s1 is '0'
# Time [0,5] delta 2: Signal /top/s1 is '1'
# Time [0,5] delta 3: Signal /top/s1 is '0'
# Time [0,10] delta 1: Signal /top/s1 is '1'
# Time [0,15] delta 1: Signal /top/s1 is '0'
# Time [0,15] delta 2: Signal /top/s1 is '1'
# Time [0,15] delta 3: Signal /top/s1 is '0'
# Time [0,20] delta 1: Signal /top/s1 is '1'
  Desensitizing process sigMonitor
VSIM 2> run 10
VSIM 3> quit
# Cleaning up...
```

## **Related Topics**

```
mti_Free()
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_FatalError()

Requests the simulator to halt with a fatal error.

## **Syntax**

mti\_FatalError()

## **Arguments**

None

### **Return Values**

Nothing

## **Description**

mti\_FatalError() causes the simulator to immediately halt the simulation and issue an assertion message with the text "\*\* Fatal: Foreign module requested halt". A call to mti\_FatalError() does not return control to the caller. You cannot continue the simulation after being halted with mti\_FatalError().

```
#include <mti.h>
typedef enum {
 STD LOGIC U,
                    /* יטי */
                    /* 'X' */
 STD LOGIC X,
 STD_LOGIC_0,
                    /* '0' */
 STD LOGIC 1,
                    /* '1' */
 STD LOGIC Z,
                    /* 'Z' */
                    /* 'W' */
 STD LOGIC W,
 STD LOGIC L,
                    /* 'L' */
  STD LOGIC_H,
                    /* 'H' */
  STD_LOGIC_D
                    /* '-' */
} StdLogicT;
void monitorSignal( void * param )
 mtiSignalIdT sigid = (mtiSignalIdT)param;
  switch ( mti_GetSignalValue( sigid ) ) {
   case STD LOGIC X:
    case STD LOGIC W:
        mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s is UNKNOWN\n",
                           mti_NowUpper(), mti_Now(), mti_Delta(),
                           mti_GetSignalName( sigid ) );
        mti_FatalError();
        break;
    default:
        break;
}
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
 mtiProcessIdT procid;
 mtiSignalIdT sigid;
  sigid = mti_FindSignal( "/top/s1" );
  procid = mti CreateProcess( "SignalMonitor", monitorSignal, sigid );
  mti_Sensitize( procid, sigid, MTI_EVENT );
```

```
HDL code
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
    begin
      p1 : process
      begin
        c1 : case s1 is
          when 'U' => s1 <= 'X' after 5 ns;
          when 'X' => s1 <= '0' after 5 ns;
          when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' \Rightarrow s1 \Leftarrow 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' => s1 <= '-' after 5 ns;
          when '-' => s1 <= 'U' after 5 ns;
        end case c1;
        wait for 5 ns;
      end process;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 20
    # Time [0,15] delta 0: Signal s1 is UNKNOWN
    # ** Fatal: Foreign module requested halt.
         Time: 15 ns Iteration: 0 Foreign Process: /top/SignalMonitor File:
    Foreign
    # Fatal error at line 0
    VSIM 2> cont
    # Cannot continue because of fatal error.
    VSIM 3> quit
Related Topics
 mti_Free()
```

mti\_VsimFree()
mti\_NextRegion()
mti\_GetSignalSubelements()
mti\_TickLength()

# mti\_FindDriver()

Determines if a VHDL signal has any drivers on it.

## **Syntax**

driver\_id = mti\_FindDriver( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to the VHDL signal

### **Return Values**

Name	Type	Description
driver_id	mtiDriverIdT	A handle to a driver of the specified signal or NULL if there is an error, if no drivers are found for a scalar signal, or if any element of an array signal does not have a driver

## **Description**

mti\_FindDriver() returns a handle to a driver of the specified signal. If the simulator finds no drivers a scalar signal or if any element of an array signal does not have a driver, then it returns NULL. You can free the returned handle with mti\_Free(). The driver remains in effect even when you free the handle.

mti\_FindDriver() essentially returns the first driver in the signal's driver list. You cannot tell which driver it is, so we do not recommend that you use this driver to drive values from an FLI application. Use mti\_FindDriver() simply to determine whether a signal has any drivers.

```
#include <mti.h>
void loadDoneCB( void * param )
 mtiDriverIdT drvid;
 mtiSignalIdT sigid;
  sigid = mti FindSignal( "/top/s1" );
  drvid = mti FindDriver( sigid );
  mti_PrintFormatted( "Driver %sfound for /top/s1\n", drvid ? "" : "not " );
  sigid = mti_FindSignal( "/top/s2" );
  drvid = mti_FindDriver( sigid );
  mti PrintFormatted( "Driver %sfound for /top/s2\n", drvid ? "" : "not " );
  sigid = mti FindSignal( "/top/s3" );
  drvid = mti FindDriver( sigid );
  mti_PrintFormatted( "Driver %sfound for /top/s3\n", drvid ? "" : "not " );
  sigid = mti FindSignal( "/top/s4" );
  drvid = mti FindDriver( sigid );
  mti_PrintFormatted( "Driver %sfound for /top/s4\n", drvid ? "" : "not " );
void initForeign(
 mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  {\tt mtiInterfaceListT} *ports /* A list of ports for the foreign model. */
 mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
HDL code
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
      signal s2 : std logic := '0';
      signal s3 : std logic vector( 3 downto 0 ) := "0110";
      signal s4 : std logic vector( 3 downto 0 ) := "1010";
    begin
      s4 <= not s4 after 5 ns;
      p1 : process
      begin
        c1 : case s1 is
          when 'U' => s1 <= 'X' after 5 ns;
          when 'X' => s1 <= '0' after 5 ns;
          when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' => s1 <= 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' => s1 <= '-' after 5 ns;
          when '-' \Rightarrow s1 <= 'U' after 5 ns;
        end case c1;
        s3(3) <= not s3(3) after 5 ns;
        wait for 5 ns;
      end process;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    # Driver found for /top/s1
    # Driver not found for /top/s2
    # Driver not found for /top/s3
    # Driver found for /top/s4
    VSIM 1> run 10
```

VSIM 2> quit

## **Related Topics**

```
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_FindPort()

Finds a VHDL or SystemC port signal in a port interface list.

## **Syntax**

signal\_id = mti\_FindPort( list, name )

## **Arguments**

Name	Type	Description
list	mtiInterfaceListT *	A pointer to a list of interface objects
name	char *	The name of the signal to be found in the list

#### **Return Values**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC port signal or NULL if the signal is not found

## **Description**

mti\_FindPort() searches linearly through the specified interface list and returns a handle to the VHDL or SystemC port signal whose name matches the specified name. The search is not case-sensitive.

```
#include <mti.h>
typedef struct {
 mtiProcessIdT procid;
 mtiSignalIdT bitsig;
 mtiSignalIdT intsig;
 mtiSignalIdT realsig;
} instanceInfoT;
void checkValues( void * param )
  double
                  real_val;
  instanceInfoT * inst = (instanceInfoT*)param;
  mti PrintFormatted( "Time [%d,%d] delta %d:\n",
                     mti_NowUpper(), mti_Now(), mti_Delta() );
  mti PrintFormatted( " %s = %d\n",
                     mti_GetSignalName( inst->bitsig ),
                     mti_GetSignalValue( inst->bitsig ) );
  mti PrintFormatted( " %s = %d\n",
                     mti GetSignalName( inst->intsig ),
                     mti GetSignalValue( inst->intsig ) );
  (void) mti GetSignalValueIndirect( inst->realsig, &real val );
  mti PrintFormatted( " \$s = \$g\n",
                     mti GetSignalName( inst->realsig ), real val );
  mti ScheduleWakeup( inst->procid, 5 );
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                               /\!\!\!\!\!\!\!^{\star} The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                                                                          * /
                               /* foreign attribute.
                                                                           * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instanceInfoT * inst;
                = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  inst->intsig = mti_FindPort( ports, "PORT2" );
  inst->bitsig = mti_FindPort( ports, "p1" );
  inst->realsig = mti_FindPort( ports, "rPort" );
  inst->procid = mti CreateProcess( "ValueChecker", checkValues, inst );
  mti AddQuitCB( cleanupCallback, inst );
  mti_AddRestartCB( cleanupCallback, inst );
```

```
}
HDL code
    entity for model is
      port ( p1 : bit;
             port2 : integer;
             rport : real
           );
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for_model.sl";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      signal s2 : integer := 42;
      signal s3 : real := 1.57;
      component for_model is
        port ( p1 : bit;
               port2 : integer;
               rport : real
             );
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model
           port map ( s1, s2, s3 );
      s1 <= not s1 after 5 ns;</pre>
      s2 <= s2 + 1 after 5 ns;
      s3 <= s3 + 1.5 after 5 ns;
    end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for_model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,0] delta 0:
    s1 = 0
   s2 = 42
  s3 = 1.57
# Time [0,5] delta 0:
\# s1 = 1
  s2 = 43
  s3 = 3.07
# Time [0,10] delta 0:
  s1 = 0
  s2 = 44
   s3 = 4.57
# Time [0,15] delta 0:
   s1 = 1
   s2 = 45
  s3 = 6.07
VSIM 2> quit
# Cleaning up...
```

mti\_GetSignalName() returns the name of the top-level signal connected to each port because of standard simulator optimization that collapses hierarchical port connections wherever possible.

# **Related Topics**

```
mti_VsimFree()
mti_NextRegion()
mti_GetSignalSubelements()
mti_TickLength()
```

# mti\_FindProjectEntry()

Gets the value of an entry in the project (.ini) file.

## **Syntax**

value = mti\_FindProjectEntry( section, name, expand )

## **Arguments**

Name	Type	Description
section	char *	The name of the section in the project file in which the entry resides
name	char *	The name of the entry
int	expand	If this parameter is non-zero, then environment variables in the entry are expanded; otherwise they are not

#### **Return Values**

Name	Туре	Description
value	char *	The value of the specified entry
		or NULL if the entry is not found

# **Description**

mti\_FindProjectEntry() returns the value of the specified entry from the specified section of the project file (*modelsim.ini*). Expansion of environment variables in the entry's value is controlled by the expand parameter. The comparison against the section and name strings is not case-sensitive.

The caller is responsible for freeing the returned pointer with mti\_VsimFree().

```
#include <mti.h>
void initForeign(
 mtiRegionIdT
                            /* The ID of the region in which this
                   region,
                            /* foreign architecture is instantiated.
 char
                            /* The last part of the string in the
                                                                    * /
                   *param,
                            /* foreign attribute.
                                                                    * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 char * entry;
 entry = mti FindProjectEntry( "myconfig", "myentry", 0 );
 mti PrintFormatted( "[myconfig] myentry = %s\n", entry );
 mti_VsimFree( entry );
 entry = mti_FindProjectEntry( "myconfig", "myentry", 1 );
 mti_PrintFormatted( "[myconfig] myentry = %s\n", entry );
 mti VsimFree( entry );
 entry = mti_FindProjectEntry( "library", "std", 0 );
 mti PrintFormatted( "[Library] std = %s\n", entry );
 mti_VsimFree( entry );
 entry = mti FindProjectEntry( "VSIM", "resolution", 1 );
 mti PrintFormatted( "[vsim] Resolution = %s\n", entry );
 mti_VsimFree( entry );
```

```
entity for_model is
end for_model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### **Project file**

```
[Library]
std = $MODEL TECH/../std
ieee = $MODEL TECH/../ieee
verilog = $MODEL TECH/../verilog
std developerskit = $MODEL TECH/../std developerskit
synopsys = $MODEL TECH/../synopsys
work = work
[myconfiq]
myentry = $MODEL TECH/xyz
; Turn on VHDL-1993 as the default. Normally is off (VHDL-1987).
; VHDL93 = 1
; Turn on resolving of ambiguous function overloading in favor of the
; "explicit" function declaration (not the one automatically created by
; the compiler for each type declaration). Default is off.
; .ini file has Explict enable so that std logic signed/unsigned
; will match synthesis tools behavior.
Explicit = 1
[vloa]
; Turn on converting regular Verilog identifiers to uppercase. Allows case
; insensitivity for module names. Default is no conversion.
; UpCase = 1
; Turns on incremental compilation of modules
: Incremental = 1
[vsim]
; Simulator resolution
; Set to fs, ps, ns, us, ms, or sec with optional prefix of 1, 10, or 100.
Resolution = ns
; User time unit for run commands
; Set to default, fs, ps, ns, us, ms, or sec. The default is to use the
; unit specified for Resolution. For example, if Resolution is 100ps,
; then UserTimeUnit defaults to ps.
UserTimeUnit = default
; Default run length
RunLength = 100
; Maximum iterations that can be run without advancing simulation time
IterationLimit = 5000
; Stop the simulator after an assertion message
; 0 = Note 1 = Warning 2 = Error 3 = Failure 4 = Fatal
BreakOnAssertion = 3
; Default radix for all windows and commands...
; Set to symbolic, ascii, binary, octal, decimal, hex, unsigned
DefaultRadix = symbolic
```

```
; VSIM Startup command
    ; Startup = do startup.do
    ; File for saving command transcript
    TranscriptFile = transcript
    ; Specify whether paths in simulator commands should be described
    ; in VHDL or Verilog format. For VHDL, PathSeparator = /
    ; for Verilog, PathSeparator = .
    PathSeparator = /
    ; Specify the dataset separator for fully rooted contexts.
    ; The default is ':'. For example, sim:/top
    ; Must not be the same character as PathSeparator.
    DatasetSeparator = :
    ; Control VHDL files opened for write
        0 = Buffered, 1 = Unbuffered
    UnbufferedOutput = 0
    ; Control number of VHDL files open concurrently
        This number should always be less then the
        current ulimit setting for max file descriptors
        0 = unlimited
    ConcurrentFileLimit = 40
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # [myconfig] myentry = $MODEL TECH/xyz
    # [myconfig] myentry = .../modeltech/sunos5/xyz
    # [Library] std = $MODEL TECH/../std
    # [vsim] Resolution = ns
    VSIM 1> run 5
    VSIM 2> quit
Related Topics
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_VsimFree()
 mti_TickLength()
```

# mti\_FindRegion()

Finds a region by name.

## **Syntax**

region\_id = mti\_FindRegion( name )

## **Arguments**

Name	Type	Description
name	char *	The name of the region to be found

#### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the region or NULL if the region is not found

## **Description**

mti\_FindRegion() returns a handle to the specified region. The region name can be either a full hierarchical name or a relative name. A relative name is relative to the current region set by the simulator's environment command. The default current region is the foreign architecture region during elaboration and the top-level region after elaboration is complete.

You can use mti\_FindRegion() to obtain a handle to a VHDL, Verilog, or SystemC region. You can use a handle to a Verilog region with PLI functions to obtain information about or access objects in the Verilog region.

During elaboration, mti\_FindRegion() will not find design units that have not yet been instantiated.

```
#include <mti.h>
void loadDoneCB( void * param )
  char *
             region name;
 mtiRegionIdT regid;
  mti PrintMessage( "\nLoad Done phase:\n" );
  regid = mti FindRegion( "top" );
  if ( regid ) {
   region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti VsimFree( region name );
  regid = mti FindRegion( "inst1" );
  if (regid) {
    region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti_VsimFree( region_name );
  /* The il region is not found here because it is not a subregion
  * of /top, which is the current context.
  regid = mti FindRegion( "i1" );
  if (regid) {
   region name = mti GetRegionFullName( regid );
   mti_PrintFormatted( "Found region %s\n", region_name );
   mti_VsimFree( region_name );
  regid = mti_FindRegion( "inst1/flip" );
  if ( regid ) {
    region_name = mti_GetRegionFullName( regid );
   mti_PrintFormatted( "Found region %s\n", region_name );
   mti VsimFree( region name );
  regid = mti FindRegion( "/top/inst1/toggle" );
  if (regid) {
   region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti VsimFree( region name );
}
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
                                                                          * /
  char
                    *param,
                               /* foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
```

```
/* A list of ports for the foreign model.
 mtiInterfaceListT *ports
               region name;
 char *
 mtiRegionIdT regid;
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti PrintMessage( "\nElaboration phase:\n" );
 regid = mti FindRegion( "top" );
 if ( regid ) {
   region_name = mti_GetRegionFullName( regid );
   mti_PrintFormatted( "Found region %s\n", region_name );
   mti VsimFree( region name );
 regid = mti FindRegion( "inst1" );
 if (regid) {
   region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti_VsimFree( region_name );
 regid = mti FindRegion( "i1" );
 if ( regid ) {
   region name = mti GetRegionFullName( regid );
   mti_PrintFormatted( "Found region %s\n", region_name );
   mti VsimFree( region name );
 regid = mti_FindRegion( "flip" );
 if (regid) {
   region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti VsimFree( region name );
 /* The toggle instance is not found here because it has not
 * yet been instantiated.
 regid = mti FindRegion( "/top/inst1/toggle" );
 if (regid) {
   region_name = mti_GetRegionFullName( regid );
   mti PrintFormatted( "Found region %s\n", region name );
   mti_VsimFree( region_name );
}
```

```
HDL code
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
 generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
          b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Found region /top
    # Found region /top/inst1
    # Found region /top/inst1/i1
    # Found region /top/inst1/flip
    # Load Done phase:
    # Found region /top
    # Found region /top/inst1
    # Found region /top/inst1/flip
    # Found region /top/inst1/toggle
    VSIM 1> run 10
    VSIM 2> quit
Related Topics
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_VsimFree()
 mti_TickLength()
```

# mti\_FindSignal()

Finds a signal by name.

## **Syntax**

signal\_id = mti\_FindSignal( name )

## **Arguments**

Name	Туре	Description
name	char *	The name of a VHDL or SystemC signal

### **Return Values**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to the VHDL or SystemC signal or NULL if the signal is not found

# **Description**

mti\_FindSignal() returns a handle to the specified VHDL or SystemC signal. The signal name can be either a full hierarchical name or a relative name. A relative name is relative to the current region set by the simulator's environment command. The default current region is the foreign architecture region during elaboration and the top-level region after elaboration is complete.

The name of a package signal must include the name of the package.

During elaboration, mti\_FindSignal() will not find signals in design units that have not yet been instantiated.

If optimization collapsed the specified name is for a subelement of an input port, the handle that is returned is a handle to the subelement of the actual signal connected to that port.

You cannot use mti\_FindSignal() to find slices of arrays.

```
#include "mti.h"
void loadDoneCB( void * param )
    char *
                region name;
   mtiSignalIdT sigid;
    mti PrintMessage( "\nLoad Done phase:\n" );
    sigid = mti FindSignal( "s1" );
    if ( sigid ) {
        region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
       mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
        mti VsimFree( region name );
    }
    /* Signal p1 is not found here because the current context when
     * elaboration is complete is the top-level design unit and p1
     * exists in the context /top/i1.
    sigid = mti FindSignal( "p1" );
    if ( sigid ) {
       region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region name, mti GetSignalName( sigid ) );
        mti VsimFree( region name );
    sigid = mti_FindSignal( "/mypkg/packsig" );
    if (sigid) {
        region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
       mti VsimFree( region name );
    sigid = mti FindSignal( "/top/s2" );
    if (sigid) {
        region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
       mti_VsimFree( region_name );
    sigid = mti FindSignal( "/top/s3(0)" );
    if ( sigid ) {
       char * signal_name = mti_GetSignalNameIndirect( sigid, 0, 0 );
       region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
      mti PrintFormatted( "Found signal %s/%s\n", region name, signal name );
      mti VsimFree( region name );
      mti VsimFree( signal name );
    }
```

```
sigid = mti FindSignal( "toggle/a" );
    if (sigid) {
        region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region name, mti GetSignalName( sigid ) );
        mti VsimFree( region name );
}
void initForeign(
    mtiRegionIdT
                       region,
                                 /* The ID of the region in which this
                                 /* foreign architecture is instantiated.
    char
                                 /* The last part of the string in the
                                                                            * /
                      *param,
                                 /* foreign attribute.
                                                                            */
    mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
   mtiInterfaceListT *ports
                                 /* A list of ports for the foreign model. */
    char *
                 region name;
    mtiSignalIdT sigid;
    mti AddLoadDoneCB( loadDoneCB, 0 );
    mti PrintMessage( "\nElaboration phase:\n" );
    /* Signal s1 is not found here because the current context during
     * elaboration is the context of the foreign architecture and s1
     * exists in the context /top.
     * /
    sigid = mti FindSignal( "s1" );
    if (sigid) {
        region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
        mti VsimFree( region name );
    sigid = mti_FindSignal( "p1" );
    if ( sigid ) {
        region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region name, mti GetSignalName( sigid ) );
        mti_VsimFree( region_name );
    }
    sigid = mti_FindSignal( "/mypkg/packsig" );
    if (sigid) {
        region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
        mti_VsimFree( region_name );
    }
    sigid = mti FindSignal( "/top/s2" );
    if (sigid) {
        region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
        mti PrintFormatted( "Found signal %s/%s\n",
                           region_name, mti_GetSignalName( sigid ) );
```

```
mti_VsimFree( region_name );
   sigid = mti_FindSignal( "/top/s3(4)" );
   if (sigid) {
      char * signal name = mti GetSignalNameIndirect( sigid, 0, 0 );
      region_name = mti_GetRegionFullName( mti_GetSignalRegion( sigid ) );
      mti_PrintFormatted( "Found signal %s/%s\n", region_name, signal_name );
      mti VsimFree( region name );
      mti_VsimFree( signal_name );
   /* Signal /top/toggle/a is not found because the toggle instance has
    * not yet been elaborated.
    */
   sigid = mti_FindSignal( "/top/toggle/a" );
   if (sigid) {
       region name = mti GetRegionFullName( mti GetSignalRegion( sigid ) );
       mti_PrintFormatted( "Found signal %s/%s\n",
                          region_name, mti_GetSignalName( sigid ) );
       mti VsimFree( region name );
}
```

```
package mypkg is
  signal packsig : bit := '0';
end mypkq;
entity for model is
 port ( p1 : in bit );
end for model;
architecture a of for model is
  attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity inv is
 generic ( delay : time := 5 ns );
 port ( a : in bit;
         b : out bit
       );
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
use work.mypkg.all;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit vector( 7 downto 0 ) := "01101010";
  component for_model is
    port ( p1 : in bit );
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  i1 : for model port map ( s1 );
  s1 <= not s1 after 5 ns;
  s3 <= not s3 after 5 ns;
  packsig <= not packsig after 5 ns;</pre>
```

```
toggle : inv port map ( s1, s2 );
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.5
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.mypkg
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Found signal /top/i1/p1
    # Found signal /mypkg/packsig
    # Found signal /top/s2
    # Found signal /top/s3(4)
    # Loading work.inv(b)
    # Load Done phase:
    # Found signal /top/s1
    # Found signal /mypkg/packsig
    # Found signal /top/s2
    # Found signal /top/s3(0)
    # Found signal /top/toggle/a
    VSIM 1> run 10
    VSIM 2> quit
Related Topics
 mti_NextRegion()
 mti_GetSignalSubelements()
 mti_VsimFree()
 mti_TickLength()
```

# mti\_FindVar()

Finds a VHDL variable, generic, or constant by name.

## **Syntax**

variable\_id = mti\_FindVar( name )

## **Arguments**

Name	Туре	Description
name	char *	The name of a VHDL variable, generic,
		or constant

### **Return Values**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to the VHDL variable, generic, or constant or NULL if the object is not found

# **Description**

mti\_FindVar() returns a handle to the specified VHDL variable, generic, or constant. The name can be either a full hierarchical name or a relative name. A relative name is relative to the current region set by the simulator's environment command. The default current region is the top-level region. For objects declared in a process, the name must include the process label.

#### You can:

- call mti\_FindVar() successfully only after elaboration is complete.
- cannot use mti\_FindVar() to find slices of arrays.
- cannot use mti\_FindVar() to find a process variable when mti\_FindVar() is called from a foreign subprogram that is called from the process where the variable is declared.

```
#include "mti.h"
static void printVarInfo( mtiVariableIdT varid )
    if ( varid ) {
        mti PrintFormatted( "Found variable %s\n", mti GetVarName( varid ) );
}
void loadDoneCB( void * param )
    mti PrintMessage( "\nLoad Done phase:\n" );
    printVarInfo( mti FindVar( "/TOP/p1/v1" ) );
   printVarInfo( mti FindVar( "/p1/const1" ) );
   printVarInfo( mti FindVar( "c1" ) );
   printVarInfo( mti_FindVar( "/top/sv1" ) );
   printVarInfo( mti_FindVar( "/top/TOGGLE/proc1/count" ) );
    printVarInfo( mti FindVar( "/toggle/delay" ) );
    printVarInfo( mti FindVar( "/top/toggle/myconst" ) );
   printVarInfo( mti_FindVar( "/my_pkg/psv1" ) );
void initForeign(
   mtiRegionIdT
                                 /* The ID of the region in which this
                       region,
                                 /* foreign architecture is instantiated.
    char
                      *param,
                                 /* The last part of the string in the
                                                                              */
                                 /* foreign attribute.
    mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
    mtiInterfaceListT *ports
                                /* A list of ports for the foreign model.
    mti AddLoadDoneCB( loadDoneCB, 0 );
    mti PrintMessage( "\nElaboration phase:\n" );
    printVarInfo( mti_FindVar( "/top/p1/v1" ) );
    printVarInfo( mti FindVar( "/top/p1/const1" ) );
    printVarInfo( mti FindVar( "/top/c1" ) );
    printVarInfo( mti FindVar( "/top/sv1" ) );
    printVarInfo( mti FindVar( "/top/toggle/proc1/count" ) );
   printVarInfo( mti_FindVar( "/top/toggle/delay" ) );
   printVarInfo( mti_FindVar( "/top/toggle/myconst" ) );
}
```

```
package my_pkg is
  shared variable psv1 : bit := '1';
end my pkg;
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity inv is
 generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end inv;
architecture b of inv is
  constant myconst : real := 13.78;
begin
 b <= a after delay;
  proc1 : process
   variable count : integer := 0;
 begin
   count := count + 1;
   wait on a;
  end process;
end b;
use work.my pkg.all;
entity top is
end top;
architecture a of top is
  constant c1 : integer := 42;
  shared variable sv1 : integer := 0;
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
  component inv is
   generic ( delay : time := 5 ns );
    port (a: in bit;
           b : out bit
         );
  end component;
```

```
begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
      toggle : inv port map ( s1, s2 );
      p1 : process
        constant const1 : integer := 4;
        variable v1 : integer := 0;
      begin
        v1 := v1 + const1;
        sv1 := sv1 + 1;
        psv1 := not psv1;
        wait for 5 ns;
      end process;
      p2 : process
      begin
        sv1 := sv1 + 1;
        wait for 3 ns;
      end process;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.my_pkg
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Loading work.inv(b)
    # Load Done phase:
    # Found variable v1
    # Found variable const1
    # Found variable c1
    # Found variable sv1
    # Found variable count
    # Found variable delay
    # Found variable myconst
    # Found variable psv1
    VSIM 1> run 10
    VSIM 2> quit
```

# **Related Topics**

```
mti_NextRegion()
mti_GetSignalSubelements()
mti_VsimFree()
mti_TickLength()
```

# mti\_FirstLowerRegion()

Gets the first subregion inside of a region.

## **Syntax**

subregion\_id = mti\_FirstLowerRegion( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the region from which the first subregion is to be obtained

### **Return Values**

Name	Type	Description
subregion_id	mtiRegionIdT	A handle to the first subregion inside a region or NULL if there are no subregions

# **Description**

mti\_FirstLowerRegion() returns a handle to the first subregion of the specified region. Use mti\_NextRegion() to get the subsequent subregions of the specified region.

mti\_FirstLowerRegion() will return a handle to a VHDL, Verilog, or SystemC region. Verilog regions include tasks and functions. You can use a handle to a Verilog region with PLI functions to obtain information about or access objects in the Verilog region.

During elaboration, mti\_FirstLowerRegion() wil not find design units that have not yet been instantiated.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
      printHierarchy( regid, indent );
  mti VsimFree( region name );
void loadDoneCB( void * param )
  mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                   region,
                              /* The ID of the region in which this
    * /
                               /* foreign architecture is
instantiated. */
                               /* The last part of the string in
  char
                    *param,
the
        * /
                               /* foreign
attribute.
 mtiInterfaceListT *qenerics, /* A list of generics for the foreign
model.*/
                             /* A list of ports for the foreign
 mtiInterfaceListT *ports
model. */
)
  mti AddLoadDoneCB( loadDoneCB, 0 );
 mti PrintMessage( "\nElaboration phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
          );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Region /top
    # Region /top/inst1
       Region /top/inst1/i1
    #
       Region /top/inst1/flip
    # Load Done phase:
    # Region /top
       Region /top/inst1
        Region /top/inst1/flip
         Region /top/inst1/i1
        Region /top/inst1/toggle
    VSIM 1> run 20
    VSIM 2> quit
Related Topics
 mti_GetSignalSubelements()
 mti_VsimFree()
 mti_TickLength()
```

# mti\_FirstProcess()

Gets the first process in a region.

## **Syntax**

process\_id = mti\_FirstProcess( region\_id )

## **Arguments**

Name	Туре	Description
region_id	mtiRegionIdT	A handle to a VHDL or SystemC region

#### **Return Values**

Name	Type	Description
process_id	mtiProcessIdT	A handle to the first VHDL or SystemC process in a region or NULL if there are no processes in the region

# **Description**

mti\_FirstProcess() returns a handle to the first process in the specified region. You can use mti\_NextProcess() to get the subsequent processes in the specified region.

mti\_FirstProcess() resets the region used by previous calls to mti\_FirstProcess() and mti\_NextProcess(); therefore, mti\_NextProcess() always uses the region set by the latest call to mti\_FirstProcess().

```
#include <mti.h>
void printProcesses( mtiRegionIdT region, int indent )
 mtiProcessIdT procid;
  for ( procid = mti_FirstProcess( region ); procid;
        procid = mti NextProcess() ) {
       if (procid) {
           mti PrintFormatted( "%*cProcess %s\n", indent, ' ',
                              mti GetProcessName( procid ) );
  }
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
  mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
  indent += 2;
 printProcesses( region, indent );
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
      printHierarchy( regid, indent );
  mti VsimFree( region name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                                                                          */
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti_PrintMessage( "\nElaboration phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;</pre>
 p1 : process
    variable count : integer := 0;
  begin
    count := count + 1;
    wait on a;
  end process;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
```

```
s3 <= not s3 after 5 ns;
      toggle : inv port map ( s1, s2 );
    end a;
    entity top is
    end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Region /top
       Region /top/inst1
        Region /top/inst1/i1
    #
    #
       Region /top/inst1/flip
        Process p1
    #
    #
         Process line 19
    # Load Done phase:
    # Region /top
      Region /top/inst1
       Process line 58
    #
    #
       Process line_57
       Region /top/inst1/flip
    #
         Process p1
    #
    #
         Process line 19
    #
        Region /top/inst1/i1
       Region /top/inst1/toggle
    #
         Process p1
         Process line__19
    VSIM 1> run 20
    VSIM 2> quit
```

# **Related Topics**

mti\_GetSignalSubelements()

mti\_VsimFree()
mti\_TickLength()

# mti\_FirstSignal()

Gets the first signal in a region.

## **Syntax**

signal\_id = mti\_FirstSignal( region\_id )

## **Arguments**

Name	Туре	Description
region_id	mtiRegionIdT	A handle to a VHDL or SystemC region

### **Return Values**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to the first VHDL or SystemC signal in a region or NULL if there are no signals in the region

# **Description**

mti\_FirstSignal() returns a handle to the first VHDL or SystemC signal in the specified region. You can use mti\_NextSignal() to get the subsequent VHDL or SystemC signals in the specified region.

mti\_FirstSignal() resets the region used by previous calls to mti\_FirstSignal() and mti\_NextSignal(); therefore, mti\_NextSignal() always uses the region set by the latest call to mti\_FirstSignal().

```
#include <mti.h>
void printSignals( mtiRegionIdT region, int indent )
 mtiSiqnalIdT siqid;
  for ( sigid = mti_FirstSignal( region ); sigid;
        sigid = mti NextSignal() ) {
      if (sigid) {
          mti_PrintFormatted( "%*cSignal %s\n", indent, ' ',
                                mti GetSignalName( sigid ) );
  }
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
  indent += 2;
 printSignals( region, indent );
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
      printHierarchy( regid, indent );
  mti VsimFree( region name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                                                                          */
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti_PrintMessage( "\nElaboration phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;</pre>
  p1 : process(a)
  begin
    count <= count + 1 after 0 ns;</pre>
  end process;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
```

```
toggle : inv port map ( s1, s2 );
end a;
entity top is
end top;
architecture a of top is
  component mid is
  end component;
begin
  inst1 : mid;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Elaboration phase:
# Region /top
# Region /top/inst1
  Signal s4
  Signal s3
  Signal s2
#
#
  Signal s1
  Region /top/inst1/i1
   Region /top/inst1/flip
    Signal count
#
#
     Signal b
     Signal a
# Load Done phase:
# Region /top
# Region /top/inst1
  Signal s1
#
  Signal s2
#
  Signal s3
  Signal s4
#
   Region /top/inst1/flip
#
   Signal a
#
    Signal b
#
#
    Signal count
#
  Region /top/inst1/i1
  Region /top/inst1/toggle
    Signal a
    Signal b
    Signal count
VSIM 1> run 10
VSIM 2> quit
```

```
mti_GetSignalSubelements()
mti_VsimFree()
mti_TickLength()
```

# mti\_FirstVar()

Gets the first VHDL variable, generic, or constant visible to a process.

### **Syntax**

variable\_id = mti\_FirstVar( process\_id )

### **Arguments**

Name	Туре	Description
process_id	mtiProcessIdT	A handle to a VHDL process

#### **Return Values**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to the first VHDL variable, generic, or constant visible to a process or NULL if none of these objects are visible to the process

## **Description**

mti\_FirstVar() returns a handle to the first VHDL variable, generic, or constant visible to the specified process. You can use mti\_NextVar() to get the subsequent VHDL variables, generics, and constants visible to the specified process.

All generics of an entity are visible to every process within the associated architecture.

mti\_FirstVar() resets the process used by previous calls to mti\_FirstVar() and mti\_NextVar(); therefore, mti\_NextVar() always uses the process set by the latest call to mti\_FirstVar().

```
#include <mti.h>
void printVariables( mtiProcessIdT process, int indent )
 mtiVariableIdT varid;
  for ( varid = mti_FirstVar( process ); varid; varid = mti_NextVar() ) {
    if ( varid ) {
      mti PrintFormatted( "%*cVariable %s\n", indent, ' ',
                         mti_GetVarName( varid ) );
void printProcesses( mtiRegionIdT region, int indent )
 mtiProcessIdT procid;
  for ( procid = mti_FirstProcess( region ); procid;
        procid = mti NextProcess() ) {
    if ( procid ) {
     mti PrintFormatted( "%*cProcess %s\n", indent, ' ',
                          mti GetProcessName( procid ) );
     printVariables( procid, indent+2 );
  }
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
 mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
 printProcesses( region, indent );
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
      printHierarchy( regid, indent );
  }
  mti_VsimFree( region_name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
void initForeign(
                              /* The ID of the region in which this
  mtiRegionIdT
                    region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          * /
                    *param,
```

#### HDL code

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end inv;
architecture b of inv is
begin
 b <= a after delay;
 p1 : process
    constant increment : integer := 1;
    variable count : integer := 0;
 begin
   count := count + increment;
   wait on a;
  end process;
end b;
entity mid is
 generic ( gen1 : string := "Mid" );
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port (a: in bit;
           b : out bit
         );
  end component;
begin
  testproc : process
    constant c1 : string := "mystring";
    variable v1 : bit := '0';
```

```
variable v2 : integer := 42;
    variable v3 : real := 7.82;
  begin
    v1 := not v1;
    v2 := v2 + 2;
   v3 := v3 + 1.5;
    wait for 5 ns;
  end process;
  flip: inv port map (s3,s4);
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
end top;
architecture a of top is
  component mid is
    generic ( gen1 : string := "Top" );
  end component;
begin
  inst1 : mid;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Elaboration phase:
# Region /top
# Region /top/inst1
  Process testproc
    Variable gen1
    Variable c1
#
#
    Variable v1
    Variable v2
#
     Variable v3
#
   Region /top/inst1/i1
#
   Region /top/inst1/flip
#
    Process pl
#
#
     Variable delay
#
     Variable increment
#
     Variable count
    Process line 19
     Variable delay
# Load Done phase:
# Region /top
  Region /top/inst1
   Process line__72
#
#
    Variable gen1
   Process line__71
#
#
    Variable gen1
  Process testproc
   Variable gen1
#
    Variable c1
    Variable v1
    Variable v2
#
#
    Variable v3
   Region /top/inst1/flip
#
#
    Process p1
#
     Variable delay
#
      Variable increment
      Variable count
#
#
    Process line 19
     Variable delay
#
#
  Region /top/inst1/i1
#
  Region /top/inst1/toggle
    Process p1
#
     Variable delay
     Variable increment
```

```
# Variable count
# Process line__19
# Variable delay
VSIM 1> run 10
VSIM 2> quit
```

```
mti_GetSignalSubelements()
mti_VsimFree()
mti_TickLength()
```

# mti\_FirstVarByRegion()

Gets the first SystemC variable or constant visible in a region.

### **Syntax**

variable\_id = mti\_FirstVarByRegion( region\_id )

### **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

#### **Return Values**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to the first SystemC variable or constant visible to the region or NULL if none of these objects are visible to the region.

## **Description**

mti\_FirstVarByRegion() returns a handle to the first SystemC variable or constant visible to the specified region in much that same way as mti\_FirstVar() returns a handle to the first VHDL variable, generic, or constant visible to the specified process. You can use mti\_NextVar() to get the subsequent SystemC variables and constants visible to the specified region.

Both mti\_FirstVarByRegion() and mti\_FirstVar() reset the process/region used by mti\_NextVar(); therefore, mti\_NextVar() always uses the process or region set by the latest call to mti\_FirstVarByRegion() or mti\_FirstVar().

Variables are not visible in VHDL or Verilog regions but are visible in VHDL or Verilog processes. Conversely, variables ARE visible in SystemC regions, but are NOT visible in SystemC processes. So this function is needed in order to get SystemC variables (which cannot be accessed with mti\_FirstVar()).

```
mti_GetSignalSubelements()
mti_VsimFree()
mti_TickLength()
```

# mti\_ForceSignal()

Forces a value onto a VHDL signal.

### **Syntax**

error\_code = mti\_ForceSignal( signal\_id, value\_string, delay, force\_type, cancel\_period,
 repeat\_period )

#### **Arguments**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to the VHDL signal to be forced
value_string	char *	The value to be forced specified as a string in the same format as would be provided to the simulator's force command
delay	mtiDelayT	The time at which the force is to be applied relative to the current time; specified in current simulator resolution units
force_type	mtiForceTypeT	Indicates whether the force is to freeze, drive, deposit, or use the default force type
cancel_period	mtiInt32T	If non-negative, specifies the period after which the force is canceled; specified in current simulator resolution units
repeat_period	mtiInt32T	If non-negative, specifies the period in which the force is repeated; specified in current simulator resolution units

#### **Return Values**

Name	Type	Description
error_code	int	1 if successful; 0 if there is an
		error

# Description

mti\_ForceSignal() forces the specified VHDL signal to the specified value using the specified force type and an optional delay, cancel period, and repeat period. The value must be specified in a string in the same format as would be provided to the simulator's force command, and the

restrictions on the type of the value are the same as for the force command (refer to the Command Reference Manual for details).

If the delay parameter is non-negative, then the delay specifies the time at which the force is to be applied relative to the current time. If the delay parameter is negative, then the force is applied immediately.

If the cancel\_period parameter is non-negative, then the force is canceled after the specified period. If the cancel\_period parameter is negative, then the force is not automatically canceled.

If the repeat\_period parameter is non-negative, then the force is repeated for the specified period. If the repeat\_period parameter is negative, then the force is not automatically repeated.

To force records or arrays that are not one-dimensional arrays of character enumerations, use mti\_GetSignalSubelements() to get a handle to each element and force each element individually.

mti\_ForceSignal() cannot force a port if the port has values coming into it from a higher level or if the port has a conversion function on it (although in some cases you might be able to force the port using the MTI\_FORCE\_DRIVE force type with mti\_ForceSignal()).

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#ifndef WIN32
#include <unistd.h>
#endif
#include <mti.h>
typedef struct signalInfoT tag {
  struct signalInfoT_tag * next;
  struct signalInfoT_tag * child;
 char
                        * name;
 void
                        * last value;
 mtiSignalIdT
                         sigid;
 mtiTypeIdT
                         typeid;
 mtiTypeKindT
                         typekind;
 mtiDirectionT
                          direction;
 char
                          granulate;
} signalInfoT;
typedef struct {
 signalInfoT
                 * sig_info;
                                   /* List of signals.
                                                                     * /
 mtiProcessIdT proc;
                                    /* Test process id.
 int
                   state;
                                    /* Current state of test.
                                                                    */
} instanceInfoT;
static void forceSignal(
 mtiSignalIdT sigid,
 mtiTypeIdT sigtypeid,
 mtiTypeKindT sigtypekind,
  int
              state
               i;
  int
 int
              result = 1;
 mtiSignalIdT *elem list;
 mtiSignalIdT elem sigid;
 mtiTypeIdT elem_typeid;
  switch ( sigtypekind ) {
  case MTI TYPE SCALAR:
    switch ( state ) {
    case 0:
     result = mti_ForceSignal(sigid, "42", -1, MTI_FORCE_FREEZE, -1, -1);
     break;
    case 2:
     result = mti_ForceSignal(sigid, "120", 1, MTI_FORCE_FREEZE, 7, -1);
     break;
     result = mti_ForceSignal(sigid, "777", -1, MTI_FORCE_DEPOSIT, -1, 2);
     break;
     }
```

```
break;
case MTI_TYPE_ARRAY:
 elem typeid = mti GetArrayElementType( sigtypeid );
 if ( mti_GetTypeKind( elem_typeid ) == MTI_TYPE_ENUM ) {
  /* NOTE: ASSUMING ARRAY OF LENGTH 4 ! */
 if ( mti TickLength( elem typeid ) == 9 ) { /* ASSUME std logic */
  switch ( state ) {
    case 0:
    result = mti ForceSignal( sigid, "ZW1H", -1,
                             MTI_FORCE_FREEZE, -1, -1 );
    break;
    case 2:
    result = mti ForceSignal( sigid, "LLLL", 1,
                             MTI FORCE FREEZE, 7, -1);
    break:
    case 4:
    result = mti ForceSignal( sigid, "1-1-", -1,
                             MTI FORCE DEPOSIT, -1, 2);
    break;
  } else { /* ASSUME bit */
   switch ( state ) {
   case 0:
    result = mti ForceSignal( sigid, "0011", -1,
                             MTI_FORCE_FREEZE, -1, -1 );
    break;
    case 2:
    result = mti_ForceSignal( sigid, "1000", 1,
                             MTI FORCE FREEZE, 7, -1);
    break;
    case 4:
    result = mti_ForceSignal( sigid, "0010", -1,
                             MTI FORCE DEPOSIT, -1, 2 );
    break;
   }
 } else {
 elem_list = mti_GetSignalSubelements( sigid, 0 );
 for ( i = 0; i < mti_TickLength( sigtypeid ); i++ ) {</pre>
  elem_sigid = elem_list[i];
  elem typeid = mti GetSignalType( elem sigid );
  forceSignal( elem sigid, elem typeid,
               mti GetTypeKind( elem typeid ), state );
  mti VsimFree( elem list );
break;
case MTI TYPE RECORD:
 elem list = mti GetSignalSubelements( sigid, 0 );
for ( i = 0; i < mti_GetNumRecordElements( sigtypeid ); i++ ) {</pre>
 elem sigid = elem list[i];
 elem_typeid = mti_GetSignalType( elem_sigid );
 forceSignal( elem sigid, elem typeid,
              mti GetTypeKind( elem typeid ), state );
 }
 mti_VsimFree( elem_list );
 break;
case MTI_TYPE_ENUM:
```

```
if ( mti_TickLength( sigtypeid ) == 9 ) {    /* ASSUME std_logic */
     switch ( state ) {
     case 0:
      result = mti_ForceSignal( sigid, "'W'", -1,
                                MTI FORCE FREEZE, -1, -1);
      break;
      case 2:
      result = mti_ForceSignal( sigid, "'0'", 1,
                                MTI FORCE FREEZE, 7, -1);
      break;
      case 4:
      result = mti ForceSignal( sigid, "'H'", -1,
                                MTI FORCE DEPOSIT, -1, 2);
      break;
     }
    } else {
    switch ( state ) { /* ASSUME bit */
      result = mti ForceSignal( sigid, "0", -1,
                                MTI_FORCE_FREEZE, -1, -1 );
      break;
      case 2:
      result = mti ForceSignal( sigid, "1", 1,
                                MTI FORCE FREEZE, 7, -1);
      break;
      case 4:
      result = mti ForceSignal( sigid, "0", -1,
                                MTI_FORCE_DEPOSIT, -1, 2 );
      break;
     }
   break;
  default:
   break;
  if (! result ) {
  fprintf( stderr, "Error in signal force.\n");
}
static void releaseSignal(
 mtiSignalIdT sigid,
 mtiTypeIdT
             sigtypeid,
 mtiTypeKindT sigtypekind
               i;
 int
 mtiSignalIdT *elem list;
 mtiSignalIdT elem_sigid;
 mtiTypeIdT
               elem_typeid;
 switch ( sigtypekind ) {
  case MTI TYPE SCALAR:
  case MTI TYPE ENUM:
  case MTI_TYPE_TIME:
    if ( ! mti_ReleaseSignal( sigid ) ) {
    fprintf( stderr, "Error in signal release.\n" );
```

```
break;
   case MTI_TYPE_ARRAY:
    elem typeid = mti GetArrayElementType( sigtypeid );
    if ( mti_GetTypeKind( elem_typeid ) == MTI_TYPE_ENUM ) {
     if ( ! mti ReleaseSignal( sigid ) ) {
      fprintf( stderr, "Error in signal release.\n" );
    } else {
     elem list = mti GetSignalSubelements( sigid, 0 );
     for ( i = 0; i < mti_TickLength( sigtypeid ); i++ ) {</pre>
      elem sigid = elem list[i];
      elem typeid = mti GetSignalType( elem sigid );
      releaseSignal( elem_sigid, elem_typeid,
                    mti_GetTypeKind( elem_typeid ) );
     mti_VsimFree( elem_list );
    break;
   case MTI TYPE RECORD:
    elem_list = mti_GetSignalSubelements( sigid, 0 );
    for ( i = 0; i < mti GetNumRecordElements( sigtypeid ); i++ ) {</pre>
    elem_sigid = elem_list[i];
     elem typeid = mti GetSignalType( elem sigid );
     releaseSignal( elem sigid, elem typeid,
                   mti_GetTypeKind( elem_typeid ) );
   mti VsimFree( elem list );
   break;
   default:
   break;
}
static void testForce( void *inst_info )
  instanceInfoT *inst data = (instanceInfoT *)inst info;
  signalInfoT *siginfo;
  switch ( inst data->state ) {
  case 0:
   case 2:
   case 4:
   for (siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next) {
    forceSignal( siginfo->sigid, siginfo->typeid,
                 siginfo->typekind, inst data->state );
    }
   break;
   case 1:
   case 3:
   case 5:
    for (siginfo = inst data->sig info; siginfo; siginfo = siginfo->next) {
    releaseSignal( siginfo->sigid, siginfo->typeid, siginfo->typekind );
    }
   break;
   default:
   break;
  }
```

```
inst data->state++;
 mti_ScheduleWakeup( inst_data->proc, 10 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->direction = mti_GetSignalMode( sigid );
 siginfo->last value = mti GetSignalValueIndirect( sigid, 0 );
 siginfo->child = 0;
 siginfo->next
                     = 0;
 /* For records and arrays of composites, we want to set/drive
 * values at the subelement level. For scalars and arrays of
 * scalars, we want to set/drive values at the top level.
 switch ( siginfo->typekind ) {
  case MTI TYPE ARRAY:
   switch( mti_GetTypeKind(mti_GetArrayElementType(siginfo->typeid)) ) {
    case MTI_TYPE_ARRAY:
    case MTI TYPE RECORD:
    siginfo->granulate = 1;
     break;
    default:
     siginfo->granulate = 0;
     break;
   break;
  case MTI TYPE RECORD:
   siginfo->granulate = 1;
   break;
  default:
   siginfo->granulate = 0;
   break;
 if ( siginfo->granulate ) {
   signalInfoT * eleminfo;
   signalInfoT * currinfo;
   int
                 i;
   mtiSignalIdT * subelem;
   subelem = mti GetSignalSubelements( siginfo->sigid, 0 );
   for ( i = 0; i < mti_TickLength(siginfo->typeid); i++ ) {
    eleminfo = setupSignal( subelem[i] );
    if ( siginfo->child == 0 ) {
    siginfo->child = eleminfo;
    } else {
     currinfo->next = eleminfo;
    currinfo = eleminfo;
```

```
mti VsimFree( subelem );
  return( siginfo );
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiRegionIdT region;
mtiSignalIdT sigid;
signalInfoT * curr_info;
  signalInfoT * siginfo;
                      = mti Malloc( sizeof(instanceInfoT) );
  inst data
  inst_data->sig_info = 0;
  inst data->state = 0;
  region
                      = mti GetTopRegion();
  for (sigid = mti_FirstSignal( region ); sigid; sigid = mti_NextSignal()) {
   siginfo = setupSignal( sigid );
   if ( inst_data->sig_info == 0 ) {
   inst_data->sig_info = siginfo;
   else {
   curr_info->next = siginfo;
    curr_info = siginfo;
  inst_data->proc = mti_CreateProcess( "Test Process", testForce,
                                       (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 11 );
void initForeign(
  mtiRegionIdT
                     region,
                                /* The ID of the region in which this
                                /* foreign architecture is instantiated.
                                                                           */
                                /* The last part of the string in the
  char
                                                                            */
                     *param.
                                /* foreign attribute.
                                                                            */
  mtiInterfaceListT *qenerics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

#### **HDL** code

```
library ieee;
use ieee.std logic 1164.all;
package typepkg is
  type bitarray is array(3 downto 0) of bit;
  type intarray is array( 1 to 3 ) of integer;
  type rectype is record
   a : bit;
   b : integer;
   c : std logic;
  end record;
end package typepkg;
-- -- --
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for_model.sl;";
begin
end a;
-- -- --
library ieee;
use ieee.std logic 1164.all;
use work.typepkg.all;
entity top is
end top;
architecture a of top is
                 : bit
  signal bitsig1
                             := '1';
                    : integer := 21;
  signal intsig1
  signal stdlogicsig1 : std logic := 'H';
  signal bitarr1
                    : bitarray := "0110";
  signal stdlogicarr1 : std logic vector( 1 to 4 ) := "-X0U";
                     : intarray := ( 10, 11, 12 );
  signal intarr1
                     : rectype := ( '0', 1, 'X' );
  signal rec1
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
```

```
<= not bitsig1 after 5 ns;
<= intsig1 + 1 after 5 ns;</pre>
  bitsiq1
  intsiq1
  stdlogicsiq1 <= '-' after 5 ns when stdlogicsiq1 = 'H' else
                  'U' after 5 ns when stdlogicsiq1 = '-' else
                   'X' after 5 ns when stdlogicsig1 = 'U' else
                  '0' after 5 ns when stdlogicsig1 = 'X' else
                   '1' after 5 ns when stdlogicsig1 = '0' else
                   'Z' after 5 ns when stdlogicsig1 = '1' else
                   'W' after 5 ns when stdlogicsig1 = 'Z' else
                   'L' after 5 ns when stdlogicsig1 = 'W' else
                   'H' after 5 ns:
                  <= not bitarr1 after 5 ns;
bitarr1
intarr1(1)
                  <= intarr1(1) + 1 after 5 ns;
intarr1(2)
                <= intarr1(2) + 1 after 5 ns;</pre>
                  <= intarr1(3) + 1 after 5 ns;
intarr1(3)
stdlogicarr1(1) <= '-' after 5 ns when stdlogicarr1(1) = 'H' else</pre>
                   'U' after 5 ns when stdlogicarr1(1) = '-' else
                   'X' after 5 ns when stdlogicarr1(1) = 'U' else
                   '0' after 5 ns when stdlogicarr1(1) = 'X' else
                   '1' after 5 ns when stdlogicarr1(1) = '0' else
                   'Z' after 5 ns when stdlogicarr1(1) = '1' else
                   'W' after 5 ns when stdlogicarr1(1) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(1) = 'W' else
                   'H' after 5 ns;
stdlogicarr1(2) <= '-' after 5 ns when stdlogicarr1(2) = 'H' else</pre>
                   'U' after 5 ns when stdlogicarr1(2) = '-' else
                   'X' after 5 ns when stdlogicarr1(2) = 'U' else
                   '0' after 5 ns when stdlogicarr1(2) = 'X' else
                   '1' after 5 ns when stdlogicarr1(2) = '0' else
                   'Z' after 5 ns when stdlogicarr1(2) = '1' else
                   'W' after 5 ns when stdlogicarr1(2) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(2) = 'W' else
                   'H' after 5 ns;
stdlogicarr1(3) <= '-' after 5 ns when stdlogicarr1(3) = 'H' else</pre>
                  'U' after 5 ns when stdlogicarr1(3) = '-' else
                   'X' after 5 ns when stdlogicarr1(3) = 'U' else
                   '0' after 5 ns when stdlogicarr1(3) = 'X' else
                   '1' after 5 ns when stdlogicarr1(3) = '0' else
                   'Z' after 5 ns when stdlogicarr1(3) = '1' else
                   'W' after 5 ns when stdlogicarr1(3) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(3) = 'W' else
                   'H' after 5 ns:
stdloqicarr1(4) <= '-' after 5 ns when stdloqicarr1(4) = 'H' else
                   'U' after 5 ns when stdlogicarr1(4) = '-' else
                   'X' after 5 ns when stdlogicarr1(4) = 'U' else
                   '0' after 5 ns when stdlogicarr1(4) = 'X' else
                   '1' after 5 ns when stdlogicarr1(4) = '0' else
                   'Z' after 5 ns when stdlogicarr1(4) = '1' else
                   'W' after 5 ns when stdlogicarr1(4) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(4) = 'W' else
                   'H' after 5 ns;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.typepkg
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> add list -w 1 /top/bitsig1
VSIM 2> add list -w 3 /top/intsig1
VSIM 3> add list -w 1 /top/stdlogicsig1
VSIM 4> add list -w 4 /top/bitarr1
VSIM 5> add list -w 4 /top/stdlogicarr1
VSIM 6> add list -w 15 /top/intarr1
VSIM 7> add list -w 10 /top/rec1
VSIM 8> run 70
VSIM 9> write list list.out
VSIM 10> quit -f
% cat list.out
         /top/bitsiq1
                                           /top/intarr1 /top/rec1
 ns
  delta
              /top/intsig1
           /top/stdlogicsig1
                     /top/bitarr1
                     /top/stdlogicarr1
  0 + 0
                                              {10 11 12}
                     1 21 H 0110 -X0U
                                                            {0 1 X}
  5 +0
                     0 22 - 1001 U01X
                                             {11 12 13}
                                                            {1 2 0}
 10 +0
                     1 23 U 0110 X1Z0
                                             {12 13 14}
                                                            {0 3 1}
 11 +0
                     0 42 W 0011 ZW1H
                                             {42 42 42}
                                                           {0 42 W}
                                             {43 43 43}
 21 +1
                    1 43 L 1100 WLZ-
                                                           {1 43 L}
 26 +0
                     0 44 H 0011 LHWU
                                             {44 44 44}
                                                           {0 44 H}
 31 +0
                     1 45 - 1100 H-LX
                                             {45 45 45}
                                                           {1 45 -}
                     1 120 0 1000 LLLL {120 120 120}
0 121 1 0111 HHHH {121 121 121}
 32 +0
                                                          {1 120 0}
 38 +1
                                                          {0 121 1}
 43 +0
                    1 122 Z 1000 ---- {122 122 122}
                                                          {1 122 Z}
                    0 123 W 0111 UUUU {123 123 123}
0 777 H 0010 1-1- {777 777 777}
0 777 H 0010 1-1- {777 777 777}
 48 +0
                                                          {0 123 W}
 51 +0
                                                          {0 777 H}
 53 +0
                                                          {0 777 H}
                    0 778 - 1101 ZUZU {778 778 778}
 56 +0
                                                          {0 778 -}
 57 +0
                     0 777 H 0010 1-1-
                                          {777 777 777}
                                                          {0 777 H}
 58 +0
                    1 777 H 0010 1-1-
                                          {777 777 777}
                                                          {1 777 H}
                     0 777 H 0010 1-1-
                                          {777 777 777}
                                                          {0 777 H}
 59 +0
                    1 778 - 1101 ZUZU
 61 +1
                                           {778 778 778}
                                                          {1 778 -}
                     0 779 U 0010 WXWX
                                          {779 779 779}
                                                          {0 779 U}
 66 +0
```

```
mti_VsimFree()
mti TickLength()
```

# mti\_Free()

Frees simulator-managed memory.

## **Syntax**

mti\_Free( pointer )

## **Arguments**

Name	Type	Description
pointer	void *	A pointer to some memory previously allocated by mti_Malloc()

## **Return Values**

Nothing

## **Description**

mti\_Free() returns the specified block of memory allocated by mti\_Malloc() to the vsim memory allocator. You cannot use mti\_Free() for memory allocated by direct calls to malloc().

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD LOGIC X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
 mtiSignalIdT sigid;
  mtiProcessIdT procid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD_LOGIC_X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD LOGIC 1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case STD LOGIC W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break;
case STD_LOGIC_H: retval = "'H'"; break;
case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void watchSignal( void * param )
                * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
                  siqval;
  mtiInt32T
  region name = mti GetRegionFullName( mti GetSignalRegion(inst->sigid) );
            = mti GetSignalValue( inst->sigid );
  mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %s\n",
                      mti_NowUpper(), mti_Now(), mti_Delta(),
                      region name, mti GetSignalName(inst->sigid),
                      convertStdLogicValue( sigval ) );
  mti_VsimFree( region_name );
  if ( mti_Now() >= 30 ) {
```

```
mti_PrintMessage( "Turning off signal watcher.\n" );
        mti_Free( inst );
      } else {
        mti_ScheduleWakeup( inst->procid, 5 );
     }
    void initForeign(
      mtiRegionIdT
                         region,
                                  /* The ID of the region in which this
                                  /* foreign architecture is instantiated.
                                  /* The last part of the string in the
                                                                            */
      char
                        *param,
                                  /* foreign attribute.
                                                                            * /
      mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
      mtiInterfaceListT *ports
                                 /* A list of ports for the foreign model. */
      instanceInfoT * inst;
                   = (instanceInfoT *) mti Malloc( sizeof(instanceInfoT) );
      inst->sigid = mti FindSignal( "/top/s1" );
      inst->procid = mti_CreateProcess( "sigWatcher", watchSignal, inst );
     }
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    begin
    end a;
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
       signal s1 : std logic := '0';
       component for model is
       end component;
       for all : for model use entity work.for model(a);
    begin
       s1 <= not s1 after 5 ns;
       i1 : for model;
     end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 50
# Time [0,0] delta 0: Signal /top/s1 is '0'
# Time [0,5] delta 0: Signal /top/s1 is '1'
# Time [0,10] delta 0: Signal /top/s1 is '0'
# Time [0,15] delta 0: Signal /top/s1 is '1'
# Time [0,20] delta 0: Signal /top/s1 is '0'
# Time [0,25] delta 0: Signal /top/s1 is '1'
# Time [0,30] delta 0: Signal /top/s1 is '0'
# Turning off signal watcher.
VSIM 2> quit
```

```
mti_VsimFree()
mti_TickLength()
```

# mti\_GetArrayElementType()

Gets the type of an array type's subelements.

#### **Syntax**

elem\_type = mti\_GetArrayElementType( array\_type )

### **Arguments**

Name	Туре	Description
array_type	mtiTypeIdT	A type ID for a VHDL or SystemC array type

#### **Return Values**

Name	Type	Description
elem_type	mtiTypeIdT	The type ID for the subelements of the array

## **Description**

mti\_GetArrayElementType() returns a handle to the type ID for the subelements of the specified array type. If the array\_type parameter is not a handle to an array type, then NULL is returned.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
 char * typestr;
 switch ( mti_GetTypeKind( typeid ) ) {
    case MTI TYPE SCALAR: typestr = "Scalar"; break;
   case MTI_TYPE_ARRAY: typestr = "Array"; break;
   case MTI_TYPE_RECORD: typestr = "Record"; break;
   case MTI_TYPE_ENUM: typestr = "Enum"; break;
   case MTI_TYPE_PHYSICAL: typestr = "Physical"; break;
   case MTI_TYPE_REAL: typestr = "Real"; break;
   case MTI_TYPE_ACCESS: typestr = "Access"; break;
   case MTI TYPE FILE: typestr = "File"; break;
   case MTI TYPE TIME: typestr = "Time"; break;
   default: typestr = "UNKNOWN"; break;
 return typestr;
static void printSignalInfo( mtiSignalIdT sigid, int indent )
              * fullname;
 char
 int
                i;
 mtiInt32T
               num elems;
 mtiSiqnalIdT * elem list;
 mtiTypeIdT
               sig type;
 mtiTypeIdT
                elem_type;
 fullname = mti GetSignalNameIndirect( sigid, 0, 0 );
 sig type = mti GetSignalType( sigid );
 mti PrintFormatted( "\n%*cSignal %s is of type %s.\n", indent, ' ',
                   fullname, getTypeStr( sig_type ));
 mti_VsimFree( fullname );
 elem type = mti GetArrayElementType( sig type );
  if (elem type) {
   mti PrintFormatted( "%*cIts subelements are of type %s.\n",
                       indent, ' ', getTypeStr( elem_type ));
} else {
    if ( mti GetTypeKind( sig type ) == MTI TYPE RECORD ) {
     mti PrintFormatted( "%*cThe record subelements are:\n",
                        indent, ' ');
      elem list = mti GetSignalSubelements( sigid, 0 );
      num_elems = mti_GetNumRecordElements( sig_type );
      for ( i = 0; i < num elems; <math>i++ ) {
       printSignalInfo( elem list[i], indent+2 );
     mti_VsimFree( elem_list );
    } else {
     mti\_PrintFormatted( "%*cThere are no array subelements.\n",
```

```
indent, ' ');
static void initInstance( void * param )
 mtiSignalIdT sigid;
  for ( sigid = mti_FirstSignal( mti_GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
       printSignalInfo( sigid, 1 );
}
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model. */
 mtiInterfaceListT *ports
 mti_AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array(3 downto 0) of bit; type intarray is array(1 to 3) of integer; type rectype is record a : real; b : std logic; c : bitarray; end record; end top; architecture a of top is signal bitsig1 : bit := '1'; signal stdlogicsig1 : std logic := '1'; signal bitarr1 : bitarray := "0110"; signal stdlogicarr1 : std logic vector( 1 to 4 ) := "01LH"; signal rec1 : rectype := ( 1.2, '0', "1001" ); component for model end component; for all: for model use entity work.for model(a); begin inst1 : for model; <= not bitsiq1 after 5 ns;</pre> stdlogicsig1 <= not stdlogicsig1 after 5 ns;</pre> bitarr1 <= not bitarr1 after 5 ns;</pre> intarr1(1) <= intarr1(1) + 1 after 5 ns;</pre> intarr1(2) <= intarr1(2) + 1 after 5 ns;</pre> intarr1(3) <= intarr1(3) + 1 after 5 ns;</pre> stdlogicarr1 <= not stdlogicarr1 after 5 ns;</pre>

```
strarr1 <= "there" after 10 ns;
      rec1.a <= rec1.a + 1.1 after 5 ns;
      rec1.b <= not rec1.b after 5 ns;
      rec1.c <= not rec1.c after 5 ns;
    nd a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
      Signal bitsig1 is of type Enum.
       There are no array subelements.
    #
      Signal stdlogicsig1 is of type Enum.
       There are no array subelements.
      Signal bitarr1 is of type Array.
      Its subelements are of type Enum.
       Signal stdlogicarr1 is of type Array.
       Its subelements are of type Enum.
       Signal intarr1 is of type Array.
       Its subelements are of type Scalar.
       Signal strarr1 is of type Array.
       Its subelements are of type Enum.
       Signal rec1 is of type Record.
       The record subelements are:
    #
    #
    #
         Signal recl.a is of type Real.
         There are no array subelements.
    #
    #
    #
         Signal rec1.b is of type Enum.
    #
         There are no array subelements.
    #
         Signal recl.c is of type Array.
         Its subelements are of type Enum.
    VSIM 1> run 10
    VSIM 2> quit
```

#### **Related Topics**

mti\_VsimFree()

mti\_TickLength()

# mti\_GetArraySignalValue()

Gets the value of a signal of type array.

### **Syntax**

value = mti\_GetArraySignalValue( signal\_id, buffer )

### **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal of type array
buffer	void *	A buffer into which the value is to be placed; OPTIONAL - can be NULL

#### **Return Values**

Name	Type	Description
value	void *	A pointer to the value of the specified signal

## Description

mti\_GetArraySignalValue() returns the value of an array-type signal.

If the buffer parameter is NULL, then mti\_GetArraySignalValue() allocates memory for the value and returns a pointer to it. The caller is responsible for freeing the returned pointer with mti\_VsimFree(). If the buffer parameter is not NULL, then mti\_GetArraySignalValue() copies the value into the buffer parameter and also returns a pointer to it. The appropriate length of the buffer parameter can be determined by calling mti\_TickLength() on the type of the array signal.

The array value is interpreted as follows:

For a subelement of type	The value should be cast to
Enum	(char *) if <= 256 values
	(mtiInt32T *) if > 256 values
Physical	(mtiInt32T *)
Real	(double *)
Scalar (Integer)	(mtiInt32T *)
Time	(mtiTime64T *)

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                        * name;
                          sigid;
 mtiSignalIdT
 mtiTypeIdT
                           typeid;
} signalInfoT;
typedef struct {
                             /st List of signals. st/
  signalInfoT * sig info;
 mtiProcessIdT proc;
                               /* Test process id. */
} instanceInfoT;
static void printValue( mtiSignalIdT sigid, mtiTypeIdT sigtype, int indent )
  switch ( mti GetTypeKind(sigtype) ) {
   case MTI_TYPE_ENUM:
   case MTI TYPE PHYSICAL:
   case MTI TYPE SCALAR:
     mtiInt32T scalar_val;
     scalar val = mti GetSignalValue( sigid );
     mti_PrintFormatted( " %d\n", scalar_val );
    break;
   case MTI TYPE ARRAY:
    int
                   i;
    mtiInt32T num_elems;
mtiTypeIdT elem_type;
mtiTypeKindT elem_typekind;
     void  * array val;
     array val = mti GetArraySignalValue( sigid, 0 );
     num_elems = mti_TickLength( sigtype );
     elem_type = mti_GetArrayElementType( sigtype );
     elem typekind = mti GetTypeKind( elem type );
     switch ( elem typekind ) {
      case MTI_TYPE_ENUM:
        char ** enum_values;
        enum_values = mti_GetEnumValues( elem_type );
        if ( mti TickLength( elem type ) > 256 ) {
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
          mti PrintFormatted( " %s", enum values[val[i]] );
        } else {
         char * val = array val;
         for ( i = 0; i < num elems; <math>i++ ) {
          mti PrintFormatted( " %s", enum values[val[i]] );
        }
```

```
break;
  case MTI TYPE PHYSICAL:
   case MTI_TYPE_SCALAR:
   {
    mtiInt32T * val = array val;
    for (i = 0; i < num elems; i++) {
     mti_PrintFormatted( " %d", val[i] );
   break;
  case MTI TYPE ARRAY:
   mti PrintMessage( " ARRAY" );
   break;
  case MTI TYPE RECORD:
   mti_PrintMessage( " RECORD");
  case MTI TYPE REAL:
     double * val = array_val;
     for ( i = 0; i < num elems; <math>i++ ) {
      mti_PrintFormatted( " %g", val[i] );
   break;
  case MTI_TYPE_TIME:
   {
     mtiTime64T * val = array_val;
     for ( i = 0; i < num elems; <math>i++ ) {
      mti PrintFormatted( " [%d,%d] ",
                          MTI_TIME64_HI32(val[i]),
                          MTI_TIME64_LO32(val[i]) );
   break;
  default:
   break;
 mti PrintFormatted( "\n" );
 mti_VsimFree( array_val );
break;
case MTI TYPE RECORD:
 {
 int
                i;
 mtiSignalIdT * elem_list;
 mtiInt32T num elems;
 elem list = mti GetSignalSubelements( sigid, 0 );
 num_elems = mti_GetNumRecordElements( sigtype );
 mti_PrintFormatted( "\n" );
 for ( i = 0; i < num_elems; i++ ) {
  mti_PrintFormatted( "%*c", indent, ' ' );
  printValue( elem_list[i], mti_GetSignalType(elem_list[i]),
              indent+2);
 mti_VsimFree( elem_list );
break;
```

```
case MTI_TYPE_REAL:
    double real val;
    mti_GetSignalValueIndirect( sigid, &real_val );
    mti_PrintFormatted( " %g\n", real_val );
   break;
   case MTI_TYPE_TIME:
    mtiTime64T time_val;
    mti GetSignalValueIndirect( sigid, &time val );
    mti PrintFormatted( " [%d,%d]\n",
                       MTI_TIME64_HI32(time_val),
                       MTI_TIME64_LO32(time_val) );
   break;
  default:
   mti PrintMessage( "\n" );
   break;
}
static void checkValues ( void *inst info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
 signalInfoT *siginfo;
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( siginfo = inst data->sig info; siginfo; siginfo = siginfo->next ) {
   mti PrintFormatted( " Signal %s:", siginfo->name );
   printValue( siginfo->sigid, siginfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti GetSignalType( sigid );
 siginfo->next
                  = 0;
 return( siginfo );
static void initInstance( void * param )
 instanceInfoT * inst data;
 mtiSiqnalIdT siqid;
 signalInfoT * curr info;
 signalInfoT * siginfo;
  inst_data
                      = mti_Malloc( sizeof(instanceInfoT) );
```

```
inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst data->sig info == 0 ) {
        inst_data->sig_info = siginfo;
    else {
        curr_info->next = siginfo;
    curr info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                       (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
  mtiRegionIdT
                                /\!\!\!\!\!\!\!^{\star} The ID of the region in which this
                     region,
                                /* foreign architecture is instantiated.
                                /\star The last part of the string in the
  char
                                                                            */
                     *param,
                                /* foreign attribute.
                                                                            * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( initInstance, 0 );
```

## HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( 3 downto 0 ) of bit; type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real; type timearray is array( -1 to 0 ) of time; type rectype is record a : bit; b : integer; c : real; d : std logic; e : bitarray; end record; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 21; := 16.35; signal realsig : real signal timesig : time := 5 ns;signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "0110"; signal stdlogicarr : std\_logic\_vector( 1 to 4 ) := "01LH"; signal intarr : intarray := ( 10, 11, 12 ); signal realarr : realarray := ( 11.6, 101.22 ); signal timearr : timearray := ( 15 ns, 6 ns ); signal rec : rectype := ( '0', 1, 3.7, 'H', "1001" ); component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model; bitsiq <= not bitsig after 5 ns; intsig <= intsig + 1 after 5 ns; realsig <= realsig + 1.5 after 5 ns;</pre>

```
<= timesig + 1 ns after 5 ns;
  stdlogicsig <= not stdlogicsig after 5 ns;</pre>
  bitarr
             <= not bitarr after 5 ns;
  intarr(1) <= intarr(1) + 1 after 5 ns;</pre>
  intarr(2) <= intarr(2) + 1 after 5 ns;</pre>
  intarr(3) <= intarr(3) + 1 after 5 ns;</pre>
  realarr(1) <= realarr(1) + 0.5 after 5 ns;</pre>
  realarr(2) <= realarr(2) + 0.5 after 5 ns;</pre>
  timearr(-1) <= timearr(-1) + 1 ns after 5 ns;</pre>
  timearr(0) <= timearr(0) + 1 ns after 5 ns;</pre>
  stdlogicarr <= not stdlogicarr after 5 ns;</pre>
             <= not rec.a after 5 ns;
 rec.b
             <= rec.b + 1 after 5 ns;
             <= rec.c + 2.5 after 5 ns;
 rec.c
 rec.d
             <= not rec.d after 5 ns;
 rec.e
              <= not rec.e after 5 ns;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 10
# Time [0,6]:
   Signal bitsig: 0
  Signal intsig: 22
# Signal realsig: 17.85
# Signal timesig: [0,6]
# Signal stdlogicsig: 2
  Signal bitarr: '1' '0' '0'
                                 '1'
  Signal stdlogicarr: '1' '0' '1'
  Signal intarr: 11 12 13
  Signal realarr: 12.1 101.72
  Signal timearr: [0,16] [0,7]
#
#
  Signal rec:
#
       1
#
       2
#
       6.2
       2
       '0' '1' '1' '0'
VSIM 2> run 10
# Time [0,11]:
   Signal bitsig: 1
   Signal intsig: 23
  Signal realsig: 19.35
   Signal timesig: [0,7]
#
   Signal stdlogicsig: 3
Signal bitarr: '0' '1
                       '1' '1' '0'
   Signal stdlogicarr: '0' '1' '0' '1'
  Signal intarr: 12 13 14
  Signal realarr: 12.6 102.22
  Signal timearr: [0,17] [0,8]
  Signal rec:
#
       0
#
       3
#
       8.7
#
       3
       '1' '0' '0' '1'
#
# Time [0,16]:
   Signal bitsig: 0
#
#
  Signal intsig: 24
  Signal realsig: 20.85
  Signal timesig: [0,8]
  Signal stdlogicsig: 2
  Signal bitarr: '1' '0' '0'
                                 '1'
# Signal stdlogicarr: '1'
                             '0' '1' '0'
  Signal intarr: 13 14 15
```

```
# Signal realarr: 13.1 102.72
# Signal timearr: [0,18] [0,9]
# Signal rec:
# 1
# 4
# 11.2
# 2
# '0' '1' '1' '0'
VSIM 3> quit
```

## **Related Topics**

```
mti_TickLength()
mti_VsimFree()
```

# mti\_GetArrayVarValue()

Gets the value of a VHDL or SystemC variable of type array.

## **Syntax**

value = mti\_GetArrayVarValue( variable\_id, buffer )

## **Arguments**

Name	Туре	Description
variable_id	mtiVariableIdT	A handle to a VHDL or SystemC variable of type array
buffer	void *	A buffer into which the value is to be placed; OPTIONAL - can be NULL

### **Return Values**

Name	Type	Description
value	void *	A pointer to the value of the specified variable

## Description

mti\_GetArrayVarValue() returns the value of an array-type VHDL variable.

If the buffer parameter is NULL, then mti\_GetArrayVarValue() returns a pointer to the value, which should be treated as read-only data. (Changing the value pointed to by this pointer actually changes the variable's value.) This pointer must not be freed.

If the buffer parameter is not NULL, then mti\_GetArrayVarValue() copies the value into the buffer parameter and also returns a pointer to it. The appropriate length of the buffer parameter can be determined by calling mti\_TickLength() on the type of the array variable.

The array value is interpreted as follows:

For a subelement of type	The value should be cast to
Enum	(char *) if <= 256 values
	(mtiInt32T *) if $> 256$ values
Physical	(mtiInt32T *)
Real	(double *)
Scalar (Integer)	(mtiInt32T *)
Time	(mtiTime64T *)

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT_tag * next;
                    * name;
                       varid;
 mtiSignalIdT
                       typeid;
 mtiTypeIdT
} varInfoT;
typedef struct {
 varInfoT * var_info; /* List of variables. */
 mtiProcessIdT proc; /* Test process id. */
} instanceInfoT;
static void printValue( mtiVariableIdT varid, mtiTypeIdT vartype, int indent )
  switch ( mti GetTypeKind(vartype) ) {
  case MTI_TYPE_ENUM:
   case MTI TYPE PHYSICAL:
   case MTI TYPE SCALAR:
    mtiInt32T scalar_val;
     scalar val = mti GetVarValue( varid );
    mti_PrintFormatted( " %d\n", scalar_val );
   break;
   case MTI TYPE ARRAY:
    int
                   i:
    mtiInt32T num_elems;
mtiTypeIdT elem_type;
mtiTypeKindT elem_typekind;
     void * array_val;
     array val = mti GetArrayVarValue( varid, 0 );
     num_elems = mti_TickLength( vartype );
     elem_type = mti_GetArrayElementType( vartype );
     elem typekind = mti GetTypeKind( elem type );
     switch ( elem typekind ) {
      case MTI_TYPE_ENUM:
        char ** enum_values;
        enum_values = mti_GetEnumValues( elem_type );
        if ( mti TickLength( elem type ) > 256 ) {
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
         mti PrintFormatted( " %s", enum values[val[i]] );
        } else {
         char * val = array val;
         for ( i = 0; i < num elems; <math>i++ ) {
         mti PrintFormatted( " %s", enum_values[val[i]] );
        }
```

```
break;
  case MTI TYPE PHYSICAL:
  case MTI_TYPE_SCALAR:
   {
    mtiInt32T * val = array val;
    for (i = 0; i < num elems; i++) {
     mti_PrintFormatted( " %d", val[i] );
   break;
  case MTI TYPE ARRAY:
   mti PrintMessage( " ARRAY" );
   break;
  case MTI TYPE RECORD:
   mti_PrintMessage( " RECORD");
  case MTI TYPE REAL:
     double * val = array_val;
     for ( i = 0; i < num elems; <math>i++ ) {
      mti_PrintFormatted( " %g", val[i] );
   break;
  case MTI_TYPE_TIME:
   {
     mtiTime64T * val = array_val;
     for (i = 0; i < num elems; <math>i++) {
      mti PrintFormatted( " [%d,%d] ",
                         MTI_TIME64_HI32(val[i]),
                         MTI_TIME64_LO32(val[i]) );
   break;
  default:
   break;
 mti PrintFormatted( "\n" );
break;
case MTI TYPE RECORD:
 int
                i;
 mtiVariableIdT * elem list;
 elem list = mti GetVarSubelements( varid, 0 );
 num elems = mti GetNumRecordElements( vartype );
 mti_PrintFormatted( "\n" );
 for ( i = 0; i < num_elems; i++ ) {
  mti_PrintFormatted( "%*c", indent, ' ' );
  printValue( elem_list[i], mti_GetVarType(elem_list[i]),
             indent+2);
 mti_VsimFree( elem_list );
break;
case MTI_TYPE_REAL:
```

```
double real_val;
    mti GetVarValueIndirect( varid, &real val );
    mti_PrintFormatted( " %g\n", real_val );
   break;
   case MTI_TYPE_TIME:
    mtiTime64T time val;
    mti_GetVarValueIndirect( varid, &time_val );
    mti_PrintFormatted( " [%d,%d]\n",
                       MTI TIME64 HI32(time val),
                       MTI_TIME64_LO32(time_val) );
   break;
  default:
   mti PrintMessage( "\n" );
  }
}
static void checkValues( void *inst_info )
  instanceInfoT *inst data = (instanceInfoT *)inst info;
 varInfoT *varinfo;
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( varinfo = inst data->var info; varinfo; varinfo = varinfo->next ) {
   mti PrintFormatted( " Variable %s:", varinfo->name );
   printValue( varinfo->varid, varinfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
 varinfo
                 = (varInfoT *) mti Malloc( sizeof(varInfoT) );
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti_GetVarType( varid );
 varinfo->next = 0;
 return( varinfo );
static void initInstance( void * param )
 instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiVariableIdT varid;
              * curr info;
 varInfoT
 varInfoT
             * varinfo;
 inst_data
                     = mti_Malloc( sizeof(instanceInfoT) );
```

```
inst_data->var_info = 0;
  for ( procid = mti FirstProcess( mti GetTopRegion() );
        procid; procid = mti_NextProcess() ) {
   for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
   varinfo = setupVariable( varid );
    if ( inst_data->var_info == 0 ) {
        inst_data->var_info = varinfo;
    else {
        curr info->next = varinfo;
    curr_info = varinfo;
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                    *param,
                               /* The last part of the string in the
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type timearray is array( -1 to 0 ) of time;
  type rectype is record
   a : bit;
    b : integer;
    c : real;
    d : std logic;
    e : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
   variable bitsig : bit := '1';
   variable intsig
                        : integer := 21;
   variable realsig : real := 16.35;
variable timesig : time := 5 ns;
    variable stdlogicsig : std logic := 'H';
                      : bitarray := "0110";
    variable bitarr
    variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
   variable intarr : intarray := ( 10, 11, 12 );
variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
                        : rectype := ( '0', 1, 3.7, 'H', "1001" );
    variable rec
  begin
    bitsiq := not bitsiq;
```

```
intsig := intsig + 1;
realsig := realsig + 1.5;
timesig := timesig + 1 ns;
    stdlogicsig := not stdlogicsig;
    bitarr
               := not bitarr;
    intarr(1) := intarr(1) + 1;
    intarr(2) := intarr(2) + 1;
    intarr(3) := intarr(3) + 1;
    realarr(1) := realarr(1) + 0.5;
    realarr(2) := realarr(2) + 0.5;
    timearr(-1) := timearr(-1) + 1 ns;
    timearr(0) := timearr(0) + 1 ns;
    stdlogicarr := not stdlogicarr;
                := not rec.a;
    rec.a
    rec.b
rec.c
               := rec.b + 1;
               := rec.c + 2.5;
    rec.d
rec.e
               := not rec.d;
               := not rec.e;
    wait for 5 ns;
  end process;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,6]:
   Variable bitsig: 1
   Variable intsig: 23
  Variable realsig: 19.35
  Variable timesig: [0,7]
  Variable stdlogicsig: 3
  Variable bitarr: '0' '1'
                              '1'
  Variable stdlogicarr: '0' '1' '0'
                                       '1'
  Variable intarr: 12 13 14
   Variable realarr: 12.6 102.22
#
   Variable timearr: [0,17] [0,8]
#
#
   Variable rec:
#
#
       3
       8.7
       3
       '1'
            '0' '0' '1'
# Time [0,11]:
  Variable bitsig: 0
  Variable intsiq: 24
   Variable realsig: 20.85
   Variable timesig: [0,8]
   Variable stdlogicsig:
#
   Variable bitarr: '1'
                         '0'
                               '0'
   Variable stdlogicarr: '1' '0'
   Variable intarr: 13 14 15
  Variable realarr: 13.1 102.72
  Variable timearr: [0,18] [0,9]
  Variable rec:
       1
#
       4
       11.2
       '0' '1' '1' '0'
VSIM 2> quit
```

## **Related Topics**

mti\_VsimFree()

# mti\_GetCallingRegion()

Gets the current elaboration region during elaboration or the region of the currently active process or signal resolution function or the current environment during simulation.

## **Syntax**

region\_id = mti\_GetCallingRegion()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the calling region

## **Description**

During elaboration, mti\_GetCallingRegion() returns the region ID of the current elaboration region. During simulation, mti\_GetCallingRegion() returns the region ID of the currently active process or signal resolution function context. If there is currently no active process or signal resolution function, mti\_GetCallingRegion() returns the region ID of the current environment set by the environment command.

A foreign subprogram can call mti\_GetCallingRegion() to determine the region in which the process containing the subprogram call resides.

The region ID returned by mti\_GetCallingRegion() can be a VHDL, Verilog, or SystemC region. You can use a handle to a Verilog region with PLI functions to obtain information about or access objects in the Verilog region.

At the beginning of time zero and during the time that the Load Done callback functions are called, the calling region is the last non-foreign region that was elaborated.

```
#include <mti.h>
void doProc( void )
 char *
                 region name;
 mtiRegionIdT
               regid;
 regid = mti GetCallingRegion();
 region name = mti GetRegionFullName( regid );
 mti PrintFormatted( "Time [%d,%d]: doProc Procedure: "
                     "Calling region is %s\n",
                     mti_NowUpper(), mti_Now(), region_name );
 mti_VsimFree( region_name );
static void checkEnv( void )
 char *
                 region_name;
 mtiRegionIdT
                 regid;
 regid = mti GetCallingRegion();
 region_name = mti_GetRegionFullName( regid );
 mti PrintFormatted( "Time [%d,%d]: checkEnv Function: "
                     "Calling region is %s\n",
                     mti_NowUpper(), mti_Now(), region_name );
 mti VsimFree( region name );
static void checkRegion (void)
 char *
                  region_name;
 mtiRegionIdT
                 regid;
 regid = mti_GetCallingRegion();
 region_name = mti_GetRegionFullName( regid );
 mti_PrintFormatted( "Time [%d,%d]: checkRegion Function: "
                     "Calling region is %s\n",
                     mti NowUpper(), mti Now(), region name );
 mti_VsimFree( region_name );
static void initInstance( void * param )
                 region_name;
 char *
 mtiProcessIdT
                 procid;
 mtiRegionIdT
                 regid;
 regid = mti_GetCallingRegion();
 region_name = mti_GetRegionFullName( regid );
 mti PrintFormatted( "Load Done Callback Function: Calling region is %s\n",
                     region name );
 mti_VsimFree( region_name );
 procid = mti_CreateProcess( "Test Process", checkRegion, 0 );
```

```
mti_ScheduleWakeup( procid, 10 );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                              /* foreign architecture is instantiated.
  char
                    *param,
                              /* The last part of the string in the
                               /* foreign attribute.
                                                                         * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
              region_name;
  char *
 mtiRegionIdT regid;
 mti_PrintFormatted( "Foreign Init Function:\n" );
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( " Region parameter is %s\n", region_name );
  mti_VsimFree( region_name );
  regid = mti_GetCallingRegion();
  region name = mti GetRegionFullName( regid );
  mti PrintFormatted( " Calling region is %s\n", region name );
 mti_VsimFree( region_name );
  mti AddLoadDoneCB( initInstance, 0 );
  mti_AddEnvCB( checkEnv, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
begin
end a;
package for pkg is
  procedure test proc;
  attribute foreign of test proc : procedure is "doProc for model.sl;";
end for pkg;
package body for pkg is
  procedure test proc is
    begin
    end;
end for pkg;
use work.for pkg.all;
entity lower is
end lower;
architecture level of lower is
begin
  p1 : process
   begin
     test_proc;
      wait for 15 ns;
    end process;
end level;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
  component lower
  end component;
  for all : lower use entity work.lower(level);
```

```
begin
      linst1 : lower;
      linst2 : lower;
      finst : for model;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.for pkg(body)
    # Loading ./for model.sl
    # Loading work.top(a)
    # Loading work.lower(level)
    # Loading work.for model(a)
    # Foreign Init Function:
       Region parameter is /top/finst
       Calling region is /top/finst
    # Time [0,0]: checkEnv Function: Calling region is /top/linst2
    # Load Done Callback Function: Calling region is /top/linst2
    # Time [0,0]: doProc Procedure: Calling region is /top/linst2
    # Time [0,0]: doProc Procedure: Calling region is /top/linst1
    VSIM 2> env
    # sim:/top
    VSIM 3> env finst
    # Time [0,0]: checkEnv Function: Calling region is /top/finst
    # sim:/top/finst
    VSIM 4> run 10
    # Time [0,10]: checkRegion Function: Calling region is /top
    VSIM 5> env
    # sim:/top/finst
    VSIM 6> env /top
    # Time [0,10]: checkEnv Function: Calling region is /top
    # sim:/top
    VSIM 7> run 10
    # Time [0,15]: doProc Procedure: Calling region is /top/linst2
    # Time [0,15]: doProc Procedure: Calling region is /top/linst1
    VSIM 8> env
    # sim:/top
    VSIM 9> env linst1
    # Time [0,20]: checkEnv Function: Calling region is /top/linst1
    # sim:/top/linst1
    VSIM 10> run 15
    # Time [0,30]: doProc Procedure: Calling region is /top/linst2
    # Time [0,30]: doProc Procedure: Calling region is /top/linst1
    VSIM 11> quit
```

## **Related Topics**

mti\_VsimFree()

# mti\_GetCheckpointFilename()

Gets the name of the current checkpoint file.

## **Syntax**

filename = mti\_GetCheckpointFilename()

### **Arguments**

None

### **Return Values**

Name	Type	Description
filename	char *	A pointer to the name of the current checkpoint file

## **Description**

mti\_GetCheckpointFilename() returns the filename specified with the most recent checkpoint or restore command. A NULL is returned if no checkpoint or restore command has been given.

You must not free the returned pointer.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
  mti_SaveString( inst_info );
  mti PrintFormatted( "Checkpoint filename is %s\n",
                     mti_GetCheckpointFilename() );
void restoreCallback( void * param )
 char * inst info = (char *)param;
  strcpy( inst_info, mti_RestoreString() );
  mti_PrintFormatted( "Restored instance info \"%s\"\n", instance_info );
  mti PrintFormatted( "Checkpoint filename is %s\n",
                     mti GetCheckpointFilename() );
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
  {\tt mtiInterfaceListT} *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance info, param );
  mti AddSaveCB( saveCallback, instance info );
  mti_AddRestoreCB( restoreCallback, instance_info );
  mti_AddQuitCB( cleanupCallback, instance_info );
  mti AddRestartCB( cleanupCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
 attribute foreign of a : architecture is
    "initForeign for model.sl; for model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for_model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint my checkpoint.file
# Saving instance info "for_model"
# Checkpoint filename is my checkpoint.file
VSIM 3> run 30
VSIM 4> checkpoint my other cp.file
# Saving instance info "for model"
# Checkpoint filename is my other cp.file
VSIM 5> run 40
VSIM 6> restore my checkpoint.file
# Loading checkpoint/restore data from file "my_checkpoint.file"
# Checkpoint created Fri Jun 23 10:18:12 2000
# Restoring state at time 20 ns, iteration 1
# Restored instance info "for model"
# Checkpoint filename is my checkpoint.file
VSIM 7> run 10
VSIM 8> quit
# Cleaning up...
```

# mti\_GetCurrentRegion()

Gets the current elaboration region during elaboration or the current environment during simulation.

## **Syntax**

region\_id = mti\_GetCurrentRegion()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the current region

## **Description**

During elaboration, mti\_GetCurrentRegion() returns the region ID of the current elaboration region. During simulation, mti\_GetCurrentRegion() returns the region ID of the current environment set by the environment command.

The region ID returned by mti\_GetCurrentRegion() can be either a VHDL, Verilog, or SystemC region. A handle to a Verilog region can be used with PLI functions to obtain information about or access objects in the Verilog region.

```
#include <mti.h>
void doProc( void )
 char *
                 region name;
 mtiRegionIdT
               regid;
 regid = mti GetCurrentRegion();
 region name = mti GetRegionFullName( regid );
 mti PrintFormatted( "Time [%d,%d]: doProc Procedure: "
                     "Current region is %s\n",
                     mti_NowUpper(), mti_Now(), region_name );
 mti_VsimFree( region_name );
static void checkEnv( void )
 char *
                  region_name;
 mtiRegionIdT
                 regid;
 regid = mti GetCurrentRegion();
 region_name = mti_GetRegionFullName( regid );
 mti PrintFormatted( "Time [%d,%d]: checkEnv Function: "
                     "Current region is %s\n",
                     mti_NowUpper(), mti_Now(), region_name );
 mti VsimFree( region name );
static void checkRegion (void )
 char *
                  region_name;
 mtiRegionIdT
                 regid;
 regid = mti_GetCurrentRegion();
 region_name = mti_GetRegionFullName( regid );
 mti_PrintFormatted( "Time [%d,%d]: checkRegion Function: "
                     "Current region is %s\n",
                     mti NowUpper(), mti Now(), region name );
 mti_VsimFree( region_name );
static void initInstance( void * param )
                 region_name;
 char *
 mtiProcessIdT
                 procid;
 mtiRegionIdT
                 regid;
 regid = mti_GetCurrentRegion();
 region_name = mti_GetRegionFullName( regid );
 mti PrintFormatted( "Load Done Callback Function: Current region is %s\n",
                     region name );
 mti_VsimFree( region_name );
 procid = mti_CreateProcess( "Test Process", checkRegion, 0 );
```

```
mti_ScheduleWakeup( procid, 10 );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                    *param,
                              /* The last part of the string in the
                               /* foreign attribute.
                                                                         * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
              region_name;
  char *
 mtiRegionIdT regid;
 mti_PrintFormatted( "Foreign Init Function:\n" );
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( " Region parameter is %s\n", region_name );
  mti_VsimFree( region_name );
  regid = mti_GetCurrentRegion();
  region name = mti GetRegionFullName( regid );
  mti PrintFormatted( " Current region is %s\n", region name );
 mti_VsimFree( region_name );
  mti AddLoadDoneCB( initInstance, 0 );
  mti_AddEnvCB( checkEnv, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
begin
end a;
package for pkg is
  procedure test proc;
  attribute foreign of test proc : procedure is "doProc for model.sl;";
end for pkg;
package body for pkg is
  procedure test proc is
    begin
    end;
end for pkg;
use work.for pkg.all;
entity lower is
end lower;
architecture level of lower is
begin
  p1 : process
   begin
     test_proc;
      wait for 15 ns;
    end process;
end level;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
  component lower
  end component;
  for all : lower use entity work.lower(level);
```

```
begin
  linst1 : lower;
  linst2 : lower;
  finst : for_model;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.for pkg(body)
# Loading ./for model.sl
# Loading work.top(a)
# Loading work.lower(level)
# Loading work.for_model(a)
# Foreign Init Function:
   Region parameter is /top/finst
    Current region is /top/finst
# Time [0,0]: checkEnv Function: Current region is /top
# Load Done Callback Function: Current region is /top
VSIM 1> run 0
# Time [0,0]: doProc Procedure: Current region is /top
# Time [0,0]: doProc Procedure: Current region is /top
VSIM 2> env
# sim:/top
VSIM 3> env finst
# Time [0,0]: checkEnv Function: Current region is /top/finst
# sim:/top/finst
VSIM 4> run 10
# Time [0,10]: checkRegion Function: Current region is /top/finst
VSIM 5> env
# sim:/top/finst
VSIM 6> env /top
# Time [0,10]: checkEnv Function: Current region is /top
# sim:/top
VSIM 7> run 10
# Time [0,15]: doProc Procedure: Current region is /top
# Time [0,15]: doProc Procedure: Current region is /top
VSIM 8> env
# sim:/top
VSIM 9> env linst1
# Time [0,20]: checkEnv Function: Current region is /top/linst1
# sim:/top/linst1
VSIM 10> run 15
# Time [0,30]: doProc Procedure: Current region is /top/linst1
# Time [0,30]: doProc Procedure: Current region is /top/linst1
VSIM 11> env
# sim:/top/linst1
VSIM 12> quit
```

## **Related Topics**

mti\_VsimFree()

## mti\_GetDriverNames()

Gets the names of all drivers on a VHDL signal.

## **Syntax**

driver\_names = mti\_GetDriverNames( signal\_id, length )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal
length	mtiInt32T *	Returns the number of names in the returned name array

#### **Return Values**

Name	Type	Description
driver_names	char **	A pointer to a NULL-terminated array of the names of the signal's drivers

## **Description**

mti\_GetDriverNames() returns a NULL-terminated array of the names of the drivers that are driving values onto the specified signal. The simulator returns the number of names in the array in the length parameter. If there is an error, or if the signal is in a nodebug region, or if the type of the signal is not a scalar enumeration type, then the simulator sets the length parameter to zero and returns a NULL. You must not free the returned array and character strings. The driver names are valid only until the next call to mti\_GetDriverNames().

You can use mti\_GetDriverNames() in conjunction with mti\_GetDriverValues() because the arrays returned from each function are in the same order; therefore, each driver name can be associated with a value.

mti\_GetDriverNames() returns the same information as the driver name part of the output of the drivers command.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD_LOGIC_X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD_LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
  char * signame;
  mtiProcessIdT procid;
  mtiSignalIdT sigid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD LOGIC X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD_LOGIC_1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case STD_LOGIC_W: retval = "'W'"; break; case STD_LOGIC_L: retval = "'L'"; break; case STD_LOGIC_H: retval = "'H'"; break;
    case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void checkSignal( void * param )
                ** drv_names;
  char
               * drv_values;
  instanceInfoT * inst = (instanceInfoT*)param;
  int
                  i;
  mtiInt32T
                 names length;
 mtiInt32T
                 sigval;
  mtiInt32T
                  values_length;
  sigval = mti GetSignalValue( inst->sigid );
  mti PrintFormatted( "Time [%d,%d] delta %d:\n Signal %s is %s\n",
                      mti NowUpper(), mti Now(), mti Delta(),
                      inst->signame, convertStdLogicValue( sigval ) );
```

```
mti_PrintFormatted( " Drivers:\n" );
 drv names = mti GetDriverNames( inst->sigid, &names length );
 drv_values = mti_GetDriverValues( inst->sigid, &values_length );
  for (i = 0; i < names length; <math>i++) {
     mti PrintFormatted( " %s : %s\n",
                       convertStdLogicValue(drv_values[i]),
                       drv_names[i] );
  }
 mti_ScheduleWakeup( inst->procid, 5 );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                   region,
                             /* The ID of the region in which this
                             /\star foreign architecture is instantiated.
  char
                             /* The last part of the string in the
                                                                     */
                   *param,
                             /* foreign attribute.
                                                                     * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 instanceInfoT * inst;
                 = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
 inst
                = mti_FindSignal( "/top/s1" );
 inst->sigid
 inst->signame = mti GetSignalName( inst->sigid );
 inst->procid
                = mti_CreateProcess( "checkSignal", checkSignal, inst );
 mti ScheduleWakeup( inst->procid, 1 );
 mti AddQuitCB( cleanupCallback, inst );
 mti_AddRestartCB( cleanupCallback, inst );
```

```
library ieee;
use ieee.std logic 1164.all;
entity lower is
 port ( pt : INOUT std logic := '0' );
end lower;
architecture a of lower is
begin
  p0 : process
    begin
      pt <= '1';
      wait for 5 ns;
     pt <= 'L';
     wait for 5 ns;
     pt <= 'W';
     wait for 5 ns;
    end process;
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : std logic := '0';
  component lower
    port ( pt : INOUT std logic );
  end component;
begin
  p1 : process
    begin
      s1 <= 'H';
     wait for 5 ns;
     s1 <= 'L';
     wait for 5 ns;
      s1 <= 'X';
      wait for 5 ns;
    end process;
  p2 : process
    begin
      s1 <= '1';
      wait for 5 ns;
      s1 <= '0';
      wait for 5 ns;
      s1 <= 'W';
      wait for 5 ns;
    end process;
```

# FLI Function Definitions mti\_GetDriverNames()

```
inst1 : lower port map ( s1 );
end a;
```

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.lower(a)
# Loading ./for model.sl
VSIM 1> run 1
# Time [0,1] delta 0:
# Signal s1 is '1'
# Drivers:
  '1' : /top/inst1/p0
   '1' : /top/p2
   'H' : /top/p1
VSIM 2> drivers /top/s1
# Drivers for /top/s1:
# 1 : Signal /top/s1
    1 : Driver /top/inst1/p0
     1 : Driver /top/p2
    H : Driver /top/p1
VSIM 3> run 5
# Time [0,6] delta 0:
# Signal s1 is '0'
# Drivers:
   'L' : /top/inst1/p0
    '0' : /top/p2
  'L' : /top/p1
VSIM 4> drivers /top/s1
# Drivers for /top/s1:
# 0 : Signal /top/s1
    L : Driver /top/inst1/p0
    0 : Driver /top/p2
#
    L : Driver /top/p1
VSIM 5> run 5
# Time [0,11] delta 0:
# Signal s1 is 'X'
# Drivers:
   'W' : /top/inst1/p0
  'W' : /top/p2
  'X' : /top/p1
VSIM 6> drivers /top/s1
# Drivers for /top/s1:
# X : Signal /top/s1
    W : Driver /top/inst1/p0
    W : Driver /top/p2
#
    X : Driver /top/p1
VSIM 7> quit
# Cleaning up...
```

## **Related Topics**

mti\_VsimFree()

# mti\_GetDriverSubelements()

Gets the subelements of a composite driver.

# **Syntax**

driver\_list = mti\_GetDriverSubelements( driver\_id, buffer )

## **Arguments**

Name	Туре	Description
driver_id	mtiDriverIdT	A handle to an array-type driver
buffer	mtiDriverIdT *	A buffer into which the subelement driver IDs are to be placed;
		OPTIONAL - can be NULL

## **Return Values**

Name	Type	Description
driver_list	mtiDriverIdT *	A pointer to an array of driver IDs for each of the subelements of the specified array-type driver or NULL if the specified driver is not of an array type

# **Description**

mti\_GetDriverSubelements() returns an array of driver IDs for each of the subelements of the specified array-type driver.

If the buffer parameter is NULL, then mti\_GetDriverSubelements() allocates memory for the value and returns a pointer to it. The caller is responsible for freeing the returned pointer with mti\_VsimFree().

If the buffer parameter is not NULL, then mti\_GetDriverSubelements() copies the value into the buffer parameter and also returns the buffer parameter.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD_LOGIC_U,
  STD LOGIC X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD_LOGIC_L,
  STD LOGIC H,
  STD LOGIC D
} standardLogicType;
typedef struct {
  mtiSignalIdT sigid;
  mtiDriverIdT * drv_elems;
                 index;
  int
                  num elems;
} instanceInfoT;
char * convertStdLogicValue( char sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD_LOGIC_X: retval = "'X'"; break;
    case STD_LOGIC_0: retval = "'0'"; break;
    case STD_LOGIC_1: retval = "'1'"; break; case STD_LOGIC_Z: retval = "'Z'"; break; case STD_LOGIC_W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break;
    case STD_LOGIC_H: retval = "'H'"; break;
    case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void driveSignal( void * param )
                 * region name;
  char
  char
                 * sigval;
  instanceInfoT * inst = (instanceInfoT*)param;
                   i:
  region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid));
          = (char *)mti GetArraySignalValue( inst->sigid, 0 );
  mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is {",
                      mti NowUpper(), mti Now(), mti Delta(),
                      region name, mti GetSignalName( inst->sigid ) );
  for ( i = 0; i < inst->num_elems; i++ ) {
```

```
mti_PrintFormatted( " %s", convertStdLogicValue( sigval[i] ) );
  mti PrintFormatted( " }\n" );
  switch ( sigval[inst->index] ) {
    case STD LOGIC U: siqval[inst->index] = STD LOGIC X; break;
   case STD LOGIC X: sigval[inst->index] = STD LOGIC 0; break;
   case STD_LOGIC_0: sigval[inst->index] = STD_LOGIC_1; break;
    case STD LOGIC 1: sigval[inst->index] = STD LOGIC Z; break;
    case STD_LOGIC_Z: sigval[inst->index] = STD_LOGIC_W; break;
   case STD_LOGIC_W: sigval[inst->index] = STD_LOGIC_L; break;
case STD_LOGIC_L: sigval[inst->index] = STD_LOGIC_H; break;
case STD_LOGIC_H: sigval[inst->index] = STD_LOGIC_D; break;
    case STD_LOGIC_D: sigval[inst->index] = STD_LOGIC_U; break;
    default: sigval[inst->index] = STD LOGIC U; break;
  mti ScheduleDriver( inst->drv elems[inst->index], siqval[inst->index],
                      5, MTI INERTIAL );
  inst->index++;
    if ( inst->index >= inst->num_elems ) {
    inst->index = 0;
  mti VsimFree( region name );
  mti VsimFree( sigval );
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                                /* The ID of the region in which this
                      region,
                                /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                                                                             * /
                     *param,
                                                                             */
                                /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  instanceInfoT * inst;
  mtiDriverIdT drvid;
  mtiProcessIdT procid;
                   = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
                  = mti FindSignal( "/top/s1" );
  inst->siqid
          = mti_CreateDriver( inst->sigid );
  drvid
  inst->drv_elems = mti_GetDriverSubelements( drvid, 0 );
  inst->num elems = mti TickLength( mti GetSignalType( inst->sigid ));
  inst->index
                = 0;
                   = mti CreateProcess( "sigDriver", driveSignal, inst );
  mti Sensitize( procid, inst->siqid, MTI EVENT );
  mti_ScheduleWakeup( procid, 0 );
  mti_SetDriverOwner( drvid, procid );
  mti AddQuitCB( cleanupCallback, inst );
  mti_AddRestartCB( cleanupCallback, inst );
```

# Cleaning up...

```
}
HDL code
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic vector( 3 downto 0 ) := "0000";
    begin
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 50
    # Time [0,0] delta 1: Signal /top/s1 is { '0' '0' '0' '0'
    # Time [0,5] delta 0: Signal /top/s1 is { '1' '0' '0' '0'
    # Time [0,10] delta 0: Signal /top/s1 is { '1' '1' '0' '0'
    # Time [0,15] delta 0: Signal /top/s1 is { '1' '1' '1' '0'
    \# Time [0,25] delta 0: Signal /top/s1 is { 'Z' '1' '1' '1'
    \# Time [0,30] delta 0: Signal /top/s1 is \{
                                              'Z' 'Z' '1' '1'
    \# Time [0,35] delta 0: Signal /top/s1 is { 'Z' 'Z' 'Z' '1'
    # Time [0,40] delta 0: Signal /top/s1 is {
                                              'Z' 'Z' 'Z' 'Z'
    # Time [0,45] delta 0: Signal /top/s1 is {
                                              'W' 'Z' 'Z' 'Z'
    # Time [0,50] delta 0: Signal /top/s1 is \{ \ 'W' \ 'W' \ 'Z' \ 'Z' \ 
    VSIM 2> quit
```

# mti\_GetDriverValues()

Gets the values of all drivers on a VHDL signal.

## **Syntax**

value = mti\_GetDriverValues( signal\_id, length )

## **Arguments**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal
length	mtiInt32T *	Returns the number of elements in the returned value array

## **Return Values**

Name	Туре	Description
value	char *	A pointer to a statically allocated array of std_logic driver values

## **Description**

mti\_GetDriverValues() returns the values of drivers for the specified signal. The returned pointer is a pointer to statically allocated memory; therefore, you must not free this pointer. The simulator returns the array element count in the length parameter. If there is an error, or if the signal is in a nodebug region, or if the type of the signal is not a scalar enumeration type, then the simulator sets the length parameter to zero and returns no values. The values in the array are overwritten on each call to mti\_GetDriverValues().

You can use mti\_GetDriverValues() can be used in conjunction with mti\_GetDriverNames() because the arrays returned from each function are in the same order; therefore, each driver value can be associated with a name.

mti\_GetDriverValues() returns the same information as the driver value part of the output of the drivers command.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD_LOGIC_X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD_LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
  char * signame;
  mtiProcessIdT procid;
  mtiSignalIdT sigid;
} instanceInfoT;
char * convertStdLogicValue( char sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD LOGIC X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD_LOGIC_1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case SID_LOGIC_Z: retval = "'Z'"; break;
case STD_LOGIC_W: retval = "'W'"; break;
case STD_LOGIC_L: retval = "'L'"; break;
case STD_LOGIC_H: retval = "'H'"; break;
case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void checkSignal( void * param )
                 ** drv_names;
  char
                * drv_values;
  instanceInfoT * inst = (instanceInfoT*)param;
  int
                   i;
                  names_length;
  mtiInt32T
  mtiInt32T
                  sigval;
  mtiInt32T
                   values_length;
  sigval = mti GetSignalValue( inst->sigid );
  mti PrintFormatted( "Time [%d,%d] delta %d:\n Signal %s is %s\n",
                        mti NowUpper(), mti Now(), mti Delta(),
                        inst->signame, convertStdLogicValue( sigval ) );
```

```
mti_PrintFormatted( " Drivers:\n" );
 drv names = mti GetDriverNames( inst->sigid, &names length );
 drv_values = mti_GetDriverValues( inst->sigid, &values_length );
  for (i = 0; i < names length; <math>i++) {
     mti PrintFormatted( " %s : %s\n",
                       convertStdLogicValue(drv_values[i]),
                       drv_names[i] );
  }
 mti_ScheduleWakeup( inst->procid, 5 );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                             /* The ID of the region in which this
                   region,
                             /\star foreign architecture is instantiated.
  char
                             /* The last part of the string in the
                                                                     */
                   *param,
                             /* foreign attribute.
                                                                     * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 instanceInfoT * inst;
  inst
                 = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
                = mti_FindSignal( "/top/s1" );
 inst->sigid
 inst->signame = mti GetSignalName( inst->sigid );
 inst->procid
                = mti_CreateProcess( "checkSignal", checkSignal, inst );
 mti ScheduleWakeup( inst->procid, 1 );
 mti AddQuitCB( cleanupCallback, inst );
 mti AddRestartCB( cleanupCallback, inst );
```

```
library ieee;
use ieee.std logic 1164.all;
entity lower is
 port ( pt : INOUT std logic := '0' );
end lower;
architecture a of lower is
begin
  p0 : process
    begin
      pt <= '1';
      wait for 5 ns;
     pt <= 'L';
     wait for 5 ns;
     pt <= 'W';
     wait for 5 ns;
    end process;
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : std logic := '0';
  component lower
    port ( pt : INOUT std logic );
  end component;
begin
  p1 : process
    begin
      s1 <= 'H';
     wait for 5 ns;
     s1 <= 'L';
     wait for 5 ns;
      s1 <= 'X';
     wait for 5 ns;
    end process;
  p2 : process
    begin
      s1 <= '1';
      wait for 5 ns;
      s1 <= '0';
      wait for 5 ns;
      s1 <= 'W';
      wait for 5 ns;
    end process;
```

```
inst1 : lower port map ( s1 );
end a;
```

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.lower(a)
# Loading ./for model.sl
VSIM 1> run 1
# Time [0,1] delta 0:
# Signal s1 is '1'
# Drivers:
# '1' : /top/inst1/p0
  '1' : /top/p2
  'H' : /top/p1
VSIM 2> drivers /top/s1
# Drivers for /top/s1:
# 1 : Signal /top/s1
    1 : Driver /top/inst1/p0
    1 : Driver /top/p2
    H : Driver /top/p1
VSIM 3> run 5
# Time [0,6] delta 0:
# Signal s1 is '0'
# Drivers:
   'L' : /top/inst1/p0
   '0' : /top/p2
  'L' : /top/p1
VSIM 4> drivers /top/s1
# Drivers for /top/s1:
# 0 : Signal /top/s1
   L : Driver /top/inst1/p0
    0 : Driver /top/p2
#
   L : Driver /top/p1
VSIM 5> run 5
# Time [0,11] delta 0:
# Signal s1 is 'X'
# Drivers:
   'W' : /top/inst1/p0
  'W' : /top/p2
  'X' : /top/p1
VSIM 6> drivers /top/s1
# Drivers for /top/s1:
# X : Signal /top/s1
    W : Driver /top/inst1/p0
    W : Driver /top/p2
#
    X : Driver /top/p1
VSIM 7> quit
# Cleaning up...
```

# mti\_GetDrivingSignals()

Gets a handle to all of the VHDL or SystemC signals driving a signal.

## **Syntax**

signal\_list = mti\_GetDrivingSignals( signal\_name )

## **Arguments**

Name	Туре	Description
signal_name	char *	The name of the signal for which the driving signals are to be found

## **Return Values**

Name	Туре	Description
signal_list	mtiSignalIdT *	A NULL-terminated array of driving signal IDs for the specified signal or NULL if there is an error or no drivers are found

# **Description**

mti\_GetDrivingSignals() returns a NULL-terminated array of driving signal IDs for the specified signal. The signal is specified by name using either a full hierarchical name or a relative name. A relative name is relative to the region set by the environment command. The default is the top-level VHDL or SystemC region.

The caller is responsible for freeing the returned pointer with mti\_VsimFree().

mti\_GetDrivingSignals() returns the same signal IDs as those used by the drivers command to generate the signal part of its output.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD_LOGIC_X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD_LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
  char *
                  signame;
  mtiSignalIdT sigid;
  mtiProcessIdT procid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD LOGIC X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD_LOGIC_1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case SID_LOGIC_Z: retval = "'Z'"; break;
case STD_LOGIC_W: retval = "'W'"; break;
case STD_LOGIC_L: retval = "'L'"; break;
case STD_LOGIC_H: retval = "'H'"; break;
case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void checkSignal( void * param )
  char
                * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
                    i;
                    sigval;
  mtiInt32T
  mtiSignalIdT * drv signals;
  sigval = mti_GetSignalValue( inst->sigid );
  mti PrintFormatted( "Time [%d,%d] delta %d:\n Signal %s is %s\n",
                        mti NowUpper(), mti Now(), mti Delta(),
                        inst->signame, convertStdLogicValue( sigval ) );
  mti_PrintFormatted( " Driving Signals for %s:\n", inst->signame );
```

```
drv signals = mti GetDrivingSignals( inst->signame );
  for ( i = 0; drv_signals[i]; i++ ) {
  region name =
    mti_GetRegionFullName( mti_GetSignalRegion( drv_signals[i] ));
   mti PrintFormatted( " %s/%s\n", region name,
                     mti GetSignalName( drv signals[i] ) );
  mti_VsimFree( region_name );
  mti ScheduleWakeup( inst->procid, 5 );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
                              /* The last part of the string in the
  char
                    *param,
                              /* foreign attribute.
                                                                        */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instanceInfoT * inst;
                 = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  inst->signame = "/top/s1";
  inst->sigid = mti FindSignal( inst->signame );
 inst->procid = mti_CreateProcess( "checkSignal", checkSignal, inst );
 mti_ScheduleWakeup( inst->procid, 1 );
 mti AddQuitCB( cleanupCallback, inst );
  mti_AddRestartCB( cleanupCallback, inst );
```

```
library ieee;
use ieee.std logic 1164.all;
entity lower is
 port ( pt1 : OUT std logic := '0';
        pt2 : IN std logic
end lower;
architecture a of lower is
begin
 pt1 <= pt2 after 5 ns;
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : std_logic := '0';
  signal s2 : std_logic := '0';
  component lower
   port (pt1 : OUT std logic;
          pt2 : IN std logic
         );
  end component;
begin
  s2 <= not s2 after 5 ns;
  s1 <= s2 after 5 ns;
  p1 : process
   begin
     s1 <= 'H';
      wait for 5 ns;
      s1 <= 'L';
      wait for 5 ns;
      s1 <= 'W';
      wait for 5 ns;
    end process;
  inst1 : lower port map ( s1, s2 );
end a;
```

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.lower(a)
# Loading ./for model.sl
VSIM 1> run 1
# Time [0,1] delta 0:
# Signal /top/s1 is '0'
# Driving Signals for /top/s1:
#
      /top/s1
VSIM 2> drivers /top/s1
# Drivers for /top/s1:
# 0 : Signal /top/s1
    0 : Driver /top/inst1/line 14
    H : Driver /top/p1
     0 : Driver /top/line 39
VSIM 3> run 5
# Time [0,6] delta 0:
# Signal /top/s1 is '0'
# Driving Signals for /top/s1:
       /top/s1
VSIM 4> drivers /top/s1
# Drivers for /top/s1:
# 0 : Signal /top/s1
     0 : Driver /top/inst1/line__14
        1 at 10 ns
   L : Driver /top/p1
     0 : Driver /top/line 39
         1 at 10 ns
VSIM 5> quit
# Cleaning up...
```

# mti\_GetEnumValues()

Gets the values of an enumeration type.

## **Syntax**

enum\_values = mti\_GetEnumValues( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC
		enumeration type

## **Return Values**

Name	Type	Description
enum_values	char **	A pointer to an array of enumeration literals for the specified enumeration type or NULL if the specified type is not an enumeration type

# **Description**

mti\_GetEnumValues() returns a pointer to an array of enumeration literals for the specified enumeration type or NULL if the specified type is not an enumeration type. You must not free the returned pointer. You can find the number of elements in the array by calling mti\_TickLength() on the enumeration type. The first element in the array is the left-most value of the enumeration type.

# **Examples**

## **Array Looping Example**

Suppose you have VHDL enumerated types: days, week, and reverse. Your FLI code might contain a signal or variable whose mtiTypeIdTvariable, my\_type, is of type week or reverse. The for loop uses mti\_TickLow() and mti\_TickHigh() to access the array elements of enum — the values of the enumerated type named my\_type.

## VHDL Enumerated Types (code snippet):

```
Type days is (Sun, Mon, Tue, Wed, Thu, Fri, Sat);
Subtype week is days range Mon to Fri;
Subtype reverse is days Fri downto Mon;
```

## **FLI** code snippet

```
mtiTypeIdT my_type = mti_GetSignalType(sigid); /* type of the signal */
/* or */
mtiTypeIdT my_type = mti_GetVarType(varid); /* type of the variable */
char ** enums = mti_GetEnumValues(my_type);
int i;

for (i = mti_TickLow(my_type); i <= mti_TickHigh(my_type); i++) {
    mti_PrintFormatted("enum %d is %s\n", i, enums[i]);
}</pre>
```

```
#include <mti.h>
typedef struct signalInfoT_tag {
 struct signalInfoT tag * next;
                       * name;
 mtiSignalIdT
                         sigid;
 mtiTypeIdT
                         typeid;
} signalInfoT;
typedef struct {
 signalInfoT * sig info;
                             /* List of signals. */
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue( mtiSignalIdT sigid, mtiTypeIdT sigtype, int indent )
  switch ( mti GetTypeKind(sigtype) ) {
  case MTI_TYPE_ENUM:
    char ** enum_values;
    mtiInt32T scalar_val;
    scalar val = mti GetSignalValue( sigid );
    enum values = mti GetEnumValues( sigtype );
    mti_PrintFormatted( " %s\n", enum_values[scalar_val] );
   break;
   case MTI TYPE PHYSICAL:
   case MTI TYPE SCALAR:
    {
    mtiInt32T scalar val;
    scalar val = mti GetSignalValue( sigid );
    mti_PrintFormatted( " %d\n", scalar_val );
   break;
   case MTI TYPE ARRAY:
    {
    int
                  i;
    mtiInt32T
    mtiInt32T num_elems;
mtiTypeIdT elem_type;
    mtiTypeKindT elem typekind;
            * array_val;
    array val = mti GetArraySignalValue( sigid, 0 );
    num_elems = mti_TickLength( sigtype );
    elem_type = mti_GetArrayElementType( sigtype );
     elem typekind = mti GetTypeKind( elem type );
     switch ( elem typekind ) {
     case MTI_TYPE_ENUM:
        char ** enum_values;
         enum_values = mti_GetEnumValues( elem_type );
         if ( mti TickLength( elem type ) > 256 ) {
         mtiInt32T * val = array val;
         for ( i = 0; i < num_elems; i++ ) {
          mti PrintFormatted( " %s", enum values[val[i]] );
```

```
} else {
      char * val = array_val;
       for ( i = 0; i < num elems; <math>i++ ) {
       mti_PrintFormatted( " %s", enum_values[val[i]] );
   break;
  case MTI TYPE PHYSICAL:
  case MTI_TYPE_SCALAR:
   {
    mtiInt32T * val = array val;
    for ( i = 0; i < num_elems; i++ ) {
     mti_PrintFormatted( " %d", val[i] );
   break;
  case MTI TYPE ARRAY:
   mti PrintMessage( " ARRAY" );
  case MTI TYPE RECORD:
   mti_PrintMessage( " RECORD");
   break;
  case MTI TYPE REAL:
   {
    double * val = array_val;
    for ( i = 0; i < num_elems; i++ ) {
     mti_PrintFormatted( " %g", val[i] );
   }
   break;
  case MTI_TYPE_TIME:
    mtiTime64T * val = array_val;
    for ( i = 0; i < num elems; <math>i++ ) {
     mti PrintFormatted( " [%d,%d]",
                         MTI_TIME64_HI32(val[i]),
                         MTI_TIME64_LO32(val[i]) );
   break;
  default:
   break;
 mti PrintFormatted( "\n" );
 mti_VsimFree( array_val );
break;
case MTI TYPE RECORD:
{
 int
               i;
 mtiSignalIdT * elem_list;
 mtiInt32T num elems;
 elem list = mti GetSignalSubelements( sigid, 0 );
 num_elems = mti_GetNumRecordElements( sigtype );
 mti_PrintFormatted( "\n" );
 for (i = 0; i < num elems; <math>i++) {
  mti_PrintFormatted( "%*c", indent, ' ' );
```

```
printValue( elem_list[i], mti_GetSignalType(elem_list[i]),
                 indent+2);
     }
    mti_VsimFree( elem_list );
    }
   break;
   case MTI_TYPE_REAL:
    double real val;
    mti_GetSignalValueIndirect( sigid, &real_val );
    mti_PrintFormatted( " %g\n", real_val );
   break;
   case MTI_TYPE_TIME:
    mtiTime64T time_val;
    mti GetSignalValueIndirect( sigid, &time val );
    mti PrintFormatted( " [%d,%d]\n",
                        MTI_TIME64_HI32(time_val),
                        MTI_TIME64_LO32(time_val) );
   break;
  default:
   mti PrintMessage( "\n" );
   break;
}
static void checkValues( void *inst_info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
 signalInfoT
              *siginfo;
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( siginfo = inst data->sig info; siginfo; siginfo = siginfo->next ) {
   mti_PrintFormatted( " Signal %s:", siginfo->name );
   printValue( siginfo->sigid, siginfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti_GetSignalType( sigid );
 siginfo->next
                 = 0;
 return( siginfo );
}
static void initInstance( void * param )
```

```
instanceInfoT * inst_data;
  mtiSignalIdT sigid;
  signalInfoT * curr info;
  signalInfoT * siginfo;
  inst data
                      = mti Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst data->sig info == 0 ) {
      inst_data->sig_info = siginfo;
    else {
      curr_info->next = siginfo;
    curr info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                       (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
                                /\!\!\!\!\!\!\!^{\star} The ID of the region in which this
  mtiRegionIdT
                     region,
                                /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                           * /
                    *param,
                               /* foreign attribute.
                                                                           * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model.
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type rectype is record
   a : bit;
    b : std logic;
    c : bitarray;
  end record;
end top;
architecture a of top is
  signal bitsig : bit
                                := '1';
  signal stdlogicsig : std logic := 'H';
  signal bitarr : bitarray := "0110";
  signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
                     : rectype := ( '0', 'H', "1001" );
  signal rec
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
             <= not bitsig after 5 ns;
  stdlogicsig <= not stdlogicsig after 5 ns;</pre>
             <= not bitarr after 5 ns;
  stdlogicarr <= not stdlogicarr after 5 ns;</pre>
             <= not rec.a after 5 ns;
  rec.a
             <= not rec.b after 5 ns;
  rec.b
             <= not rec.c after 5 ns;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,6]:
  Signal bitsig: '0'
                        '0'
  Signal stdlogicsig:
# Signal bitarr: '1' '0' '0' '1'
# Signal stdlogicarr: '1' '0' '1' '0'
  Signal rec:
#
        '1'
        101
#
        '0'
            '1' '1' '0'
#
# Time [0,11]:
  Signal bitsig: '1'
#
  Signal stdlogicsig: '1'
Signal bitarr: '0' '1'
#
                             '1' '0'
  Signal stdlogicarr: '0' '1' '0' '1'
#
  Signal rec:
        '0'
        '1'
        '1' '0' '0' '1'
VSIM 2> quit
```

# mti\_GetEquivSignal()

Finds the representation of the signal according to the simulator.

# **Syntax**

result = mti\_GetEquivSignal( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to the VHDL or SystemC signal or NULL if the signal is not found

## **Return Values**

Name	Type	Description
result	mtiSignalIdT	If a SystemC handle or a handle to a composite VHDL signal the return value is the signal.
		If a scalar VHDL signal, the return value is the signal handle for what the simulator considers to be a representative signal.

# **Description**

This function determines if two scalar signals are internally represented by the same simulation signal. If two signals have the same internal simulation signal they are electrically equivalent. Two electrically equivalent signals are not guaranteed to have the same internal simulation signal.

To determine if two signals are the "same" in the simulator, use the comparison:

```
mti GetEquivSignal(signal1) == mti GetEquivSignal(signal2)
```

# mti\_GetGenericList()

Gets a list of the VHDL generics defined for a region.

## **Syntax**

generic\_list = mti\_GetGenericList( region\_id )

## **Arguments**

Name	Туре	Description
region_id	mtiRegionIdT	A handle to a VHDL region

## **Return Values**

Name	Type	Description
generic_list	mtiInterfaceListT *	A pointer to a NULL-terminated list of generics for the specified region or NULL if there are no generics in the specified region

# **Description**

mti\_GetGenericList() returns a NULL-terminated list of the generics defined for the specified region. This list is in the same interface format as the C initialization function generics list. The caller is responsible for freeing each element in the list with mti\_Free().

If there are no generics in the region, then mti\_GetGenericList() returns NULL.

```
#include "mti.h"
void printGenericList( mtiInterfaceListT * generic list, int free it )
 mtiInterfaceListT * qlp;
 mtiInterfaceListT * glp_next;
  for ( glp = generic list; glp; glp = glp next ) {
  mti PrintFormatted( " %s =", glp->name );
  switch ( mti_GetTypeKind( glp->type ) ) {
   case MTI TYPE ENUM:
   case MTI_TYPE_PHYSICAL:
   case MTI TYPE SCALAR:
    mti PrintFormatted( " %d\n", glp->u.generic value );
   case MTI TYPE REAL:
    mti PrintFormatted( " %g\n", glp->u.generic value real );
    break;
    case MTI_TYPE_TIME:
    mti PrintFormatted( " [%d,%d]\n",
                         MTI TIME64 HI32(glp->u.generic value time),
                          MTI_TIME64_LO32(glp->u.generic_value_time) );
    break:
    case MTI_TYPE_ARRAY:
     {
     int
                 i;
     mtiInt32T num elems = mti TickLength( glp->type );
     mtiTypeIdT elem type = mti GetArrayElementType( qlp->type );
      switch ( mti_GetTypeKind( elem_type ) ) {
       case MTI TYPE PHYSICAL:
       case MTI TYPE SCALAR:
        {
        mtiInt32T * val = glp->u.generic_array_value;
        for ( i = 0; i < num_elems; i++ ) {
         mti_PrintFormatted( " %d", val[i] );
        }
       break;
       case MTI TYPE ARRAY:
       mti PrintFormatted( " ARRAY of ARRAYs" );
       break;
       case MTI TYPE RECORD:
       mti PrintFormatted( " ARRAY of RECORDs" );
       break;
       case MTI_TYPE_ENUM:
         char ** enum_values = mti_GetEnumValues( elem_type );
         char * array_val = glp->u.generic_array_value;
         for ( i = 0; i < num elems; <math>i++ ) {
         mti_PrintFormatted( " %s",
                             enum values[array val[i]] );
         }
```

```
break;
       case MTI TYPE REAL:
        {
         double * val = glp->u.generic array value;
         for (i = 0; i < num elems; i++)
          mti_PrintFormatted( " %g", val[i] );
        break;
       case MTI_TYPE_TIME:
         mtiTime64T * val = glp->u.generic_array_value;
         for ( i = 0; i < num_elems; i++ ) {
         mti PrintFormatted( " [%d,%d]",
                             MTI_TIME64_HI32(val[i]),
                             MTI TIME64 LO32(val[i]));
        break;
       default:
        break;
      mti PrintFormatted( "\n" );
     break:
    default:
     mti_PrintFormatted( "\n" );
    glp_next = glp->nxt;
    if ( free_it ) {
    mti_Free( glp );
}
void printRegionInfo( char * region_name )
  mtiInterfaceListT * generic_list;
 mtiRegionIdT
                     regid;
 regid = mti_FindRegion( region_name );
  if (regid) {
    region_name = mti_GetRegionFullName( regid );
   mti_PrintFormatted( " Region %s:\n", region_name );
   mti VsimFree( region name );
    generic list = mti GetGenericList( regid );
    printGenericList( generic_list, 1 );
}
void loadDoneCB( void * param )
 mti_PrintMessage( "\nLoad Done phase:\n" );
 printRegionInfo( "top" );
 printRegionInfo( "inst1" );
 printRegionInfo( "inst1/i1" );
```

```
printRegionInfo( "inst1/flip" );
 printRegionInfo( "/top/inst1/toggle" );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
                                                                         */
  char
                    *param,
                               /* foreign attribute.
                                                                         */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
 mti_AddLoadDoneCB( loadDoneCB, 0 );
 mti_PrintMessage( "\nElaboration phase:\n" );
 mti_PrintMessage( " Foreign function generics:\n");
 printGenericList( generics, 0 );
}
```

```
package my pkg is
  type bigtime is range 0 to integer'high
    units
      hour;
            = 24 hour;
      day
      week = 7 \text{ day};
      month = 4 week;
      year = 12 month;
    end units;
  type intarray
                     is array(1 to 3) of integer;
  type realarray is array( 0 to 2 ) of real;
type timearray is array( 2 to 4 ) of time;
  type bigtimearray is array( 1 to 3 ) of bigtime;
end my pkg;
entity for model is
  generic ( whoami : string := "Do not know" );
end for model;
architecture a of for model is
  attribute foreign of a : architecture is "+initForeign for model.sl";
begin
end a;
entity inv is
  generic ( min delay : time := 5 ns;
            max delay : time := 10 ns );
  port ( a : in bit;
         b : out bit );
end inv;
architecture b of inv is
begin
 b <= a after min delay;
end b;
use work.my pkg.all;
entity mid is
 generic ( g1 : bit := '0';
            g2 : integer := 11;
            g3 : real := 12.97;
            g4 : bit_vector := "0010";
            g5 : intarray := ( 1, 2, 3 );
            g6 : realarray := ( 10.5, 16.8, 21.39 );
            g7 : timearray := ( 3 ns, 18 ns, 123 ns );
            q8 : bigtime := 13 hour;
            g9 : bigtimearray := ( 2 hour, 4 hour, 6 hour ) );
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
```

```
signal s4 : bit := '0';
component for model is
  generic ( whoami : string := "Did not say" );
end component;
for all : for model use entity work.for model(a);
component inv is
  generic ( min delay : time := 5 ns;
            max_delay : time := 10 ns );
  port ( a : in bit;
         b : out bit );
  end component;
begin
  flip : inv
    generic map ( 3 ns, 8 ns )
   port map ( s3, s4 );
  s1 <= not s1 after 5 ns;</pre>
  toggle : inv port map ( s1, s2 );
  i1 : for model generic map ( "inst i1" );
end a;
use work.my pkg.all;
entity top is
end top;
architecture a of top is
  component mid is
    generic ( g1 : bit := '0';
              g2 : integer := 11;
              g3 : real := 12.97;
              g4 : bit vector := "101";
              q5 : intarray := (7, 9, 11);
              g6 : realarray := ( 8.1, 6.2, 1.34 );
              g7 : timearray := ( 212 ns, 100 ns, 9 ns );
              g8 : bigtime := 40 hour;
              g9 : bigtimearray := ( 8 hour, 16 hour, 32 hour ) );
  end component;
begin
  inst1 : mid generic map ( '1', 42, 101.2, "101101" );
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.my pkg
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for_model.sl
# Elaboration phase:
  Foreign function generics:
     whoami = 'i' 'n' 's' 't' ' 'i' '1'
#
# Load Done phase:
  Region /top:
   Region /top/inst1:
#
#
     q1 = 1
     q2 = 42
#
#
     q3 = 101.2
#
     q4 = '1' '0' '1' '1' '0' '1'
     q5 = 7 9 11
#
#
     96 = 8.1 6.2 1.34
#
     g7 = [0,212] [0,100] [0,9]
#
     98 = 40
     q9 = 8 16 32
  Region /top/inst1/i1:
    whoami = 'i' 'n' 's' 't' ' ' 'i' '1'
#
  Region /top/inst1/flip:
    min_{delay} = [0,3]
#
     \max delay = [0,8]
#
   Region /top/inst1/toggle:
     min_{delay} = [0,5]
     \max delay = [0,10]
VSIM 1> run 10
VSIM 2> quit
```

# mti\_GetLibraryName()

Gets the physical name of the library that contains a region.

# **Syntax**

lib\_name = mti\_GetLibraryName( region\_id )

## **Arguments**

Name	Туре	Description
region_id	mtiRegionIdT	A handle to a region

## **Return Values**

Name	Type	Description
lib_name	char *	The physical name of the library that contains the specified design unit region

# **Description**

mti\_GetLibraryName() returns the physical name of the library that contains the design unit identified by the specified region. If the region is not a design unit, then the simulator uses the parent design unit. You must not free the returned pointer.

You can use mti\_GetLibraryName() on VHDL, Verilog, or SystemC regions.

```
#include "mti.h"
static void printRegionInfo( mtiRegionIdT regid )
  char * lib name;
 char * region_name;
  if (regid) {
    region_name = mti_GetRegionFullName( regid );
    lib name = mti GetLibraryName( regid );
    mti PrintFormatted( " Region %s is in Library %s\n",
                       region_name, lib_name );
   mti_VsimFree( region_name );
}
void loadDoneCB( void * param )
  mti PrintMessage( "\nLoad Done phase:\n" );
  printRegionInfo( mti FindRegion( "top" ) );
  printRegionInfo( mti_FindRegion( "inst1" ) );
  printRegionInfo( mti_FindRegion( "inst1/i1" ) );
 printRegionInfo( mti_FindRegion( "inst1/flip" ) );
 printRegionInfo( mti_FindRegion( "inst1/toggle" ) );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
                                                                          * /
  char
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model. */
  char * lib_name;
 mti AddLoadDoneCB( loadDoneCB, 0 );
  mti PrintMessage( "\nElaboration phase:\n" );
  lib name = mti GetLibraryName( region );
  mti PrintFormatted( " Foreign architecture region is in Library %s\n",
                      lib_name );
}
```

```
for model.vhd
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
inv.vhd
entity inv is
 generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
       );
end inv;
architecture b of inv is
 b <= a after delay;</pre>
end b;
mid.vhd
library for model lib;
library inv lib;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity for model lib.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port (a: in bit;
           b : out bit
         );
  end component;
  for all : inv use entity inv lib.inv(b);
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  toggle : inv port map ( s1, s2 );
```

```
end a;
top.vhd
library mid_lib;
entity top is
end top;

architecture a of top is
  component mid is
  end component;
  for all : mid use entity mid_lib.mid(a);
begin
  inst1 : mid;
end a;
```

```
% vlib for model lib
% vlib my inv lib
% vlib my mid lib
% vlib work
% vmap -c
Copying .../modeltech/sunos5/../modelsim.ini to modelsim.ini
% vmap inv lib my_inv_lib
Modifying modelsim.ini
% vmap mid_lib my_mid_lib
Modifying modelsim.ini
% vcom -93 for model.vhd -work for model lib
Model Technology ModelSim SE vcom 5.5 Compiler 2000.10 Mar 2 2001
-- Loading package standard
-- Compiling entity for model
-- Compiling architecture a of for model
% vcom -93 inv.vhd -work inv lib
Model Technology ModelSim SE vcom 5.5 Compiler 2000.10 Mar 2 2001
-- Loading package standard
-- Compiling entity inv
-- Compiling architecture b of inv
% vcom -93 mid.vhd -work mid lib
Model Technology ModelSim SE vcom 5.5 Compiler 2000.10 Mar 2 2001
-- Loading package standard
-- Compiling entity mid
-- Compiling architecture a of mid
-- Loading entity for model
-- Loading entity inv
% vcom -93 top.vhd
Model Technology ModelSim SE vcom 5.5 Compiler 2000.10 Mar 2 2001
-- Loading package standard
-- Compiling entity top
-- Compiling architecture a of top
-- Loading entity mid
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.5
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading my mid lib.mid(a)
# Loading my inv lib.inv(b)
# Loading for model lib.for model(a)
# Loading ./for model.sl
# Elaboration phase:
   Foreign architecture region is in Library for model lib
# Load Done phase:
  Region /top is in Library work
   Region /top/inst1 is in Library my mid lib
   Region /top/inst1/i1 is in Library for model lib
   Region /top/inst1/flip is in Library my inv lib
  Region /top/inst1/toggle is in Library my inv lib
VSIM 1> run 10
```

VSIM 2> quit

# mti\_GetNextEventTime()

Gets the next event time (from a foreign subprogram or callback).

## **Syntax**

status = mti\_GetNextEventTime( next\_time )

## **Arguments**

Name	Type	Description
next_time	mtiTime64T *	Returns the time at which the next simulation event will occur (see below for details)

#### **Return Values**

Name	Type	Description
status	int	A number that indicates which type of events are pending (see below for details)

## **Description**

mti\_GetNextEventTime() returns the next simulation event time when called from within a foreign subprogram or callback function. It always returns the current simulation time when called from within a VHDL process.

The return value and next\_time parameter are set as follows:

Status	Description	next_time
0	There are no pending events	current time
1	There are pending events	maturity time of the next pending event
2	There are pending postponed processes for the last delta of the current time	maturity time of the next pending event (which is the current time if there are no future pending events)

```
#include <mti.h>
static void checkTime( void )
           status;
  int
 mtiTime64T next time;
  status = mti_GetNextEventTime( &next_time );
  switch ( status ) {
  case 0:
   mti_PrintFormatted( " No pending events; Next time is [%d,%d]\n",
                       MTI TIME64 HI32( next time ),
                       MTI_TIME64_LO32( next_time ) );
   break;
   case 1:
   mti PrintFormatted( " Pending events; Next time is [%d,%d]\n",
                       MTI TIME64 HI32 ( next time ),
                       MTI TIME64 LO32( next time ) );
   break;
   case 2:
   mti PrintFormatted( " Pending postponed processes; "
                       "Next time is [%d,%d]\n",
                       MTI TIME64 HI32 ( next time ),
                       MTI TIME64 LO32( next time ) );
   break;
}
void doProc( void )
 mti_PrintFormatted( "Time [%d,%d]: doProc()\n",
                     mti_NowUpper(), mti_Now() );
  checkTime();
static void checkEnv( void )
  mti_PrintFormatted("Time [%d,%d]: checkEnv()\n",
                     mti NowUpper(), mti Now() );
  checkTime();
static void checkRegion( void )
  mti PrintFormatted( "Time [%d,%d]: checkRegion()\n",
                     mti_NowUpper(), mti_Now() );
   * NOTE: mti GetNextEventTime() will always return the current
            time when called from inside of a VHDL process.
   * /
  checkTime();
static void initInstance( void * param )
```

```
mtiProcessIdT procid;
 mtiSignalIdT sigid;
  sigid = mti_FindSignal( "/top/s1" );
 procid = mti_CreateProcess( "Test Process", checkRegion, 0 );
  mti_Sensitize( procid, sigid, MTI_EVENT );
void initForeign(
  mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
                              /* The last part of the string in the
  char
                    *param,
                              /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
  mti AddEnvCB( checkEnv, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
package for pkg is
 procedure test proc;
  attribute foreign of test proc : procedure is "doProc for model.sl;";
end for pkg;
package body for pkg is
  procedure test proc is
  begin
   end;
end for pkg;
use work.for pkg.all;
entity top is
end top;
architecture a of top is
  component for model
  end component;
  for all : for_model use entity work.for model(a);
  signal s1 : bit := '0';
begin
  s1 <= not s1 after 7 ns;</pre>
  finst : for model;
  p1 : postponed process
  begin
   wait for 15 ns;
   test proc;
   end process;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.for pkg(body)
# Loading ./for model.sl
# Loading work.top(a)
# Loading work.for model(a)
# Time [0,0]: checkEnv()
# Pending events; Next time is [0,0]
VSIM 1> run 3
VSIM 2> env finst
# Time [0,3]: checkEnv()
   Pending events; Next time is [0,7]
# sim:/top/finst
VSIM 3> run 5
# Time [0,7]: checkRegion()
  Pending events; Next time is [0,7]
VSIM 4> env top
# Time [0,8]: checkEnv()
  Pending events; Next time is [0,14]
# sim:/top
VSIM 5> run 7
# Time [0,14]: checkRegion()
# Pending events; Next time is [0,14]
VSIM 6> env finst
# Time [0,15]: checkEnv()
    Pending postponed processes; Next time is [0,21]
# sim:/top/finst
VSIM 7> quit
```

## mti\_GetNextNextEventTime()

Gets the next event time (from a VHDL process).

## **Syntax**

status = mti\_GetNextNextEventTime( next\_time )

## **Arguments**

Name	Туре	Description
next_time	mtiTime64T *	Returns the time at which the next simulation event will occur (See below for details)

#### **Return Values**

Name	Type	Description
status	int	A number that indicates which types of events are pending (See below for details)

## **Description**

mti\_GetNextNextEventTime() returns the next simulation event time when called from within a VHDL process. The stop time of the current run command is considered to be a pending event, as is the stop time of a step command.

The return value and next\_time parameter are set as follows:

Status	Description	next_time
0	There are no pending events	current time
1	There are pending events	maturity time of the next pending event
2	There are pending postponed processes for the last delta of the current time	maturity time of the next pending event (which is the current time if there are no future pending events)

```
#include <mti.h>
static void checkTime( void )
  int status;
  mtiTime64T next time;
  status = mti_GetNextNextEventTime( &next_time );
  switch ( status ) {
   case 0:
    mti PrintFormatted( " No pending events; Next time is [%d,%d]\n",
                       MTI TIME64 HI32( next time ),
                       MTI_TIME64_LO32( next_time ) );
   break;
   case 1:
    mti PrintFormatted( " Pending events; Next time is [%d,%d]\n",
                       MTI TIME64 HI32 ( next time ),
                       MTI TIME64 LO32( next time ) );
   break;
   case 2:
    mti PrintFormatted( " Pending postponed processes; "
                       "Next time is [%d,%d]\n",
                       MTI TIME64 HI32 ( next time ),
                       MTI TIME64 LO32( next time ) );
   break;
}
void doProc( void )
  mti_PrintFormatted( "Time [%d,%d]: doProc()\n",
                     mti_NowUpper(), mti_Now() );
  checkTime();
static void checkRegion (void)
  \label{limit_printFormatted} \verb| "Time [%d, %d] : checkRegion() \n", \\
                     mti NowUpper(), mti Now() );
  checkTime();
static void initInstance( void * param )
  mtiProcessIdT procid;
  mtiSignalIdT sigid;
  sigid = mti FindSignal( "/top/s1" );
  procid = mti_CreateProcess( "Test Process", checkRegion, 0 );
  mti_Sensitize( procid, sigid, MTI_EVENT );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated. */
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
begin
end a;
package for pkg is
  procedure test proc;
  attribute foreign of test proc : procedure is "doProc for model.sl;";
end for pkg;
package body for pkg is
  procedure test proc is
   begin
   end;
end for pkg;
use work.for pkg.all;
entity top is
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
  signal s1 : bit := '0';
begin
  s1 <= not s1 after 4 ns;
  finst : for model;
  p1 : postponed process
   begin
   wait for 16 ns;
   test proc;
   end process;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.for pkg(body)
# Loading ./for model.sl
# Loading work.top(a)
# Loading work.for model(a)
VSIM 1> run 3
VSIM 2> run 4
# Time [0,4]: checkRegion()
    Pending events; Next time is [0,7]
VSIM 3> run 9
# Time [0,8]: checkRegion()
   Pending events; Next time is [0,12]
# Time [0,12]: checkRegion()
  Pending events; Next time is [0,16]
# Time [0,16]: checkRegion()
# Pending postponed processes; Next time is [0,16]
VSIM 4> quit
```

# mti\_GetNumRecordElements()

Gets the number of subelements in a VHDL record type.

## **Syntax**

num\_elems = mti\_GetNumRecordElements( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL record type

#### **Return Values**

Name	Type	Description
num_elems	mtiInt32T	The number of subelements in the specified record type

## **Description**

mti\_GetNumRecordElements() returns the number of subelements in the specified VHDL record type.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                        * name;
 mtiSignalIdT
                          sigid;
 mtiTypeIdT
                           typeid;
} signalInfoT;
typedef struct {
                              /* List of signals. */
  signalInfoT * sig info;
  mtiProcessIdT proc;
                               /* Test process id. */
} instanceInfoT;
static void printValue( mtiSignalIdT sigid, mtiTypeIdT sigtype, int indent )
  switch ( mti GetTypeKind(sigtype) ) {
   case MTI_TYPE_ENUM:
   case MTI TYPE PHYSICAL:
   case MTI TYPE SCALAR:
     mtiInt32T scalar_val;
     scalar val = mti GetSignalValue( sigid );
     mti_PrintFormatted( " %d\n", scalar_val );
    break;
   case MTI TYPE ARRAY:
     int
                   i:
    mtiInt32T num_elems;
mtiTypeIdT elem_type;
mtiTypeKindT elem_typekind;
     void  * array val;
     array val = mti GetArraySignalValue( sigid, 0 );
     num_elems = mti_TickLength( sigtype );
     elem_type = mti_GetArrayElementType( sigtype );
     elem typekind = mti GetTypeKind( elem type );
     switch ( elem typekind ) {
      case MTI_TYPE_ENUM:
        char ** enum_values;
        enum_values = mti_GetEnumValues( elem_type );
        if ( mti TickLength( elem type ) > 256 ) {
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
          mti PrintFormatted( " %s", enum values[val[i]] );
        } else {
         char * val = array val;
         for ( i = 0; i < num elems; <math>i++ ) {
          mti PrintFormatted( " %s", enum_values[val[i]] );
        }
```

```
break;
  case MTI TYPE PHYSICAL:
   case MTI_TYPE_SCALAR:
   {
    mtiInt32T * val = array val;
    for (i = 0; i < num elems; i++) {
     mti_PrintFormatted( " %d", val[i] );
   break;
  case MTI TYPE ARRAY:
   mti_PrintMessage( " ARRAY");
   break;
  case MTI TYPE RECORD:
   mti_PrintMessage( " RECORD");
  case MTI TYPE REAL:
   {
    double * val = array_val;
    for ( i = 0; i < num elems; <math>i++ ) {
     mti_PrintFormatted( " %g", val[i] );
   break;
  case MTI_TYPE_TIME:
   {
    mtiTime64T * val = array_val;
    for ( i = 0; i < num elems; <math>i++ ) {
     mti PrintFormatted( " [%d,%d] ",
                        MTI_TIME64_HI32(val[i]),
                        MTI_TIME64_LO32(val[i]) );
     }
   break;
  default:
   break;
 mti PrintFormatted( "\n" );
 mti_VsimFree( array_val );
break;
case MTI TYPE RECORD:
 {
 int
               i;
 mtiSignalIdT * elem_list;
 elem list = mti GetSignalSubelements( sigid, 0 );
 num_elems = mti_GetNumRecordElements( sigtype );
 mti_PrintFormatted( "\n" );
 for ( i = 0; i < num_elems; i++ ) {
  mti_PrintFormatted( "%*cField #%d:", indent, ' ', i+1 );
  printValue( elem_list[i], mti_GetSignalType(elem_list[i]),
             indent+2);
 mti_VsimFree( elem_list );
break;
```

```
case MTI_TYPE_REAL:
    double real val;
    mti_GetSignalValueIndirect( sigid, &real_val );
    mti_PrintFormatted( " %g\n", real_val );
   break;
   case MTI_TYPE_TIME:
    mtiTime64T time_val;
    mti GetSignalValueIndirect( sigid, &time val );
    mti PrintFormatted( " [%d,%d]\n",
                       MTI_TIME64_HI32(time_val),
                       MTI_TIME64_LO32(time_val) );
   break;
   default:
   mti PrintMessage( "\n" );
   break;
}
static void checkValues ( void *inst info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
 signalInfoT *siginfo;
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( siginfo = inst data->sig info; siginfo; siginfo = siginfo->next ) {
  mti PrintFormatted( " Signal %s:", siginfo->name );
  printValue( siginfo->sigid, siginfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti GetSignalType( sigid );
 siginfo->next
                  = 0;
 return( siginfo );
static void initInstance( void * param )
 instanceInfoT * inst data;
 mtiSiqnalIdT siqid;
 signalInfoT * curr info;
 signalInfoT * siginfo;
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data
```

```
inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
   sigid; sigid = mti_NextSignal() ) {
   siginfo = setupSignal( sigid );
   if ( inst data->sig info == 0 ) {
   inst_data->sig_info = siginfo;
   else {
   curr_info->next = siginfo;
  curr info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                     (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
  char
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type rectype is record
   a : bit;
    b : integer;
    c : real;
    d : std logic vector( 7 downto 0 );
    e : bitarray;
  end record;
end top;
architecture a of top is
  signal rec : rectype := ( '0', 1, 3.7, "10010011", "1001" );
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
 rec.a <= not rec.a after 5 ns;</pre>
 rec.b <= rec.b + 1 after 5 ns;</pre>
 rec.c <= rec.c + 2.5 after 5 ns;
 rec.d <= not rec.d after 5 ns;</pre>
 rec.e <= not rec.e after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,6]:
  Signal rec:
    Field #1: 1
    Field #2: 2
#
#
    Field #3: 6.2
    Field #4: '0' '1' '1' '0' '1' '1' '0' '0'
    Field #5: '0' '1' '1' '0'
# Time [0,11]:
  Signal rec:
#
    Field #1: 0
#
     Field #2: 3
#
     Field #3: 8.7
#
               '1'
     Field #4:
                     '0'
                         '0'
                              '1'
                                   '0' '0' '1' '1'
    Field #5: '1'
                    101 101
                              '1'
VSIM 2> quit
```

## mti\_GetParentSignal()

Gets the higher up signal to which a signal is connected.

## **Syntax**

parent = mti\_GetParentSignal( signal )

## **Arguments**

Name	Туре	Description
signal	mtiSignalIdT	A handle to a VHDL or SystemC signal

#### **Return Values**

Name	Type	Description
parent	mtiSignalIdT	A handle to the VHDL or SystemC signal higher up in the hierarchy to which the specified signal is connected or NULL if no VHDL or SystemC signal is found

## **Description**

mti\_GetParentSignal() returns a handle to the VHDL or SystemC signal higher up in the hierarchy to which the specified IN, OUT, or INOUT signal is connected. It returns a NULL if no higher up VHDL or SystemC signal is found, if the signal is connected through a port mapping which includes a type conversion or conversion function, or if the higher up signal is a Verilog object.

```
#include <mti.h>
void printSignalInfo( mtiSignalIdT sigid )
    char *
                 signame;
    char *
                regname;
    mtiRegionIdT regid;
   mtiSignalIdT parent;
    regid = mti GetSignalRegion( sigid );
    regname = mti GetRegionFullName( regid );
    signame = mti_GetSignalNameIndirect( sigid, 0, 0 );
    mti_PrintFormatted( "The parent of %s/%s is ", regname, signame );
    mti VsimFree( signame );
    mti VsimFree( regname );
   parent = mti GetParentSignal( sigid );
    regid = mti GetSignalRegion( parent );
    regname = mti_GetRegionFullName( regid );
    signame = mti GetSignalNameIndirect( parent, 0, 0 );
    mti PrintFormatted( "%s/%s whose parent is ", regname, signame );
    mti VsimFree( signame );
    mti VsimFree( regname );
    parent = mti GetParentSignal( parent );
    if ( parent ) {
        regid = mti GetSignalRegion( parent );
        regname = mti GetRegionFullName( regid );
        signame = mti GetSignalNameIndirect( parent, 0, 0 );
        mti PrintFormatted( "%s/%s.\n", regname, signame );
        mti VsimFree( signame );
        mti_VsimFree( regname );
    } else {
        mti PrintFormatted( "<NULL>.\n" );
}
void loadDoneCB( void * param )
   mtiSiqnalIdT siqa;
    mtiSignalIdT sigb;
    mtiSignalIdT sigc;
    siga = mti_FindSignal( "/top/m1/i1/a" );
    sigb = mti FindSignal( "/top/m1/i1/b" );
    sigc = mti FindSignal( "/top/m1/i1/c" );
    printSignalInfo( siga );
    printSignalInfo( sigb );
   printSignalInfo( sigc );
void initForeign(
    mtiRegionIdT
                                 /* The ID of the region in which this
                                                                              */
                       region,
                                 /* foreign architecture is instantiated.
    char
                                 /* The last part of the string in the
                                                                              */
                      *param,
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
library ieee;
use ieee.std logic 1164.all;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit;
         c : in std logic
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;
 p1 : process( c )
   begin
      count <= count + 1 after 0 ns;</pre>
    end process;
end b;
library ieee;
use ieee.std logic 1164.all;
entity mid is
  generic ( delay : time := 5 ns );
  port ( midin : in bit;
         midout : out bit_vector(3 downto 0);
         midslv : in std logic vector( 7 downto 4 )
end mid;
architecture a of mid is
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit;
           c : in std logic
         );
  end component;
begin
  i1 : inv port map ( midin, midout(2), midslv(7) );
end a;
```

```
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : bit_vector( 3 downto 0 ) := "0000";
  signal s2 : bit vector( 3 downto 0 ) := "0000";
  signal s3 : bit vector( 3 downto 0 ) := "0000";
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component mid is
    generic ( delay : time := 5 ns );
    port ( midin : in bit;
           midout : out bit_vector(3 downto 0);
           midslv : in std logic vector( 7 downto 4 )
  end component;
begin
  s1(3) \ll not s1(3) after 5 ns;
  m1 : mid port map ( s1(3), s2, to stdlogicvector(s3) );
  f1 : for model;
end a;
```

#### Simulation output

The first example shows vsim running in its normal optimization mode. In this case, the simple ports are collapsed for performance and memory efficiency. The immediate parents of the lowest-level signals a and b are shown to be the top-level signals, and the parent signal to /top/m1/midslv(7) cannot be found because of the type conversion in the top-level port map.

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# The parent of /top/m1/i1/a is /top/s1(3) whose parent is <NULL>.
\# The parent of top/m1/i1/b is top/s2(2) whose parent is <NULL>.
# The parent of /top/m1/i1/c is /top/m1/midslv(7) whose parent is <NULL>.
VSIM 1> quit
The second example uses the -nocollapse argument to vsim to cause all
ports to be retained so that multiple levels of signal connection are
shown. The parent signal to /top/m1/midslv(7) cannot be found because of
the type conversion in the top-level port map.
% vsim -c -nocollapse top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c -nocollapse top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
\# The parent of top/m1/i1/a is top/m1/midin whose parent is top/s1(3).
# The parent of /top/m1/i1/b is /top/m1/midout(2) whose parent is /top/
s2(2).
# The parent of /top/m1/i1/c is /top/m1/midslv(7) whose parent is <NULL>.
VSIM 1> quit
```

## mti\_GetPhysicalData()

Gets the unit information of a physical type.

## **Syntax**

phys data = mti GetPhysicalData( type id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL physical type

#### **Return Values**

Name	Туре	Description
phys_data	mtiPhysicalDataT *	A pointer to a linked list of structures each describing the name and position of a unit in the specified physical type

## **Description**

mti\_GetPhysicalData() returns a pointer to a linked list of structures each describing the name and position of a unit in the specified physical type. The simulator traverses the linked list by using the next pointer in each structure and a NULL pointer terminates traversal. The caller is responsible for freeing each structure in the list with mti\_Free().

mti\_GetPhysicalData() returns NULL if the specified type is not a physical type.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                      * name;
 mtiPhysicalDataT
                      * phys_data;
                         sigid;
 mtiSignalIdT
 mtiTypeIdT
                         typeid;
} signalInfoT;
typedef struct {
 signalInfoT * sig_info; /* List of signals. */
 mtiProcessIdT proc;
                             /* Test process id. */
} instanceInfoT;
static void printExtraUnits( signalInfoT * siginfo, mtiInt32T value )
                  * unit_name;
 char
 mtiInt32T
                   num_units;
                   position;
 mtiInt32T
  mtiInt32T
                    remainder;
  mtiPhysicalDataT * pdp;
 for ( pdp = siginfo->phys_data; pdp; pdp = pdp->next ) {
  if ( value < pdp->position ) {
   break;
  unit_name = pdp->unit_name;
  position = pdp->position;
 num_units = value / position;
  remainder = value % position;
  mti_PrintFormatted( " and %d %s", num_units, unit_name );
  if ( remainder ) {
  printExtraUnits( siginfo, remainder );
}
static void checkValues( void *inst info )
{
 char
                  * unit name;
 instanceInfoT * inst_data = (instanceInfoT *)inst_info;
 mtiInt32T
                   num units;
                  position;
 mtiInt32T
                   remainder;
 mtiInt32T
                   sigval;
  mtiInt32T
 mtiPhysicalDataT * pdp;
 signalInfoT * siginfo;
  mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
  for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
  mti PrintFormatted( " Signal %s:", siginfo->name );
  sigval = mti_GetSignalValue( siginfo->sigid );
```

```
for ( pdp = siginfo->phys_data; pdp; pdp = pdp->next ) {
   if ( sigval < pdp->position ) {
    break;
   }
   unit name = pdp->unit name;
   position = pdp->position;
  num_units = sigval / position;
  remainder = sigval % position;
  mti_PrintFormatted( " %d = %d %s", sigval, num_units, unit_name );
   if ( remainder ) {
   printExtraUnits( siginfo, remainder );
  mti_PrintFormatted( "\n" );
 mti ScheduleWakeup( inst data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
                  * prev_unit_name;
 char
 mtiInt32T
                    num units;
                   prev_position;
 mtiInt32T
 mtiPhysicalDataT * pdp;
 signalInfoT  * siginfo = 0;
 if ( mti_GetTypeKind( mti_GetSignalType( sigid )) == MTI_TYPE_PHYSICAL ) {
  siginfo = (signalInfoT *)mti_Malloc(sizeof(signalInfoT));
  siginfo->sigid
                   = siqid;
  siginfo->name = mti GetSignalNameIndirect( sigid, 0, 0 );
  siginfo->typeid = mti_GetSignalType( sigid );
  siginfo->phys data = mti GetPhysicalData( siginfo->typeid );
  siginfo->next
                   = 0;
  mti PrintFormatted( "Setting a watch on %s\n", siginfo->name );
  mti_PrintFormatted( " Physical Units are:\n" );
   for ( pdp = siginfo->phys_data; pdp; pdp = pdp->next ) {
   mti PrintFormatted( " %10s = %d %s",
                      pdp->unit name, pdp->position,
                      siginfo->phys_data->unit_name );
   if ( pdp != siginfo->phys data ) {
    num units = pdp->position / prev position;
    mti_PrintFormatted( " = %d %s", num_units, prev_unit_name );
   mti PrintFormatted( "\n" );
   prev_unit_name = pdp->unit_name;
   prev_position = pdp->position;
 return( siginfo );
static void initInstance( void * param )
 instanceInfoT * inst data;
 mtiSignalIdT sigid;
  signalInfoT * curr info;
              * siginfo;
  signalInfoT
```

```
inst_data
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti NextSignal() ) {
   siginfo = setupSignal( sigid );
   if ( siginfo ) {
    if ( inst_data->sig_info == 0 ) {
    inst_data->sig_info = siginfo;
    else {
    curr_info->next = siginfo;
    curr info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 4 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
                                                                          */
  char
                    *param,
                               /* foreign attribute.
                                                                          * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bigtime is range 0 to integer'high
   units
   hour;
   day = 24 hour;
   week = 7 \text{ day};
   month = 4 week;
   year = 12 month;
   end units;
end top;
architecture a of top is
  signal phys sig1 : bigtime := 3 day;
  signal phys sig2 : bigtime := 1 week;
  signal phys sig3 : bigtime := 1 year;
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  phys sig1 <= phys sig1 + 1 day after 5 ns;
  phys sig2 <= phys sig2 + 40 hour after 5 ns;
  phys sig3 <= phys sig3 + 80 hour after 5 ns;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Setting a watch on phys sig1
   Physical Units are:
#
            hour = 1 hour
#
#
            day = 24 hour = 24 hour
            week = 168 \text{ hour} = 7 \text{ day}
           month = 672 hour = 4 week
           year = 8064 hour = 12 month
# Setting a watch on phys_sig2
  Physical Units are:
            hour = 1 hour
#
             day = 24 hour = 24 hour
#
#
            week = 168 \text{ hour} = 7 \text{ day}
           month = 672 hour = 4 week
            year = 8064 hour = 12 month
# Setting a watch on phys sig3
# Physical Units are:
           hour = 1 hour
#
            day = 24 hour = 24 hour
            week = 168 \text{ hour} = 7 \text{ day}
           month = 672 hour = 4 week
            year = 8064 hour = 12 month
VSIM 1> run 20
# Time [0,4]:
    Signal phys sig1: 72 = 3 day
    Signal phys sig2: 168 = 1 week
    Signal phys_sig3: 8064 = 1 year
# Time [0,9]:
   Signal phys sig1: 96 = 4 day
    Signal phys_sig2: 208 = 1 week and 1 day and 16 hour
   Signal phys sig3: 8144 = 1 year and 3 day and 8 hour
# Time [0,14]:
   Signal phys sig1: 120 = 5 day
    Signal phys sig2: 248 = 1 week and 3 day and 8 hour
#
   Signal phys sig3: 8224 = 1 year and 6 day and 16 hour
# Time [0,19]:
   Signal phys sig1: 144 = 6 day
   Signal phys_sig2: 288 = 1 week and 5 day
Signal phys_sig3: 8304 = 1 year and 1 week and 3 day
VSIM 2> quit
```

## mti\_GetPrimaryName()

Gets the primary name of a region (entity, package, or module).

#### **Syntax**

primary\_name = mti\_GetPrimaryName( region\_id );

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or
		System region

#### **Return Values**

Name	Type	Description
primary_name	char *	The primary name of the specified region

## **Description**

mti\_GetPrimaryName() returns the primary name of the specified VHDL, Verilog, or SystemC region (that is, an entity, package, module, or sc\_module name). It does not use the parent primary design unit if the region is not a primary design unit.

You must not free the returned pointer.

```
#include <mti.h>
static void printRegionInfo( char * region )
              primary name;
  char *
 char *
              region_name;
 mtiRegionIdT regid;
               = mti FindRegion( region );
  region_name = mti_GetRegionFullName( regid );
  primary_name = mti_GetPrimaryName( regid );
 mti_PrintFormatted( " Region %s; Primary name is %s\n",
                     region_name, primary_name );
  mti_VsimFree( region_name );
static void initInstance( void * param )
  mti PrintFormatted( "Load Done Callback Function:\n" );
  printRegionInfo( "/top" );
 printRegionInfo( "/top/linst1" );
 printRegionInfo( "/top/linst2" );
 printRegionInfo( "/top/finst" );
 printRegionInfo( "/for_pkg" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                         */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  char * primary_name;
  char * region_name;
  mti PrintFormatted( "Foreign Init Function:\n" );
  region name = mti GetRegionFullName( region );
  primary name = mti GetPrimaryName( region );
  mti_PrintFormatted( " Region parameter is %s; Primary name is %s\n",
                     region_name, primary_name );
  mti VsimFree( region name );
  mti AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
begin
end a;
package for pkg is
  procedure test proc;
end for pkg;
package body for_pkg is
  procedure test proc is
    assert false report "I'm in the test proc." severity note;
   end;
end for pkg;
use work.for pkg.all;
entity lower is
end lower;
architecture level of lower is
begin
 p1 : process
  begin
   test proc;
   wait for 20 ns;
  end process;
end level;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  component for model
  end component;
  component lower
  end component;
begin
  linst1 : lower;
  linst2 : lower;
  finst : for model;
end a;
configuration cfg top of top is
  for a
   for all : lower
    use entity work.lower(level);
```

```
end for;
       for all : for model
       use entity work.for model(a);
       end for;
      end for;
    end cfg top;
Simulation output
    % vsim -c cfg_top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # vsim -c cfq top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.for pkg(body)
    # Loading work.cfg top
    # Loading work.top(a)
    # Loading work.lower(level)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Foreign Init Function:
       Region parameter is /top/finst; Primary name is for_model
    # Load Done Callback Function:
    # Region /top; Primary name is top
        Region /top/linst1; Primary name is lower
        Region /top/linst2; Primary name is lower
        Region /top/finst; Primary name is for model
       Region /for pkg; Primary name is for pkg
    VSIM 1> run 20
    # ** Note: I'm in the test proc.
         Time: 0 ns Iteration: 0 Instance: /top/linst2
    # ** Note: I'm in the test proc.
         Time: 0 ns Iteration: 0 Instance: /top/linst1
    # ** Note: I'm in the test_proc.
         Time: 20 ns Iteration: 0 Instance: /top/linst2
    # ** Note: I'm in the test proc.
        Time: 20 ns Iteration: 0 Instance: /top/linst1
    VSIM 2> quit
```

# mti\_GetProcessName()

Gets the name of a process.

## **Syntax**

proc\_name = mti\_GetProcessName( proc\_id )

## **Arguments**

Name	Туре	Description
proc_id	mtiProcessIdT	A handle to a VHDL or SystemC
		process

#### **Return Values**

Name	Type	Description
proc_name	char *	The name of the specified
		process

## **Description**

mti\_GetProcessName() returns the name of the specified process. You must not free the returned pointer.

```
#include <mti.h>
void printProcesses( mtiRegionIdT region, int indent )
 mtiProcessIdT procid;
  for ( procid = mti_FirstProcess( region ); procid;
       procid = mti NextProcess() ) {
  if (procid) {
   mti PrintFormatted( "%*cProcess %s\n", indent, ' ',
                       mti GetProcessName( procid ) );
}
void printHierarchy( mtiRegionIdT region, int indent )
 char *
               region_name;
 mtiRegionIdT regid;
 region name = mti GetRegionFullName( region );
 mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
 indent += 2;
 printProcesses( region, indent );
 for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
  printHierarchy( regid, indent );
 mti VsimFree( region name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
 printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
 char
                               /* The last part of the string in the
                                                                          * /
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti PrintMessage( "\nElaboration phase:\n" );
 printHierarchy( mti_GetTopRegion(), 1 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;</pre>
 p1 : process
   variable count : integer := 0;
  begin
  count := count + 1;
  wait on a;
  end process;
end b;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
   generic ( delay : time := 5 ns );
   port ( a : in bit;
          b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;
```

```
s3 <= not s3 after 5 ns;
      toggle : inv port map ( s1, s2 );
      proc1 : process
      variable count : integer := 0;
      begin
       wait on s1;
       count := count + 1;
      end process proc1;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.inv(b)
    # Loading work.for_model(a)
    # Loading ./for_model.sl
    # Elaboration phase:
    # Region /top
       Region /top/i1
    #
      Region /top/flip
    #
          Process pl
           Process line 19
    # Load Done phase:
    # Region /top
    #
       Process proc1
    #
       Process line__58
      Process line 57
      Region /top/flip
    #
         Process p1
         Process line 19
       Region /top/i1
    #
    #
       Region /top/toggle
          Process p1
          Process line 19
    VSIM 1> run 10
    VSIM 2> quit
```

# mti\_GetProcessRegion()

Returns a scope to a process' region.

## **Syntax**

region = mti\_GetProcessRegion( proc\_id )

## **Arguments**

Name	Туре	Description
proc_id	mtiProcessIdT	A handle to a process

### **Return Values**

Name	Туре	Description
region	mtiRegionIdT	A handle to the region in which the process exists

# **Description**

mti\_GetProcessRegion returns the VHDL or SystemC scope of the last line to execute in the specified process.

```
#include <mti.h>
void printProcesses( mtiRegionIdT region, int indent )
    char *
                 region name;
   mtiProcessIdT procid;
   mtiRegionIdT regid;
    for ( procid = mti FirstProcess( region ); procid;
          procid = mti NextProcess() ) {
        if ( procid ) {
            regid = mti_GetProcessRegion(procid);
            region_name = mti_GetRegionFullName( regid );
            mti PrintFormatted( "%*cProcess %s is in region %s\n",
                               indent, '',
                               mti GetProcessName( procid ),
                               region name
                               );
            mti_VsimFree( region_name );
        }
}
void printHierarchy( mtiRegionIdT region, int indent )
    mtiRegionIdT regid;
    printProcesses( region, indent );
    for ( regid = mti FirstLowerRegion( region );
          regid; regid = mti_NextRegion( regid ) ) {
        printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
    mti PrintMessage( "\nLoad Done phase:\n" );
    printHierarchy( mti GetTopRegion(), 1 );
}
void initForeign(
                                 /\star The ID of the region in which this
   mtiRegionIdT
                       region,
                                                                              */
                                                                              */
                                 /* foreign architecture is instantiated.
                                 /* The last part of the string in the
                                                                              */
    char
                      *param,
                                 /* foreign attribute.
                                                                              */
    mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
    mtiInterfaceListT *ports
                                /* A list of ports for the foreign model.
)
   mti AddLoadDoneCB( loadDoneCB, 0 );
   mti PrintMessage( "\nElaboration phase:\n" );
   printHierarchy( mti GetTopRegion(), 1 );
}
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end inv;
architecture b of inv is
begin
 b <= a after delay;</pre>
 p1 : process
   variable count : integer := 0;
  begin
   count := count + 1;
    wait on a;
  end process;
end b;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;
```

```
s3 <= not s3 after 5 ns;
      toggle : inv port map ( s1, s2 );
      proc1 : process
        variable count : integer := 0;
      begin
        wait on s1;
        count := count + 1;
      end process proc1;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.6
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.inv(b)
    # Loading work.for_model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Process p1 is in region /top/flip
    # Process line 19 is in region /top/flip
    # Load Done phase:
    # Process proc1 is in region /top
    # Process line__58 is in region /top
# Process line__57 is in region /top
    # Process p1 is in region /top/flip
    # Process line__19 is in region /top/flip
    # Process p1 is in region /top/toggle
    # Process line 19 is in region /top/toggle
    VSIM 1> run 10
    VSIM 2> quit
```

# mti\_GetProductVersion()

Gets the name and version of the simulator.

## **Syntax**

prod\_ver = mti\_GetProductVersion()

## **Arguments**

None

## **Return Values**

Name	Type	Description
prod_ver	char *	The name and version of the product

## **Description**

mti\_GetProductVersion() returns the name and version of the product. You must not free the returned pointer.

## **Examples**

```
HDL code
```

```
entity for_model is
    end for model;
    architecture a of for model is
     attribute foreign of a : architecture is "initForeign for model.sl";
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # The version of the simulator is:
       "<Product Name> Version 6.2a 2006.6".
    VSIM 1> quit
```

# mti\_GetRegionFullName()

Gets the full hierarchical name of a region.

## **Syntax**

region\_name = mti\_GetRegionFullName( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

### **Return Values**

Name	Type	Description
region_name	char *	The full hierarchical name of the specified region

## **Description**

mti\_GetRegionFullName() returns the full hierarchical name of the specified VHDL, Verilog, or SystemC region. The caller is responsible for freeing the returned pointer with mti\_VsimFree().

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
 mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
  printHierarchy( regid, indent );
  mti_VsimFree( region_name );
void loadDoneCB( void * param )
  mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                    *param,
                               /* The last part of the string in the
                                                                         * /
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti PrintMessage( "\nElaboration phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
       );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for_model.sl
    # Elaboration phase:
    # Region /top
    #
       Region /top/inst1
           Region /top/inst1/i1
    #
           Region /top/inst1/flip
    # Load Done phase:
    # Region /top
         Region /top/inst1
           Region /top/inst1/flip
           Region /top/inst1/i1
           Region /top/inst1/toggle
    VSIM 1> quit
```

# mti\_GetRegionKind()

Gets the type of a region (VHDL, Verilog, or SystemC).

## **Syntax**

region\_kind = mti\_GetRegionKind( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

### **Return Values**

Name	Type	Description
region_kind	int	The kind of the region

## **Description**

mti\_GetRegionKind() returns the kind of the specified VHDL, Verilog, or SystemC region. The value returned is one of the type (not fulltype) values defined in *acc\_user.h* or *acc\_vhdl.h*. You can use the PLI routine acc\_fetch\_fulltype() on the region\_id to get the fulltype of the region. If the region\_id is a handle to a Verilog region, then you can use it with PLI functions to obtain information about and access objects in the Verilog region.

```
#include <acc_user.h>
#include <acc vhdl.h>
#include <mti.h>
static void printFullType( handle region )
  int fulltype = acc_fetch_fulltype( region );
  switch ( fulltype ) {
    case accArchitecture:
     mti PrintFormatted( " of fulltype accArchitecture" );
     break;
    case accArchVitalLevel0:
     mti PrintFormatted( " of fulltype accArchVitalLevel0" );
    case accArchVitalLevel1:
     mti PrintFormatted( " of fulltype accArchVitalLevel1" );
     break;
    case accEntityVitalLevel0:
      mti PrintFormatted( " of fulltype accEntityVitalLevel0" );
     break;
   case accForeignArch:
     mti PrintFormatted( " of fulltype accForeignArch" );
     break;
    case accForeignArchMixed:
     mti PrintFormatted( " of fulltype accForeignArchMixed" );
     break;
    case accFunction:
     mti PrintFormatted( " of fulltype accFunction" );
    case accModuleInstance:
     mti PrintFormatted( " of fulltype accModuleInstance" );
      break;
    case accPackage:
     mti PrintFormatted( " of fulltype accPackage" );
     break;
    case accShadow:
     mti PrintFormatted( " of fulltype accShadow" );
    case accTask:
      mti PrintFormatted( " of fulltype accTask" );
     break;
    default:
      mti PrintFormatted( " of fulltype %d", fulltype );
      break;
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT regid;
  region_name = mti_GetRegionFullName( region );
```

```
mti_PrintFormatted( "%*cRegion %s is ", indent, ' ', region_name );
  switch ( mti_GetRegionKind( region ) ) {
    case accArchitecture:
     mti PrintFormatted( "a VHDL architecture" );
     printFullType( region );
     break;
    case accForeign:
     mti_PrintFormatted( "an FLI-created region" );
     printFullType( region );
     break;
    case accFunction:
     mti PrintFormatted( "a Verilog function" );
     printFullType( region );
     break;
    case accModule:
     mti PrintFormatted( "a Verilog module" );
     printFullType( region );
    case accPackage:
     mti_PrintFormatted( "a VHDL package" );
     printFullType( region );
     break;
    case accTask:
     mti PrintFormatted( "a Verilog task" );
     printFullType( region );
     break;
    default:
     mti PrintFormatted( "UNKNOWN" );
     printFullType( region );
     break;
  }
 mti_PrintFormatted( "\n" );
 indent += 2;
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, indent );
 mti_VsimFree( region_name );
void loadDoneCB( void * param )
 mtiRegionIdT regid;
 mti PrintMessage( "\nDesign Regions:\n" );
 for ( regid = mti_GetTopRegion(); regid; regid = mti_NextRegion(regid) ) {
   printHierarchy( regid, 1 );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
 char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
 mtiInterfaceListT *ports
```

# FLI Function Definitions mti\_GetRegionKind()

```
(void) mti_CreateRegion( region, "my_region" );
  mti_AddLoadDoneCB( loadDoneCB, 0 );
}
```

```
cache.v
module cache(clk, paddr, pdata, prw, pstrb, prdy,
                 saddr, sdata, srw, sstrb, srdy);
  input clk, srdy, paddr, prw, pstrb;
             prdy, saddr, srw, sstrb;
  inout sdata, pdata;
  `define addr size
  `define set size
  `define word_size 16
  req verbose;
  reg [`word size-1:0] sdata r, pdata r;
  reg [`addr size-1:0] saddr r;
  req
                       srw r, sstrb r, prdy r;
  wire [`addr size-1:0]
                           paddr;
  wire [`addr size-1:0] #(5) saddr = saddr r;
  wire [`word size-1:0] #(5) sdata = sdata r, pdata = pdata r;
                      #(5) srw = srw_r, sstrb = sstrb_r, prdy = prdy_r;
  wire
  req [3:0] oen, wen;
  wire [3:0] hit;
  /********** Cache sets *********/
  cache set s0(paddr, pdata, hit[0], oen[0], wen[0]);
  cache set s1(paddr, pdata, hit[1], oen[1], wen[1]);
  cache set s2(paddr, pdata, hit[2], oen[2], wen[2]);
  cache set s3(paddr, pdata, hit[3], oen[3], wen[3]);
  initial begin
   verbose = 1;
   saddr r = 0;
   sdata r = 'bz;
   pdata_r = 'bz;
   srw_r = 0;
   sstrb r = 1;
   prdy r = 1;
   oen = 4'b1111;
   wen = 4'b1111;
  end
  /********* Local MRU memory *********/
  reg [2:0] mru mem [0:(1 << `set size) - 1];
  integer i;
  initial for (i = 0; i < (1 << `set size); i=i+1) mru mem[i] = 0;
  function integer hash;
   input [`addr size-1:0] a;
   hash = a[\ size - 1:0];
  endfunction
  task update mru;
```

```
input [`addr size-1:0] addr;
  input [3:0] hit;
  reg [2:0] mru;
 begin
   mru = mru mem[hash(addr)];
   mru[2] = ((hit & 4'b1100) != 0);
   if (mru[2]) mru[1] = hit[3];
   else mru[0] = hit[1];
   mru mem[hash(addr)] = mru;
  end
endtask
function [3:0] pick_set;
  input [`addr size-1:0] addr;
  integer setnum;
  begin
    casez (mru mem[hash(addr)])
      3'b1?1 : setnum = 0;
      3'b1?0 : setnum = 1;
      3'b01? : setnum = 2;
     3'b00? : setnum = 3;
     default: setnum = 0;
    endcase
    if (verbose) begin
      if (prw == 1)
        $display("%t: Read miss, picking set %0d", $time, setnum);
     else
        $display("%t: Write miss, picking set %0d", $time, setnum);
    end
   pick set = 4'b0001 << setnum;</pre>
  end
endfunction
/*********** System Bus interface **********/
task sysread;
  input [`addr size-1:0] a;
 begin
   saddr r = a;
   srw_r = 1;
   sstrb r = 0;
   @(posedge clk) sstrb r = 1;
   assign prdy r = srdy;
   assign pdata r = sdata;
   @(posedge clk) while (srdy != 0) @(posedge clk) ;
   deassign prdy_r; prdy_r = 1;
    deassign pdata r; pdata r = 'bz;
  end
endtask
task syswrite;
  input [`addr size-1:0] a;
 begin
   saddr r = a;
   srw r = 0;
    sstrb r = 0;
   @(posedge clk) sstrb r = 1;
   assign prdy r = srdy;
    assign sdata r = pdata;
```

```
@(posedge clk) while (srdy != 0) @(posedge clk) ;
      deassign prdy_r; prdy_r = 1;
      deassign sdata_r; sdata_r = 'bz;
      sdata r = 'bz;
    end
  endtask
  function [3:0] get hit;
    input [3:0] hit;
    integer setnum;
   begin
      casez (hit)
       4'b???1 : setnum = 0;
       4'b??1? : setnum = 1;
       4'b?1?? : setnum = 2;
       4'b1??? : setnum = 3;
      endcase
      if (verbose) begin
        if (prw == 1)
         $display("%t: Read hit to set %0d", $time, setnum);
         $display("%t: Write hit to set %0d", $time, setnum);
      get hit = 4'b0001 << setnum;
    end
  endfunction
  req [3:0] setsel;
  always @(posedge clk) if (pstrb == 0) begin
    if ((prw == 1) && hit) begin
     // Read Hit..
      setsel = get hit(hit);
     oen = ~setsel;
      prdy r = 0;
     @(posedge clk) prdy r = 1;
     oen = 4'b1111;
    end else begin
     // Read Miss or Write Hit..
     if (hit)
       setsel = get hit(hit);
       setsel = pick set(paddr);
      wen = ~setsel;
      if (prw == 1)
        sysread (paddr);
       syswrite(paddr);
     wen = 4'b1111;
    update mru(paddr, setsel);
  end
endmodule
memory.v
module memory(clk, addr, data, rw, strb, rdy);
  input clk, addr, rw, strb;
  output rdy;
```

```
inout data;
  `define addr size 8
  `define word size 16
  reg [`word size-1:0] data r;
  reg
                       rdy_r;
  initial begin
   data_r = 'bz;
    rdy r = 1;
  end
  wire [`addr size-1:0] addr;
  wire [`word_size-1:0] #(5) data = data_r;
                        \#(5) rdy = rdy r;
  reg [`word size-1:0] mem[0:(1 << `addr size) - 1];
  integer i;
  always @(posedge clk) if (strb == 0) begin
    i = addr;
    repeat (2) @(posedge clk);
    if (rw == 1)
      data_r = mem[i];
    rdy r = 0;
    @(posedge clk)
    rdy r = 1;
    if (rw == 0)
     mem[i] = data;
    else
      data r = 'bz;
  end
endmodule
proc.v
module proc(clk, addr, data, rw, strb, rdy);
  input clk, rdy;
  output addr, rw, strb;
  inout data;
  `define addr size 8
  `define word size 16
  reg [`addr size-1:0] addr r;
  reg [`word size-1:0] data r;
  req
                       rw r, strb r;
  req verbose;
  wire [`addr size-1:0] #(5) addr = addr r;
  wire [`word size-1:0] \#(5) data = data r;
  wire
                        \#(5) rw = rw r, strb = strb r;
  task read;
    input [`addr size-1:0] a;
    output [`word size-1:0] d;
    begin
      if (verbose) $display("%t: Reading from addr=%h", $time, a);
```

```
addr r = a;
      rw r = 1;
      strb_r = 0;
      @(posedge clk) strb r = 1;
      @(posedge clk) while (rdy != 0) @(posedge clk) ;
      d = data;
    end
  endtask
  task write;
    input [`addr size-1:0] a;
          [`word size-1:0] d;
    begin
      if (verbose)
       $display("%t: Writing data=%h to addr=%h", $time, d, a);
      addr r = a;
      rw r = 0;
      strb r = 0;
      @(posedge clk) strb r = 1;
      data r = d;
      @(posedge clk) while (rdy != 0) @(posedge clk) ;
      data r = 'bz;
    end
  endtask
  reg [`addr size-1:0] a;
  reg [`word_size-1:0] d;
  initial begin
    // Set initial state of outputs..
    addr r = 0;
    data r = 'bz;
    rw r = 0;
    strb r = 1;
    verbose = 1;
    forever begin
      // Wait for first clock, then perform read/write test
      @(posedge clk)
      if (verbose) $display("%t: Starting Read/Write test", $time);
      // Write 10 locations
      for (a = 0; a < 10; a = a + 1)
        write(a, a);
      // Read back 10 locations
      for (a = 0; a < 10; a = a + 1) begin
        read(a, d);
        if (d !== a)
          $display("%t: Read/Write mismatch; E: %h, A: %h", $time, a, d);
      end
      if (verbose) $display("Read/Write test done");
      $stop(1);
    end
  end
endmodule
util.vhd
library IEEE;
```

```
use IEEE.std logic 1164.all;
package std logic util is
  function CONV STD LOGIC VECTOR (ARG: INTEGER; SIZE: INTEGER)
                                               return STD LOGIC VECTOR;
  function CONV INTEGER (ARG: STD LOGIC VECTOR) return INTEGER;
end std logic util;
package body std logic util is
  type tbl type is array (STD ULOGIC) of STD ULOGIC;
  constant tbl BINARY : tbl type :=
    ('0', '0', '0', '1', '0', '0', '0', '1', '0');
  function CONV STD LOGIC VECTOR (ARG: INTEGER; SIZE: INTEGER)
                                               return STD LOGIC VECTOR is
    variable result: STD LOGIC VECTOR(SIZE-1 downto 0);
    variable temp: integer;
    temp := ARG;
    for i in 0 to SIZE-1 loop
      if (temp mod 2) = 1 then
        result(i) := '1';
      else
        result(i) := '0';
      end if;
      if temp > 0 then
        temp := temp / 2;
        temp := (temp - 1) / 2; -- simulate ASR
      end if;
    end loop;
    return result;
  end:
  function CONV INTEGER (ARG: STD LOGIC VECTOR) return INTEGER is
    variable result: INTEGER;
  begin
    assert ARG'length <= 32
     report "ARG is too large in CONV INTEGER"
      severity FAILURE;
    result := 0;
    for i in ARG'range loop
      if i /= ARG'left then
        result := result * 2;
        if tbl BINARY(ARG(i)) = '1' then
          result := result + 1;
        end if;
      end if;
    end loop;
    return result;
  end;
end std logic util;
set.vhd
library ieee;
use ieee.std logic 1164.all;
use work.std logic util.all;
entity cache set is
```

```
generic(
    addr size : integer := 8;
    set_size : integer := 5;
   word size : integer := 16
  );
  port (
    addr
                   : in
                           std logic vector(addr size-1 downto 0);
    data
                   : inout std logic vector(word size-1 downto 0);
                   : out std logic;
    hit
                   : in std_logic;
    oen
    wen
                   : in std logic
  );
end cache set;
architecture only of cache_set is
  constant size : integer := 2**set size;
  constant dly : time := 5 ns;
  subtype word t is std logic vector (word size-1 downto 0);
  subtype addr t is std logic vector(addr size-1 downto 0);
  type mem t is array (0 to size-1) of word t;
  subtype tag word t is std logic vector(addr size-1 downto set size);
  type tag t is array (0 to size-1) of tag word t;
  type valid t is array (0 to size-1) of boolean;
  signal data_out : word_t;
begin
  data <= (others => 'Z') after dly when (oen = '1') else data out after
dly;
process (wen, addr)
    ----- Local tag and data memories -----
    variable data mem : mem t;
    variable atag mem : tag t;
    variable valid mem : valid t := (others => false);
    function hash(constant a : addr t) return integer is
      return conv integer(a(set size-1 downto 0));
    end:
    procedure lookup cache (constant a : addr t) is
     variable i : integer;
     variable found : boolean;
    begin
      i := hash(a);
      found := valid mem(i) and (a(tag word t'range) = atag mem(i));
      if found then
       hit <= '1' after dly;
       hit <= '0' after dly;
      end if;
    end;
    procedure update cache(constant a : addr t;
                           constant d : word t) is
      variable i : integer;
    begin
      i := hash(a);
```

```
data mem(i) := d;
      atag mem(i) := a(tag word t'range);
      valid mem(i) := true;
    end;
  begin
    if wen'event and (wen = '1') then
     update cache(addr, data);
    end if;
    lookup cache (addr);
    data out <= data mem(hash(addr));</pre>
  end process;
end;
top.vhd
entity for model is
end for model;
architecture a of for model is
  attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is end;
architecture only of top is
  component proc
    port(
                     : in std logic;
     clk
                     : out std_logic_vector(7 downto 0);
      addr
                     : inout std_logic_vector(15 downto 0);
      data
                     : out std_logic;
     strb
                     : out std_logic;
     rdy
                     : in
                              std logic
    );
  end component;
  component cache
    port(
                    : in std_logic;
: in std_logic_vector(7 downto 0);
     clk
     paddr
                   : inout std_logic_vector(15 downto 0);
     pdata
                     : in std_logic;
: in std_logic;
: out std_logic;
     prw
                   : in
     pstrb
     prdy
                   cout std_logic_vector(7 downto 0);
      saddr
      sdata
                     : inout std_logic_vector(15 downto 0);
      srw
                     : out std logic;
      sstrb
                    : out
                              std logic;
     srdy
                     : in
                              std logic
    );
  end component;
  component memory
```

```
port(
     clk
                     : in
                             std logic;
     addr
                     : in std_logic_vector(7 downto 0);
                     : inout std logic vector(15 downto 0);
     data
                             std logic;
                    : in
     strb
                    : in
                             std logic;
     rdy
                     : out
                             std logic
   );
  end component;
  component for model
  end component;
  signal clk : std logic := '0';
  -- Processor bus signals
  signal prw, pstrb, prdy : std logic;
  signal paddr : std logic vector(7 downto 0);
  signal pdata : std logic vector(15 downto 0);
  -- System bus signals
  signal srw, sstrb, srdy : std logic;
  signal saddr : std_logic_vector(7 downto 0);
  signal sdata : std logic vector(15 downto 0);
begin
  clk <= not clk after 20 ns;
           port map(clk, paddr, pdata, prw, pstrb, prdy);
 p: proc
  c: cache port map(clk, paddr, pdata, prw, pstrb, prdy,
                                     saddr, sdata, srw, sstrb, srdy);
 m: memory port map(clk, saddr, sdata, srw, sstrb, srdy);
  inst1 : for_model;
end;
```

### Simulation output

```
% vlog cache.v memory.v proc.v
Model Technology ModelSim SE/EE vlog 5.4b Compiler 2000.06 Jun 9 2000
-- Compiling module cache
-- Compiling module memory
-- Compiling module proc
Top level modules:
    cache
    memory
    proc
% vcom util.vhd set.vhd
Model Technology ModelSim SE/EE vcom 5.4b Compiler 2000.06 Jun 9 2000
-- Loading package standard
-- Loading package std logic 1164
-- Compiling package std logic util
-- Compiling package body std logic util
-- Loading package std logic util
-- Loading package std logic util
-- Compiling entity cache set
-- Compiling architecture only of cache set
% vcom -93 top.vhd
Model Technology ModelSim SE/EE vcom 5.4b Compiler 2000.06 Jun 9 2000
-- Loading package standard
-- Compiling entity for model
-- Compiling architecture a of for model
-- Loading package std logic 1164
-- Compiling entity top
-- Compiling architecture only of top
-- Loading package vl types
-- Loading entity proc
-- Loading entity cache
-- Loading entity memory
-- Loading entity for_model
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading .../modeltech/sunos5/../verilog.vl types(body)
# Loading work.top(only)
# Loading work.proc
# Loading work.cache
# Loading work.std logic util(body)
# Loading work.cache set(only)
# Loading work.memory
# Loading work.for model(a)
# Loading ./for model.sl
# Design Regions:
# Region /top is a VHDL architecture of fulltype accArchitecture
     Region /top/p is a Verilog module of fulltype accModuleInstance
       Region /top/p/read is a Verilog task of fulltype accTask
#
       Region /top/p/write is a Verilog task of fulltype accTask
```

```
Region /top/c is a Verilog module of fulltype accModuleInstance
       Region /top/c/hash is a Verilog function of fulltype accFunction
#
#
       Region /top/c/update mru is a Verilog task of fulltype accTask
       Region /top/c/pick set is a Verilog function of fulltype
accFunction
       Region /top/c/sysread is a Verilog task of fulltype accTask
       Region /top/c/syswrite is a Verilog task of fulltype accTask
#
       Region /top/c/get hit is a Verilog function of fulltype accFunction
       Region /top/c/s0 is a VHDL architecture of fulltype accArchitecture
#
       Region /top/c/s1 is a VHDL architecture of fulltype accArchitecture
#
       Region /top/c/s2 is a VHDL architecture of fulltype accArchitecture
#
       Region /top/c/s3 is a VHDL architecture of fulltype accArchitecture
#
#
     Region /top/m is a Verilog module of fulltype accModuleInstance
#
     Region /top/inst1 is a VHDL architecture of fulltype accForeignArch
#
       Region /top/inst1/my region is an FLI-created region of fulltype
accShadow
# Region /standard is a VHDL package of fulltype accPackage
# Region /std logic 1164 is a VHDL package of fulltype accPackage
  Region /vl types is a VHDL package of fulltype accPackage
  Region /std logic util is a VHDL package of fulltype accPackage
VSIM 1> run -all
                    20: Starting Read/Write test
#
                    20: Writing data=0000 to addr=00
#
                    60: Write miss, picking set 3
#
                   220: Writing data=0001 to addr=01
#
                   260: Write miss, picking set 3
#
                   420: Writing data=0002 to addr=02
#
                   460: Write miss, picking set 3
                   620: Writing data=0003 to addr=03
                   660: Write miss, picking set 3
                   820: Writing data=0004 to addr=04
#
                   860: Write miss, picking set 3
                  1020: Writing data=0005 to addr=05
#
#
                  1060: Write miss, picking set 3
                  1220: Writing data=0006 to addr=06
#
#
                  1260: Write miss, picking set 3
#
                  1420: Writing data=0007 to addr=07
#
                  1460: Write miss, picking set 3
#
                  1620: Writing data=0008 to addr=08
#
                  1660: Write miss, picking set 3
                  1820: Writing data=0009 to addr=09
                  1860: Write miss, picking set 3
                  2020: Reading from addr=00
                  2060: Read hit to set 3
#
#
                  2100: Reading from addr=01
                  2140: Read hit to set 3
#
                  2180: Reading from addr=02
#
                  2220: Read hit to set 3
#
#
                  2260: Reading from addr=03
#
                  2300: Read hit to set 3
#
                  2340: Reading from addr=04
#
                  2380: Read hit to set 3
#
                  2420: Reading from addr=05
                  2460: Read hit to set 3
                  2500: Reading from addr=06
#
                  2540: Read hit to set 3
                  2580: Reading from addr=07
#
                  2620: Read hit to set 3
```

```
# 2660: Reading from addr=08
# 2700: Read hit to set 3
# 2740: Reading from addr=09
# 2780: Read hit to set 3
# Read/Write test done
# ** Note: $stop : proc.v(77)
# Time: 2820 ns Iteration: 0 Instance: /top/p
# Break at proc.v line 77
# Stopped at proc.v line 77
VSIM 2> quit
```

# mti\_GetRegionName()

Gets the simple name of a region.

## **Syntax**

region\_name = mti\_GetRegionName( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

## **Return Values**

Name	Type	Description
region_name	char *	The simple name of the specified region

## **Description**

mti\_GetRegionName() returns the simple name of the specified VHDL, Verilog, or SystemC region. You must not free the returned pointer.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT regid;
  region name = mti GetRegionName( region );
 mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
 mti_PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                                                                          * /
  char
                    *param,
                               /* The last part of the string in the
                                                                          */
                                                                          */
                               /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Load Done phase:
    # Region top
    # Region inst1
           Region flip
           Region il
          Region toggle
    VSIM 1> quit
```

# mti\_GetRegionSourceName()

Gets the name of the source file which contains a region.

## **Syntax**

source\_name = mti\_GetRegionSourceName( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

## **Return Values**

Name	Type	Description
source_name	char *	The name of the source file which contains the specified region

## **Description**

mti\_GetRegionSourceName() returns the name of the source file which contains the specified VHDL, Verilog, or SystemC region. The returned pointer must not be freed.

```
#include "mti.h"
static void printRegionInfo( mtiRegionIdT regid )
  char * source name;
 char * region_name;
  if (regid) {
    region_name = mti_GetRegionFullName( regid );
    source_name = mti_GetRegionSourceName( regid );
    mti PrintFormatted( " Region %s is in File %s\n",
                       region_name, source_name );
   mti_VsimFree( region_name );
}
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
  printRegionInfo( mti FindRegion( "top" ) );
  printRegionInfo( mti_FindRegion( "inst1" ) );
  printRegionInfo( mti_FindRegion( "inst1/i1" ) );
  printRegionInfo( mti_FindRegion( "inst1/flip" ) );
 printRegionInfo( mti_FindRegion( "inst1/toggle" ) );
void initForeign(
 mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  char * source name;
  mti_AddLoadDoneCB( loadDoneCB, 0 );
  mti PrintMessage( "\nElaboration phase:\n" );
  source name = mti GetRegionSourceName( region );
  mti PrintFormatted( " Foreign architecture region is in File %s\n",
                     source_name );
}
```

```
for model.vhd
entity for model is
end for model;
architecture a of for model is
  attribute foreign of a : architecture is "initForeign for model.sl";
end a;
inv.vhd
entity inv is
 generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
end inv;
architecture b of inv is
 b <= a after delay;
end b;
mid.vhd
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
  for all : inv use entity work.inv(b);
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  toggle : inv port map ( s1, s2 );
end a;
top.vhd
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
      for all : mid use entity work.mid(a);
      inst1 : mid;
    end a;
Simulation output
    % vcom -93 for model.vhd inv.vhd mid.vhd top.vhd
    Model Technology ModelSim SE/EE vcom 5.4b Compiler 2000.06 Jun 9 2000
    -- Loading package standard
    -- Compiling entity for model
    -- Compiling architecture a of for model
    -- Compiling entity inv
    -- Compiling architecture b of inv
    -- Compiling entity mid
    -- Compiling architecture a of mid
    -- Loading entity for model
    -- Loading entity inv
    -- Compiling entity top
    -- Compiling architecture a of top
    -- Loading entity mid
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
       Foreign architecture region is in File for model.vhd
    # Load Done phase:
       Region /top is in File top.vhd
        Region /top/inst1 is in File mid.vhd
       Region /top/inst1/i1 is in File for model.vhd
        Region /top/inst1/flip is in File inv.vhd
       Region /top/inst1/toggle is in File inv.vhd
    VSIM 1> quit
```

# mti\_GetResolutionLimit()

Gets the simulator resolution limit.

## **Syntax**

limit = mti\_GetResolutionLimit()

## **Arguments**

None

### **Return Values**

Name	Type	Description
limit	int	The simulator resolution limit in log10 seconds

# **Description**

mti\_GetResolutionLimit() returns the simulator resolution limit in log10 seconds. In other words, mti\_GetResolutionLimit() returns n from the expression:

The values returned by mti\_GetResolutionLimit() are as follows:

limit	time_scale
2	100 sec
1	10 sec
0	1 sec
-1	100 ms
-2	10 ms
-3	1 ms
-4	100 us
-5	10 us
-6	1 us
-7	100 ns
-8	10 ns
-9	1 ns
-10	100 ps
-11	10 ps

limit	time_scale
-12	1 ps
-13	100 fs
-14	10 fs
-15	1 fs

```
#include <mti.h>
static char * convertLimit( int limit )
  switch ( limit ) {
   case 2: return( "100 sec");
   case 1: return( "10 sec" );
   case 0: return( "1 sec" );
   case -1: return( "100 ms" );
   case -2: return( "10 ms" );
   case -3: return( "1 ms" );
   case -4: return( "100 us");
   case -5: return( "10 us" );
   case -6: return( "1 us" );
   case -7: return( "100 ns");
   case -8: return( "10 ns" );
   case -9: return( "1 ns" );
   case -10: return( "100 ps");
   case -11: return( "10 ps" );
   case -12: return( "1 ps" );
   case -13: return( "100 fs" );
   case -14: return( "10 fs" );
   case -15: return( "1 fs" );
    default: return( "Unexpected limit" );
void initForeign(
                    region,
                             /* The ID of the region in which this
  mtiRegionIdT
                              /* foreign architecture is instantiated.
  char
                   *param,
                              /* The last part of the string in the
                                                                       */
                              /* foreign attribute.
                                                                       * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model.
  mti_PrintFormatted( "The resolution limit of the simulator is \"%s\".\n",
                    convertLimit( mti GetResolutionLimit() ) );
}
```

```
entity for_model is
end for_model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c -t 10ps top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c -t 10ps top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# The resolution limit of the simulator is "10 ps".
VSIM 1> quit
% vsim -c -t 100fs top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c -t 100fs top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# The resolution limit of the simulator is "100 fs".
VSIM 1> quit
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# The resolution limit of the simulator is "1 ns".
VSIM 1> quit
```

# mti\_GetRunStopTime()

Gets the stop time of the current simulation run.

# **Syntax**

mti\_GetRunStopTime( stop\_time )

## **Arguments**

Name	Туре	Description
stop_time	mtiTime64T *	Returns the stop time of the current simulation run

## **Return Values**

Nothing

# **Description**

mti\_GetRunStopTime() returns the stop time of the current simulation run in the stop\_time parameter.

```
#include <mti.h>
static void checkStopTime( void * param )
 mtiTime64T stop time;
 mti_GetRunStopTime( &stop_time );
  mti PrintFormatted( "Time [%d,%d]: Run stop time is [%d,%d]\n",
                     mti_NowUpper(), mti_Now(),
                     MTI_TIME64_HI32(stop_time),
                     MTI TIME64 LO32(stop time) );
}
static void initInstance( void * param )
 mtiProcessIdT procid;
 procid = mti_CreateProcess( "Test Process", checkStopTime, 0 );
  mti_Sensitize( procid, mti_FindSignal( "/top/s1" ), MTI_EVENT );
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                    region,
                                                                         */
                               /* foreign architecture is instantiated.
                                                                        */
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                              /* foreign attribute.
                                                                         */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl;";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      component for model
      end component;
      for all : for model use entity work.for model(a);
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 5 ns;</pre>
      finst : for model;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 6
    # Time [0,5]: Run stop time is [0,6]
    VSIM 2> run 7
    # Time [0,10]: Run stop time is [0,13]
    VSIM 3> run 6
    # Time [0,15]: Run stop time is [0,19]
    VSIM 4> quit
```

# mti\_GetSecondaryName()

Gets the secondary name of a VHDL region.

## **Syntax**

sec\_name = mti\_GetSecondaryName( region\_id )

## **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL region

#### **Return Values**

Name	Type	Description
sec_name	char *	The secondary name of the specified region

# **Description**

mti\_GetSecondaryName() returns the secondary name of the specified region; that is, an architecture name. If the region is not a secondary design unit, then the parent secondary design unit is used. A NULL is returned if the region is a VHDL package.

You must not free The returned pointer.

```
#include <mti.h>
static void printRegionInfo( char * region )
 char *
              primary name;
 char *
              region_name;
 char *
             secondary_name;
 mtiRegionIdT regid;
  regid
                = mti_FindRegion( region );
 region name
               = mti_GetRegionFullName( regid );
 primary_name = mti_GetPrimaryName( regid );
  secondary name = mti GetSecondaryName( regid );
  mti PrintFormatted( " Region %s; Primary name is %s, "
                      "Secondary name is %s\n",
                       region name, primary name,
                       secondary name ? secondary name : "<NULL>" );
  mti_VsimFree( region_name );
static void initInstance( void * param )
 mti PrintFormatted( "Load Done Callback Function:\n" );
 printRegionInfo( "/top" );
 printRegionInfo( "/top/linst1" );
 printRegionInfo( "/top/linst2" );
 printRegionInfo( "/top/finst" );
  printRegionInfo( "/for pkg" );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  char * primary_name;
  char * region_name;
  char * secondary_name;
  mti PrintFormatted( "Foreign Init Function:\n" );
               = mti_GetRegionFullName( region );
  region name
  primary_name = mti_GetPrimaryName( region );
  secondary name = mti GetSecondaryName( region );
  mti PrintFormatted( " Region parameter is %s; Primary name is %s, "
                     "Secondary name is %s\n",
                     region name, primary name,
                     secondary name ? secondary name : "<NULL>" );
  mti_VsimFree( region_name );
```

```
mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture for arch of for model is
attribute foreign of for arch : architecture is "initForeign
for model.sl;";
begin
end for arch;
package for pkg is
procedure test proc;
end for pkg;
package body for pkg is
 procedure test proc is
   assert false report "I'm in the test proc." severity note;
  end;
end for pkg;
use work.for pkg.all;
entity lower is
end lower;
architecture level of lower is
begin
 p1 : process
 begin
  test_proc;
   wait for 20 ns;
  end process;
end level;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture beh of top is
 component for model
 end component;
 component lower
 end component;
begin
```

```
linst1 : lower;
     linst2 : lower;
     finst : for model;
    end beh;
    configuration cfg top of top is
     for beh
      for all : lower
       use entity work.lower(level);
      end for;
      for all : for model
       use entity work.for model(for arch);
      end for;
     end for;
    end cfg top;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.for pkg(body)
    # Loading work.top(beh)
    # Loading work.lower(level)
    # Loading work.for model(for arch)
    # Loading ./for model.sl
    # Foreign Init Function:
      Region parameter is /top/finst; Primary name is for model, Secondary
    name is for_arch
    # Load Done Callback Function:
        Region /top; Primary name is top, Secondary name is beh
        Region /top/linst1; Primary name is lower, Secondary name is level
        Region /top/linst2; Primary name is lower, Secondary name is level
       Region /top/finst; Primary name is for model, Secondary name is
    for arch
    # Region /for pkg; Primary name is for pkg, Secondary name is <NULL>
    VSIM 1> quit
```

# mti\_GetSignalMode()

Gets the mode (direction) of a signal.

### **Syntax**

direction = mti\_GetSignalMode( signal\_id )

### **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal

### **Return Values**

Name	Type	Description
direction	mtiDirectionT	The port mode of the specified signal

# **Description**

mti\_GetSignalMode() returns the direction (or port mode) of the specified VHDL signal. The direction is one of the following: MTI\_INTERNAL, MTI\_DIR\_IN, MTI\_DIR\_OUT, or MTI\_DIR\_INOUT. MTI\_INTERNAL indicates that the signal is not a port.

```
#include <mti.h>
static char * convertDirection( mtiDirectionT direction )
  switch ( direction ) {
   case MTI_INTERNAL: return "INTERNAL";
   case MTI_DIR_IN: return "IN";
case MTI_DIR_OUT: return "OUT";
    case MTI DIR INOUT: return "INOUT";
    default:
                        return "UNKNOWN";
}
void printSignals( mtiRegionIdT region, int indent )
  mtiSignalIdT sigid;
  for ( sigid = mti_FirstSignal( region ); sigid;
        sigid = mti_NextSignal() ) {
    if ( sigid ) {
      mti PrintFormatted( "%*cSignal %s: Direction is %s\n",
                          indent, ' ', mti GetSignalName( sigid ),
                          convertDirection( mti GetSignalMode( sigid )));
  }
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
  mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
  indent += 2;
  printSignals( region, indent );
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
    printHierarchy( regid, indent );
  mti_VsimFree( region_name );
void loadDoneCB( void * param )
  mti PrintMessage( "\nLoad Done phase:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                                /* The ID of the region in which this
                     region,
                                /* foreign architecture is instantiated.
  char
                                /\star The last part of the string in the
                                                                            */
                     *param,
                                /* foreign attribute.
                                                                            * /
```

```
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
mtiInterfaceListT *ports /* A list of ports for the foreign model. */
)
{
    mti_AddLoadDoneCB( loadDoneCB, 0 );
}
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;</pre>
  p1 : process(a)
  begin
   count <= count + 1 after 0 ns;</pre>
  end process;
end b;
library ieee;
use ieee.std logic 1164.all;
entity mid is
 port ( ptio : inout std_logic );
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
```

```
i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
  p1 : process
    begin
      ptio <= 'U';</pre>
      wait for 1 ns;
      ptio <= 'Z';</pre>
      wait for 30 ns;
    end process;
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  component mid is
    port ( ptio : inout std_logic );
  end component;
  signal sls : std logic := '0';
  inst1 : mid port map ( sls );
  sls <= std_logic'val( std_logic'pos(sls) + 1 ) after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Load Done phase:
# Region /top
     Signal sls: Direction is INTERNAL
#
     Region /top/inst1
       Signal ptio: Direction is INOUT
#
       Signal s1: Direction is INTERNAL
#
       Signal s2: Direction is INTERNAL
       Signal s3: Direction is INTERNAL
#
       Signal s4: Direction is INTERNAL
#
       Region /top/inst1/flip
#
#
         Signal a: Direction is IN
#
         Signal b: Direction is OUT
         Signal count: Direction is INTERNAL
#
       Region /top/inst1/i1
#
       Region /top/inst1/toggle
         Signal a: Direction is IN
         Signal b: Direction is OUT
         Signal count: Direction is INTERNAL
VSIM 1> quit
```

# mti\_GetSignalName()

Gets the simple name of a scalar or top-level composite signal.

## **Syntax**

signal\_name = mti\_GetSignalName( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal

#### **Return Values**

Name	Type	Description
signal_name	char *	The simple name of the signal

## **Description**

mti\_GetSignalName() returns the simple name of the specified VHDL or SystemC signal. If the signal is a composite subelement, then the name returned is the name of the top-level composite. You must not free the returned pointer.

To get the name of a composite subelement signal, use mti\_GetSignalNameIndirect().

```
#include <mti.h>
void printSignals( mtiRegionIdT region, int indent )
 mtiSignalIdT sigid;
 for ( sigid = mti_FirstSignal( region ); sigid;
        sigid = mti NextSignal() ) {
    if (sigid) {
     mti PrintFormatted( "%*cSignal %s\n",
                         indent, ' ', mti GetSignalName( sigid ) );
}
void printHierarchy( mtiRegionIdT region, int indent )
 char *
               region_name;
 mtiRegionIdT regid;
 region name = mti GetRegionFullName( region );
 mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
 indent += 2;
 printSignals( region, indent );
 for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, indent );
 mti VsimFree( region name );
void loadDoneCB( void * param )
 mtiSignalIdT * elem_list;
 mtiSiqnalIdT siqid;
 mti PrintMessage( "\nLoad Done phase:\n" );
 printHierarchy( mti GetTopRegion(), 1 );
 mti PrintMessage( "\nTesting names of composite subelements:\n" );
 sigid = mti FindSignal( "/top/inst1/s3" );
 elem_list = mti_GetSignalSubelements( sigid, 0 );
 mti_PrintFormatted( " Signal %s\n", mti_GetSignalName( elem_list[1] ) );
 mti VsimFree( elem list );
 sigid = mti FindSignal( "/top/inst1/s4" );
  elem list = mti GetSignalSubelements( sigid, 0 );
 mti_PrintFormatted( " Signal %s\n", mti_GetSignalName( elem_list[0] ) );
 mti_VsimFree( elem_list );
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                    region,
                               /* foreign architecture is instantiated.
 char
                               /* The last part of the string in the
                                                                          * /
                    *param,
```

```
/* foreign attribute. */
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
mtiInterfaceListT *ports /* A list of ports for the foreign model. */
)
{
    mti_AddLoadDoneCB( loadDoneCB, 0 );
}
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;</pre>
  p1 : process(a)
  begin
    count <= count + 1 after 0 ns;</pre>
  end process;
end b;
entity mid is
  type rectype is record
    a : integer;
    b : bit;
    c : bit vector( 3 downto 0 );
  end record;
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : rectype := ( 42, '1', "1100" );
  signal s4 : bit vector( 7 downto 0 ) := "10001111";
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
```

```
i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
      toggle : inv port map ( s1, s2 );
    end a;
    entity top is
    end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.for_model(a)
    # Loading ./for_model.sl
    # Loading work.inv(b)
    # Load Done phase:
    # Region /top
    #
       Region /top/inst1
    #
           Signal s1
    #
           Signal s2
    #
          Signal s3
    #
          Signal s4
          Region /top/inst1/i1
    #
          Region /top/inst1/toggle
    #
             Signal a
    #
             Signal b
             Signal count
    # Testing names of composite subelements:
       Signal s3
        Signal s4
    VSIM 1> quit
```

# mti\_GetSignalNameIndirect()

Gets the full simple name of a signal including array indices and record subelement names.

## **Syntax**

signal\_name = mti\_GetSignalNameIndirect( signal\_id, buffer, length )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal
buffer	char *	A buffer into which the signal name is to be placed; OPTIONAL - can be NULL
length	int	The length of the buffer parameter

### **Return Values**

Name	Type	Description
signal_name	char *	The full simple name of the specified signal

# **Description**

mti\_GetSignalNameIndirect() returns the full simple name of the specified VHDL or SystemC signal including array indices and record fields. If the buffer parameter is NULL, then mti\_GetSignalNameIndirect() allocates memory for the name and returns a pointer to it. The caller is responsible for freeing this memory with mti\_VsimFree(). If the buffer parameter is not NULL, then mti\_GetSignalNameIndirect() copies the name into the buffer parameter up to the length specified by the length parameter and also returns a pointer to the buffer parameter.

```
#include <mti.h>
static void printSignalInfo( mtiSignalIdT sigid, int indent )
char
              * signame;
 int
                i;
 mtiSignalIdT * elem list;
mtiTypeIdT
                sigtype;
 sigtype = mti_GetSignalType( sigid );
 signame = mti GetSignalNameIndirect( sigid, 0, 0 );
 mti_PrintFormatted( "%*c%s\n", indent, ' ', signame );
 mti_VsimFree( signame );
 switch ( mti GetTypeKind( sigtype ) ) {
  case MTI TYPE ARRAY:
   elem list = mti GetSignalSubelements( sigid, 0 );
   switch ( mti_GetTypeKind( mti_GetArrayElementType( sigtype )) ) {
    case MTI TYPE ARRAY:
    case MTI TYPE RECORD:
     for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
      printSignalInfo( elem_list[i], indent+2 );
     break;
    default:
    for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
      signame = mti GetSignalNameIndirect( elem list[i], 0, 0 );
      mti PrintFormatted( "%*c %s\n", indent, ' ', signame );
     mti VsimFree( signame );
     }
     break;
   mti VsimFree( elem list );
   break;
  case MTI TYPE RECORD:
   elem_list = mti_GetSignalSubelements( sigid, 0 );
   for ( i = 0; i < mti GetNumRecordElements( sigtype ); i++ ) {</pre>
    switch ( mti GetTypeKind( mti GetSignalType( elem list[i] )) ) {
    case MTI TYPE ARRAY:
     case MTI TYPE RECORD:
      printSignalInfo( elem list[i], indent+2 );
     break;
     default:
      signame = mti GetSignalNameIndirect( elem list[i], 0, 0 );
      mti PrintFormatted( "%*c %s\n", indent, ' ', signame );
      mti_VsimFree( signame );
      break;
   mti VsimFree( elem list );
  break;
  default:
  break;
```

```
void loadDoneCB( void * param )
mti PrintMessage( "\nComposite Signals:\n" );
mti PrintMessage( " Signal /top/s1:");
printSignalInfo( mti_FindSignal( "/top/s1" ), 4 );
mti_PrintMessage( " Signal /top/s2:");
printSignalInfo( mti_FindSignal( "/top/s2" ), 4 );
mti_PrintMessage( " Signal /top/s3:");
printSignalInfo( mti_FindSignal( "/top/s3" ), 4 );
 mti_PrintMessage( " Signal /top/s4:" );
 printSignalInfo( mti_FindSignal( "/top/s4" ), 4 );
 mti_PrintMessage( " Signal /top/s5:");
 printSignalInfo( mti_FindSignal( "/top/s5" ), 4 );
mti_PrintMessage( " Signal /top/s6:");
printSignalInfo( mti FindSignal( "/top/s6" ), 4 );
void initForeign(
 mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
                                                                        */
 char
                             /* The last part of the string in the
                                                                        */
                   *param,
                              /* foreign attribute.
                                                                        * /
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity top is
  type rectype is record
    a : integer;
    b : bit;
    c : bit vector( 3 downto 0 );
  end record;
  type rectype2 is record
   f1 : bit;
    f2 : rectype;
  end record;
  type al is array ( 2 downto 0 ) of bit;
  type a2 is array ( 3 downto 2 ) of a1;
  type a3 is array ( 1 to 2, 0 to 4 ) of character;
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : rectype := ( 42, '1', "1100" );
  signal s3 : bit_vector( 7 downto 0 ) := "10001111";
  signal s4 : rectype2 := ( '1', ( 16, '0', "1111" ) );
  signal s5 : a2 := ( "101", "011" );
  signal s6 : a3 := ( "Hello", "there" );
  component for model is
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for_model.sl
# Composite Signals:
#
    Signal /top/s1:
#
      s1
#
    Signal /top/s2:
#
    s2
#
       s2.a
#
       s2.b
#
       s2.c
#
         s2.c(3)
#
          s2.c(2)
          s2.c(1)
#
          s2.c(0)
#
#
   Signal /top/s3:
    s3
#
#
       s3(7)
#
       s3(6)
#
       s3 (5)
#
       s3 (4)
       s3(3)
       s3(2)
#
#
       s3 (1)
#
       s3(0)
#
   Signal /top/s4:
#
     s4
#
       s4.f1
#
       s4.f2
#
         s4.f2.a
         s4.f2.b
         s4.f2.c
#
           s4.f2.c(3)
           s4.f2.c(2)
#
           s4.f2.c(1)
#
            s4.f2.c(0)
#
   Signal /top/s5:
#
    s5
#
       ສ5 (3)
#
          s5(3)(2)
#
          s5(3)(1)
#
          s5(3)(0)
#
       s5(2)
#
          s5(2)(2)
#
          s5(2)(1)
          s5(2)(0)
#
  Signal /top/s6:
#
      s6
```

```
#
        s6(1)
#
          s6(1)(0)
#
          s6(1)(1)
          s6(1)(2)
          s6(1)(3)
          s6(1)(4)
        s6(2)
          s6(2)(0)
          s6(2)(1)
          s6(2)(2)
          s6(2)(3)
          s6(2)(4)
VSIM 1> quit
```

# mti\_GetSignalRegion()

Gets the region in which a signal is declared.

## **Syntax**

region\_id = mti\_GetSignalRegion( signal\_id )

## **Arguments**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal

#### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the region in which the specified signal is declared

# **Description**

mti\_GetSignalRegion() returns a handle to the region in which the specified VHDL or SystemC signal is declared.

If the signal is a port that has been collapsed, a handle to the region of the connected upper level signal is returned. Use the vsim option -nocollapse to disable the optimization of internal port map connections.

```
#include <mti.h>
void printSignals( mtiRegionIdT region, int indent )
  char
               * region name;
 mtiSignalIdT sigid;
  for ( sigid = mti FirstSignal( region ); sigid;
        sigid = mti NextSignal() ) {
         region name = mti GetRegionFullName( mti GetSignalRegion( sigid ));
         mti PrintFormatted( "%*cSignal %s is declared in region %s\n",
                            indent, ' ', mti_GetSignalName( sigid ),
                            region name );
         mti VsimFree( region name );
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
 mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
 mti_VsimFree( region_name );
 indent += 2;
 printSignals( region, indent );
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
    printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
 mti_PrintMessage( "\nHierarchy:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                                                                          */
                               /* The last part of the string in the
                                                                          * /
  char
                    *param,
                               /* foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model.
  mti_AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;</pre>
  p1 : process(a)
  begin
    count <= count + 1 after 0 ns;</pre>
  end process;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
```

```
toggle : inv port map ( s1, s2 );
    end a;
    entity top is
    end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # Region /top
         Region /top/inst1
           Signal s1 is declared in region /top/inst1
    #
           Signal s2 is declared in region /top/inst1
    #
    #
           Signal s3 is declared in region /top/inst1
           Signal s4 is declared in region /top/inst1
    #
    #
           Region /top/inst1/flip
             Signal a is declared in region /top/inst1/flip
             Signal b is declared in region /top/inst1/flip
             Signal count is declared in region /top/inst1/flip
           Region /top/inst1/i1
           Region /top/inst1/toggle
             Signal a is declared in region /top/inst1/toggle
             Signal b is declared in region /top/inst1/toggle
             Signal count is declared in region /top/inst1/toggle
    VSIM 1> quit
```

# mti\_GetSignalSubelements()

Gets the subelements of a composite signal.

## **Syntax**

elem\_list = mti\_GetSignalSubelements( signal\_id, buffer );

## **Arguments**

Name	Type	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC composite signal
buffer	mtiSignalIdT *	A buffer into which the subelement signal IDs are to be placed;
		OPTIONAL - can be NULL

#### **Return Values**

Name	Type	Description
elem_list	mtiSignalIdT *	An array containing the signal IDs of the subelements of the specified signal

# **Description**

mti\_GetSignalSubelements() returns an array containing the signal IDs of the subelements of the specified VHDL or SystemC composite signal. If the buffer parameter is NULL, mti\_GetSignalSubelements() allocates memory for the array and returns a pointer to it. The caller is responsible for freeing this memory with mti\_VsimFree(). If the buffer parameter is not NULL, then mti\_GetSignalSubelements() copies the subelement signal IDs into the buffer and also returns the buffer parameter. The length for the buffer parameter and the return value can be determined by calling mti\_TickLength() on the type of the signal\_id.

mti\_GetSignalSubelements() returns NULL if the signal\_id parameter is not a handle to a VHDL composite signal.

The internal representation of multi-dimensional arrays is the same as arrays of arrays. For example, array a(x,y,z) is accessed in the same manner as a(x)(y)(z). In order to get to the scalar subelements of an array of arrays, you must use mti\_GetSignalSubelements() on each level of the array until reaching the scalar subelements.

```
#include <mti.h>
static void printSignalInfo( mtiSignalIdT sigid, int indent )
  char
               * signame;
  int
                 i;
  mtiSignalIdT * elem list;
 mtiTypeIdT
                 sigtype;
  sigtype = mti_GetSignalType( sigid );
  signame = mti GetSignalNameIndirect( sigid, 0, 0 );
  mti_PrintFormatted( "%*c%s\n", indent, ' ', signame );
  mti_VsimFree( signame );
  switch ( mti GetTypeKind( sigtype ) ) {
  case MTI TYPE_ARRAY:
    elem list = mti GetSignalSubelements( sigid, 0 );
    switch ( mti_GetTypeKind( mti_GetArrayElementType( sigtype )) ) {
     case MTI TYPE ARRAY:
     case MTI TYPE RECORD:
      for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
        printSignalInfo( elem_list[i], indent+2 );
     break;
     default:
      for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
        signame = mti GetSignalNameIndirect( elem list[i], 0, 0 );
        mti PrintFormatted( "%*c %s\n", indent, ' ', signame );
        mti VsimFree( signame );
      }
      break;
    mti VsimFree( elem list );
   break;
   case MTI TYPE RECORD:
    elem_list = mti_GetSignalSubelements( sigid, 0 );
    for ( i = 0; i < mti GetNumRecordElements( sigtype ); i++ ) {</pre>
      switch ( mti GetTypeKind( mti GetSignalType( elem list[i] )) ) {
        case MTI TYPE ARRAY:
        case MTI TYPE RECORD:
          printSignalInfo( elem list[i], indent+2 );
         break;
        default:
          signame = mti GetSignalNameIndirect( elem list[i], 0, 0 );
          mti PrintFormatted( "%*c %s\n", indent, ' ', signame );
          mti_VsimFree( signame );
          break;
      }
   mti VsimFree( elem list );
   break;
  default:
    break;
```

```
void loadDoneCB( void * param )
 mti PrintMessage( "\nComposite Signals:\n" );
 mti PrintMessage( " Signal /top/s1:");
 printSignalInfo( mti_FindSignal( "/top/s1" ), 4 );
 mti_PrintMessage( " Signal /top/s2:");
 printSignalInfo( mti_FindSignal( "/top/s2" ), 4 );
 mti_PrintMessage( " Signal /top/s3:");
 printSignalInfo( mti_FindSignal( "/top/s3" ), 4 );
 mti_PrintMessage( " Signal /top/s4:");
 printSignalInfo( mti_FindSignal( "/top/s4" ), 4 );
 mti_PrintMessage( " Signal /top/s5:");
 printSignalInfo( mti_FindSignal( "/top/s5" ), 4 );
 mti_PrintMessage( " Signal /top/s6:");
 printSignalInfo( mti FindSignal( "/top/s6" ), 4 );
void initForeign(
 mtiRegionIdT
                            /* The ID of the region in which this
                   region,
                            /* foreign architecture is instantiated.
  char
                            /* The last part of the string in the
                                                                   */
                  *param,
                            /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity top is
  type rectype is record
    a : integer;
    b : bit;
    c : bit vector( 3 downto 0 );
  end record;
  type rectype2 is record
   f1 : bit;
    f2 : rectype;
  end record;
  type al is array ( 2 downto 0 ) of bit;
  type a2 is array ( 3 downto 2 ) of a1;
  type a3 is array ( 1 to 2, 0 to 4 ) of character;
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : rectype := ( 42, '1', "1100" );
  signal s3 : bit_vector( 7 downto 0 ) := "10001111";
  signal s4 : rectype2 := ( '1', ( 16, '0', "1111" ) );
  signal s5 : a2 := ( "101", "011" );
  signal s6 : a3 := ( "Hello", "there" );
  component for model is
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for_model.sl
# Composite Signals:
#
    Signal /top/s1:
#
      s1
#
    Signal /top/s2:
#
    s2
#
       s2.a
#
       s2.b
#
       s2.c
         s2.c(3)
#
          s2.c(2)
#
          s2.c(1)
#
          s2.c(0)
#
#
   Signal /top/s3:
    s3
#
#
       s3(7)
#
       s3(6)
#
       s3(5)
#
       s3(4)
       s3(3)
#
       s3(2)
#
       s3(1)
#
       s3(0)
#
  Signal /top/s4:
#
     s4
#
       s4.f1
#
       s4.f2
#
         s4.f2.a
         s4.f2.b
         s4.f2.c
#
           s4.f2.c(3)
           s4.f2.c(2)
#
           s4.f2.c(1)
#
            s4.f2.c(0)
#
   Signal /top/s5:
#
    s5
#
       ສ5 (3)
#
          s5(3)(2)
#
          s5(3)(1)
#
          s5(3)(0)
#
       s5(2)
#
          s5(2)(2)
#
          s5(2)(1)
          s5(2)(0)
#
  Signal /top/s6:
#
      s6
```

```
#
        s6(1)
#
          s6(1)(0)
#
          s6(1)(1)
          s6(1)(2)
          s6(1)(3)
          s6(1)(4)
        s6(2)
          s6(2)(0)
          s6(2)(1)
          s6(2)(2)
          s6(2)(3)
          s6(2)(4)
VSIM 1> quit
```

# mti\_GetSignalType()

Gets the type of a signal.

# **Syntax**

type\_id = mti\_GetSignalType( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal

## **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the type ID of the specified signal

# **Description**

mti\_GetSignalType() returns a handle to the type ID of the specified VHDL or SystemC signal.

### **Examples**

#### FLI code

```
#include <mti.h>
static char * getTypeName( mtiTypeIdT type id )
  switch ( mti GetTypeKind( type id ) ) {
    case MTI TYPE SCALAR: return "SCALAR";
   case MTI_TYPE_ARRAY: return "ARRAY";
case MTI_TYPE_RECORD: return "RECORD";
case MTI_TYPE_ENUM: return "ENUM";
    case MTI_TYPE_PHYSICAL: return "PHYSICAL";
    case MTI_TYPE_REAL: return "REAL";
    case MTI_TYPE_TIME:
                            return "TIME";
    default:
                             return "UNKNOWN";
}
static void printSignalInfo( mtiSignalIdT sigid, int indent )
                * signame;
  char
  int
                 i;
  mtiSignalIdT * elem list;
  mtiTypeIdT
                 sigtype;
  sigtype = mti_GetSignalType( sigid );
  signame = mti GetSignalNameIndirect( sigid, 0, 0 );
  mti PrintFormatted( "%*c%s is of type %s\n", indent, ' ', signame,
                      getTypeName( mti GetSignalType( sigid )) );
  mti_VsimFree( signame );
  switch ( mti_GetTypeKind( sigtype ) ) {
   case MTI TYPE ARRAY:
    elem_list = mti_GetSignalSubelements( sigid, 0 );
    switch ( mti GetTypeKind( mti GetArrayElementType( sigtype )) ) {
     case MTI TYPE ARRAY:
     case MTI_TYPE_RECORD:
      for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
        printSignalInfo( elem_list[i], indent+2 );
      break;
     default:
      for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
        signame = mti_GetSignalNameIndirect( elem_list[i], 0, 0 );
        mti_PrintFormatted( "%*c%s is of type %s\n", indent, ' ', signame,
                           getTypeName( mti GetSignalType( elem list[i] )) );
        mti VsimFree( signame );
      break;
    mti_VsimFree( elem_list );
    break;
   case MTI TYPE RECORD:
    elem list = mti GetSignalSubelements( sigid, 0 );
    for ( i = 0; i < mti GetNumRecordElements( sigtype ); i++ ) {</pre>
      switch ( mti_GetTypeKind( mti_GetSignalType( elem_list[i] )) ) {
```

```
case MTI_TYPE_ARRAY:
        case MTI_TYPE_RECORD:
          printSignalInfo( elem list[i], indent+2 );
          break:
        default:
          signame = mti GetSignalNameIndirect( elem list[i], 0, 0 );
          mti PrintFormatted( "%*c%s is of type %s\n", indent, ' ', signame,
                           getTypeName( mti_GetSignalType( elem_list[i] )) );
          mti VsimFree( signame );
          break;
    mti_VsimFree( elem_list );
    break;
  default:
    break;
}
void loadDoneCB( void * param )
  mti_PrintMessage( "\nComposite Signals:\n" );
  mti PrintMessage( " Signal /top/s1:");
 printSignalInfo( mti_FindSignal( "/top/s1" ), 4 );
mti_PrintMessage( " Signal /top/s2:" );
  printSignalInfo( mti_FindSignal( "/top/s2" ), 4 );
  mti PrintMessage( " Signal /top/s3:");
  printSignalInfo( mti_FindSignal( "/top/s3" ), 4 );
  mti PrintMessage( " Signal /top/s4:");
  printSignalInfo( mti FindSignal( "/top/s4" ), 4 );
  mti PrintMessage( " Signal /top/s5:");
  printSignalInfo( mti_FindSignal( "/top/s5" ), 4 );
  mti PrintMessage( " Signal /top/s6:");
  printSignalInfo( mti_FindSignal( "/top/s6" ), 4 );
void initForeign(
  mtiRegionIdT
                                /* The ID of the region in which this
                     region,
                                /* foreign architecture is instantiated.
  char
                     *param,
                                /* The last part of the string in the
                                                                           */
                                /* foreign attribute.
                                                                           */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity top is
  type rectype is record
    a : integer;
    b : bit;
    c : bit vector( 3 downto 0 );
  end record;
  type rectype2 is record
   f1 : bit;
    f2 : rectype;
  end record;
  type al is array ( 2 downto 0 ) of bit;
  type a2 is array ( 3 downto 2 ) of a1;
  type a3 is array ( 1 to 2, 0 to 4 ) of character;
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : rectype := ( 42, '1', "1100" );
  signal s3 : bit_vector( 7 downto 0 ) := "10001111";
  signal s4 : rectype2 := ( '1', ( 16, '0', "1111" ) );
  signal s5 : a2 := ( "101", "011" );
  signal s6 : a3 := ( "Hello", "there" );
  component for model is
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Composite Signals:
   Signal /top/s1:
#
    s1 is of type ENUM
  Signal /top/s2:
  s2 is of type RECORD
       s2.a is of type SCALAR
       s2.b is of type ENUM
       s2.c is of type ARRAY
         s2.c(3) is of type ENUM
         s2.c(2) is of type ENUM
         s2.c(1) is of type ENUM
         s2.c(0) is of type ENUM
#
  Signal /top/s3:
#
#
   s3 is of type ARRAY
#
      s3(7) is of type ENUM
       s3(6) is of type ENUM
       s3(5) is of type ENUM
       s3(4) is of type ENUM
       s3(3) is of type ENUM
       s3(2) is of type ENUM
       s3(1) is of type ENUM
       s3(0) is of type ENUM
#
  Signal /top/s4:
#
    s4 is of type RECORD
#
#
       s4.f1 is of type ENUM
#
       s4.f2 is of type RECORD
#
         s4.f2.a is of type SCALAR
         s4.f2.b is of type ENUM
         s4.f2.c is of type ARRAY
           s4.f2.c(3) is of type ENUM
           s4.f2.c(2) is of type ENUM
           s4.f2.c(1) is of type ENUM
#
#
           s4.f2.c(0) is of type ENUM
  Signal /top/s5:
#
    s5 is of type ARRAY
#
#
      s5(3) is of type ARRAY
#
          s5(3)(2) is of type ENUM
          s5(3)(1) is of type ENUM
#
#
         s5(3)(0) is of type ENUM
       s5(2) is of type ARRAY
         s5(2)(2) is of type ENUM
          s5(2)(1) is of type ENUM
          s5(2)(0) is of type ENUM
  Signal /top/s6:
    s6 is of type ARRAY
```

```
# s6(1) is of type ARRAY

# s6(1)(0) is of type ENUM

# s6(1)(1) is of type ENUM

# s6(1)(2) is of type ENUM

# s6(1)(3) is of type ENUM

# s6(1)(4) is of type ENUM

# s6(2) is of type ARRAY

# s6(2)(0) is of type ENUM

# s6(2)(1) is of type ENUM

# s6(2)(2) is of type ENUM

# s6(2)(3) is of type ENUM

# s6(2)(4) is of type ENUM

VSIM 1> quit
```

# mti\_GetSignalValue()

Gets the value of a VHDL or SystemC scalar signal of type enumeration, integer, or physical (VHDL only).

## **Syntax**

value = mti\_GetSignalValue( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC scalar signal of type enumeration, integer, or physical (VHDL only)

### **Return Values**

Name	Type	Description
value	mtiInt32T	The current value of the specified signal

# **Description**

mti\_GetSignalValue() returns the value of signals of type enumeration, integer, and physical (VHDL only). For composite, real, and time type signals, use mti\_GetSignalValueIndirect().

## **Examples**

#### FLI code

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                       * name;
 mtiSignalIdT
                          sigid;
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
                              /st List of signals. st/
  signalInfoT * sig info;
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue( mtiSignalIdT sigid, mtiTypeIdT sigtype, int indent )
  switch ( mti GetTypeKind(sigtype) ) {
    case MTI_TYPE_ENUM:
        char ** enum_values;
        mtiInt32T scalar val;
        scalar_val = mti_GetSignalValue( sigid );
        enum values = mti GetEnumValues( sigtype );
        mti_PrintFormatted( " %s\n", enum_values[scalar_val] );
      break;
    case MTI TYPE PHYSICAL:
    case MTI_TYPE_SCALAR:
      {
        mtiInt32T scalar_val;
        scalar_val = mti_GetSignalValue( sigid );
        mti PrintFormatted( " %d\n", scalar val );
      break;
    case MTI TYPE ARRAY:
      {
        int
                     i;
        mtiInt32T num_elems;
mtiTypeIdT elem_type;
        mtiTypeKindT elem typekind;
                   * array_val;
        array_val = mti_GetArraySignalValue( sigid, 0 );
        num elems = mti TickLength( sigtype );
        elem_type = mti_GetArrayElementType( sigtype );
        elem_typekind = mti_GetTypeKind( elem_type );
        switch ( elem typekind ) {
          case MTI_TYPE_ENUM:
              char ** enum_values;
              enum values = mti GetEnumValues( elem type );
              if ( mti TickLength( elem type ) > 256 ) {
                mtiInt32T * val = array val;
                for ( i = 0; i < num_elems; i++ ) {
```

```
mti_PrintFormatted( " %s", enum_values[val[i]] );
          } else {
           char * val = array_val;
            for (i = 0; i < num elems; i++) {
             mti PrintFormatted( " %s", enum values[val[i]] );
          }
        }
       break;
      case MTI TYPE PHYSICAL:
      case MTI TYPE SCALAR:
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " %d", val[i] );
       break;
      case MTI_TYPE_ARRAY:
       mti PrintMessage( " ARRAY");
      case MTI TYPE RECORD:
       mti PrintMessage( " RECORD");
       break;
      case MTI_TYPE_REAL:
        {
         double * val = array_val;
         for ( i = 0; i < num elems; i++ ) {
           mti PrintFormatted( " %g", val[i] );
       break;
      case MTI_TYPE_TIME:
         mtiTime64T * val = array val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " [%d,%d]",
                              MTI TIME64 HI32(val[i]),
                               MTI_TIME64_LO32(val[i]) );
          }
       break;
     default:
       break;
   mti PrintFormatted( "\n" );
   mti VsimFree( array val );
 break;
case MTI TYPE RECORD:
                  i;
   mtiSignalIdT * elem list;
   mtiInt32T num elems;
   elem_list = mti_GetSignalSubelements( sigid, 0 );
   num elems = mti GetNumRecordElements( sigtype );
   mti_PrintFormatted( "\n" );
```

{

```
for ( i = 0; i < num elems; <math>i++ ) {
          mti_PrintFormatted( "%*c", indent, ' ' );
          printValue( elem list[i], mti GetSignalType(elem list[i]),
                     indent+2);
        mti VsimFree( elem list );
      }
     break;
    case MTI TYPE REAL:
        double real val;
        mti GetSignalValueIndirect( sigid, &real val );
        mti_PrintFormatted( " %g\n", real_val );
     break;
    case MTI_TYPE_TIME:
        mtiTime64T time val;
        mti_GetSignalValueIndirect( sigid, &time_val );
        mti_PrintFormatted( " [%d,%d]\n",
                           MTI TIME64 HI32(time val),
                           MTI_TIME64_LO32(time_val) );
     break;
    default:
     mti_PrintMessage( "\n" );
     break;
}
static void checkValues( void *inst_info )
  instanceInfoT *inst data = (instanceInfoT *)inst info;
              *siginfo;
 signalInfoT
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
   mti_PrintFormatted( " Signal %s:", siginfo->name );
   printValue( siginfo->sigid, siginfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti_Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti GetSignalType( sigid );
 siginfo->next
                 = 0;
 return( siginfo );
}
```

```
static void initInstance( void * param )
  instanceInfoT * inst data;
 mtiSignalIdT sigid;
  signalInfoT * curr info;
  signalInfoT * siginfo;
  inst_data
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
       inst data->sig info = siginfo;
      curr info->next = siginfo;
      curr_info = siginfo;
  }
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          * /
 {\tt mtiInterfaceListT} *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type rectype is record
   a : bit;
    b : integer;
    c : bitarray;
  end record;
  type bigtime is range 0 to integer'high
    units
      hour;
      day = 24 hour;
week = 7 day;
      month = 4 week;
      year = 12 month;
    end units;
end top;
architecture a of top is
  signal bitsig : bit := '1';
signal intsig : integer := 42;
signal physsig : bigtime := 3 hour;
  signal realsig : real := 10.2;
signal timesig : time := 3 ns;
  signal stdlogicsig : std logic := 'H';
  signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
                       : rectype := ( '0', 0, "1001" );
  signal rec
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  bitsiq
              <= not bitsig after 5 ns;
  intsig
              <= intsig + 1 after 5 ns;</pre>
```

```
physsia
                  <= physsig + 1 hour after 5 ns;
      realsig <= realsig + 1.1 after 5 ns;
timesig <= timesig + 2 ns after 5 ns;
      stdlogicsig <= not stdlogicsig after 5 ns;</pre>
      stdlogicarr <= not stdlogicarr after 5 ns;</pre>
      rec.a
                 <= not rec.a after 5 ns;</pre>
                 <= rec.b + 1 after 5 ns;</pre>
      rec.b
      rec.c
                  <= not rec.c after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 15
    # Time [0,6]:
    # Signal bitsig: '0'
    # Signal intsig: 43
      Signal physsig: 4
      Signal realsig: 11.3
       Signal timesig: [0,5]
       Signal stdlogicsig: '0'
       Signal stdlogicarr: '1' '0' '1' '0'
       Signal rec:
    #
            '1'
    #
            1
            '0' '1' '1' '0'
    # Time [0,11]:
    # Signal bitsig: '1'
      Signal intsig: 44
       Signal physsig: 5
    #
       Signal realsig: 12.4
       Signal timesig: [0,7]
       Signal stdlogicsig: '1'
       Signal stdlogicarr: '0' '1' '0' '1'
    #
    #
       Signal rec:
    #
            '0'
    #
            2
            '1' '0' '0' '1'
    VSIM 2> quit
```

# mti\_GetSignalValueIndirect()

Gets the value of a VHDL signal of any type except record.

## **Syntax**

value = mti\_GetSignalValueIndirect( signal\_id, buffer )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal of any type except record
buffer	void *	A buffer into which the value is to be placed; OPTIONAL - can be NULL

### **Return Values**

Name	Type	Description
value	void *	A pointer to the value of the specified signal

## **Description**

mti\_GetSignalValueIndirect() returns the value of a signal of any type except record. mti\_GetSignalValueIndirect() must be used for scalar signals of type real and time.

If the buffer parameter is NULL, mti\_GetSignalValueIndirect() allocates memory for the value and returns a pointer to it. The caller is responsible for freeing this memory with mti\_VsimFree(). If the buffer parameter is not NULL, mti\_GetSignalValueIndirect() copies the value into the buffer parameter and also returns the buffer parameter.

The returned value is interpreted as follows:

For a scalar signal or a subelement of type	The value should be cast to
Enum	(char *) if <= 256 values
	(mtiInt32T *) if > 256 values
Physical	(mtiInt32T *)
Real	(double *)
Scalar (Integer)	(mtiInt32T *)
Time	(mtiTime64T *)

In order to get the value of a record signal, use mti\_GetSignalSubelements() to get handles to the signal subelements and then use mti\_GetSignalValue(), mti\_GetSignalValueIndirect(), or mti\_GetArraySignalValue() on each of the subelements.

### **Examples**

#### FLI code

```
#include <mti.h>
 typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                       * name;
 char
                         sigid;
 mtiSignalIdT
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
                              /* List of signals. */
 signalInfoT * sig info;
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue( mtiSignalIdT sigid, mtiTypeIdT sigtype, int indent )
 switch ( mti GetTypeKind(sigtype) ) {
    case MTI_TYPE_ENUM:
       char ** enum_values;
       mtiInt32T scalar val;
        scalar_val = mti_GetSignalValue( sigid );
        enum values = mti GetEnumValues( sigtype );
       mti_PrintFormatted( " %s\n", enum_values[scalar_val] );
     break;
    case MTI TYPE PHYSICAL:
    case MTI_TYPE_SCALAR:
      {
       mtiInt32T scalar_val;
       scalar_val = mti_GetSignalValue( sigid );
       mti PrintFormatted( " %d\n", scalar val );
     break;
    case MTI TYPE ARRAY:
      {
       int
                     i;
       mtiInt32T num_elems;
mtiTypeIdT elem_type;
        mtiTypeKindT elem typekind;
                   * array_val;
        array_val = mti_GetSignalValueIndirect( sigid, 0 );
        num elems = mti TickLength( sigtype );
        elem_type = mti_GetArrayElementType( sigtype );
        elem_typekind = mti_GetTypeKind( elem_type );
        switch ( elem typekind ) {
         case MTI_TYPE_ENUM:
              char ** enum_values;
              enum values = mti GetEnumValues( elem type );
              if ( mti TickLength( elem type ) > 256 ) {
               mtiInt32T * val = array val;
                for ( i = 0; i < num_elems; i++ ) {
```

```
mti_PrintFormatted( " %s", enum_values[val[i]] );
          } else {
           char * val = array_val;
            for (i = 0; i < num elems; i++) {
             mti PrintFormatted( " %s", enum values[val[i]] );
          }
        }
       break;
      case MTI TYPE PHYSICAL:
      case MTI TYPE SCALAR:
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " %d", val[i] );
       break;
      case MTI_TYPE_ARRAY:
       mti PrintMessage( " ARRAY");
       break;
      case MTI TYPE RECORD:
       mti PrintMessage( " RECORD");
       break;
      case MTI_TYPE_REAL:
        {
         double * val = array_val;
         for ( i = 0; i < num elems; i++ ) {
           mti PrintFormatted( " %g", val[i] );
       break;
      case MTI_TYPE_TIME:
         mtiTime64T * val = array val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " [%d,%d]",
                              MTI TIME64 HI32(val[i]),
                               MTI_TIME64_LO32(val[i]) );
          }
       break;
     default:
       break;
    }
   mti PrintFormatted( "\n" );
   mti VsimFree( array val );
 break;
case MTI TYPE RECORD:
                  i;
   mtiSignalIdT * elem list;
   mtiInt32T num elems;
   elem_list = mti_GetSignalSubelements( sigid, 0 );
   num elems = mti GetNumRecordElements( sigtype );
   mti_PrintFormatted( "\n" );
```

{

```
for ( i = 0; i < num elems; <math>i++ ) {
          mti_PrintFormatted( "%*c", indent, ' ' );
          printValue( elem list[i], mti GetSignalType(elem list[i]),
                     indent+2);
        mti VsimFree( elem list );
      }
     break;
    case MTI TYPE REAL:
        double real val;
        mti GetSignalValueIndirect( sigid, &real val );
        mti_PrintFormatted( " %g\n", real_val );
     break:
    case MTI_TYPE_TIME:
       mtiTime64T time val;
        mti_GetSignalValueIndirect( sigid, &time_val );
        mti_PrintFormatted( " [%d,%d]\n",
                           MTI TIME64 HI32(time val),
                           MTI_TIME64_LO32(time_val) );
     break;
    default:
     mti_PrintMessage( "\n" );
     break;
}
static void checkValues( void *inst_info )
  instanceInfoT *inst data = (instanceInfoT *)inst info;
              *siginfo;
 signalInfoT
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
   mti_PrintFormatted( " Signal %s:", siginfo->name );
   printValue( siginfo->sigid, siginfo->typeid, 4 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti_Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti GetSignalType( sigid );
 siginfo->next
                 = 0;
 return( siginfo );
}
```

```
static void initInstance( void * param )
  instanceInfoT * inst data;
 mtiSignalIdT sigid;
  signalInfoT * curr info;
  signalInfoT * siginfo;
  inst_data
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
     inst data->sig info = siginfo;
      curr info->next = siginfo;
    curr_info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          * /
 {\tt mtiInterfaceListT} *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array( 2 downto 0 ) of integer;
  type rectype is record
   a : bit;
   b : integer;
   c : bitarray;
  end record;
  type bigtime is range 0 to integer'high
  units
   hour;
   day = 24 hour;
   week = 7 \text{ day};
   month = 4 week;
   year = 12 month;
  end units;
end top;
architecture a of top is
                : bit
                  signal bitsig
  signal intsig
  signal physsig
                   : bigtime := 3 hour;
 signal realsig : real := 10.2;
  signal timesig
                   : time
                               := 3 \text{ ns};
  signal stdlogicsig : std logic := 'H';
  signal bitarr
                    : bitarray := "1100";
                    : intarray := ( 5, 7, 9 );
  signal intarr
  signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
                     : rectype := ( '0', 0, "1001" );
  signal rec
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
```

#### mti\_GetSignalValueIndirect()

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,6]:
   Signal bitsig: '0'
  Signal intsig: 43
# Signal physsig: 4
  Signal realsig: 11.3
  Signal timesig: [0,5]
  Signal stdlogicsig: '0'
  Signal bitarr: '0' '0'
                             '1' '1'
  Signal intarr: 6 8 10
#
  Signal stdlogicarr: '1'
                            '0' '1' '0'
#
  Signal rec:
#
#
       '1'
#
       1
       101
           '1' '1' '0'
#
# Time [0,11]:
  Signal bitsig: '1'
  Signal intsig: 44
  Signal physsig: 5
  Signal realsig: 12.4
  Signal timesig: [0,7]
   Signal stdlogicsig: '1'
  Signal bitarr: '1' '1'
                             101
                                  '0'
   Signal intarr: 7 9 11
#
   Signal stdlogicarr: '0'
                             '1'
                                  '0' '1'
#
   Signal rec:
#
       101
       2
       '1' '0' '0' '1'
VSIM 2> quit
```

# mti\_GetTopRegion()

Gets the first top-level region.

## **Syntax**

region\_id = mti\_GetTopRegion()

## **Arguments**

None

### **Return Values**

Name	Type	Description
region_id	mtiRegionIdT	A handle to the first top-level region

# **Description**

mti\_GetTopRegion() returns the region ID of the first top-level region in the design hierarchy. You can use mti\_NextRegion() to get additional top-level regions. Top-level regions are VHDL architectures and packages. Verilog modules, and SystemC sc\_modules. If the region\_id is a handle to a Verilog region, then you can use it with PLI functions to obtain information about and access objects in the Verilog region.

## **Examples**

#### FLI code

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
 mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, indent );
  mti_VsimFree( region_name );
void loadDoneCB( void * param )
  mtiRegionIdT regid;
 mti_PrintMessage( "\nDesign Hierarchy:\n" );
 for ( regid = mti_GetTopRegion(); regid; regid = mti_NextRegion(regid) ) {
   printHierarchy( regid, 1 );
}
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( loadDoneCB, 0 );
```

```
top.vhd
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
 b <= a after delay;
end b;
package my pkg is
  type my type is array ( 7 downto 0 ) of integer;
end package my pkg;
use work.my pkg.all;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;
```

```
s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
end top;
architecture a of top is
  component mid is
  end component;
begin
  inst1 : mid;
end a;
vertop.v
module verbot;
 reg reg2;
  initial begin
    reg2 = 0;
  end
  always begin
    #5 reg2 = ~ reg2;
  end
endmodule
module vertop;
  reg reg1;
  initial begin
    reg1 = 0;
  always begin
    #5 reg1 = \sim reg1;
  verbot verinst1 ();
```

endmodule

#### Simulation output

```
% vloq vertop.v
Model Technology ModelSim SE/EE vlog 5.4b Compiler 2000.06 Jun 9 2000
-- Compiling module verbot
-- Compiling module vertop
Top level modules:
 vertop
% vcom -93 top.vhd
Model Technology ModelSim SE/EE vcom 5.4b Compiler 2000.06 Jun 9 2000
-- Loading package standard
-- Compiling entity for model
-- Compiling architecture a of for model
-- Compiling entity inv
-- Compiling architecture b of inv
-- Compiling package my_pkg
-- Loading package my pkg
-- Compiling entity mid
-- Compiling architecture a of mid
-- Loading entity for model
-- Loading entity inv
-- Compiling entity top
-- Compiling architecture a of top
-- Loading entity mid
% vsim -c top vertop
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top vertop
# Loading .../modeltech/sunos5/../std.standard
# Loading work.my_pkg
# Loading work.top(a)
# Loading work.vertop
# Loading work.verbot
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Hierarchy:
# Region /top
  Region /top/inst1
      Region /top/inst1/flip
#
#
      Region /top/inst1/i1
     Region /top/inst1/toggle
# Region /vertop
   Region /vertop/verinst1
# Region /standard
# Region /my_pkg
VSIM 1> quit
```

# mti\_GetTypeKind()

Gets the kind of a type.

## **Syntax**

type\_kind = mti\_GetTypeKind( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

## **Return Values**

Name	Туре	Description
type_kind	mtiTypeKindT	The kind of the specified type

## **Description**

mti\_GetTypeKind() returns the kind of the specified VHDL or SystemC type. The returned value is one of the following:

type_kind	VHDL type
MTI_TYPE_SCALAR	Integer
MTI_TYPE_ARRAY	Array
MTI_TYPE_RECORD	Record
MTI_TYPE_ENUM	Enumeration
MTI_TYPE_PHYSICAL	Physical
MTI_TYPE_REAL	Real
MTI_TYPE_ACCESS	Access
MTI_TYPE_FILE	File
MTI_TYPE_TIME	Time

## **Examples**

#### FLI code

```
#include <mti.h>
static void printSignalInfo( mtiSignalIdT sigid, int indent )
  char
               * signame;
  int
                 i;
  mtiSignalIdT * elem list;
  mtiTypeIdT
                 sigtype;
  sigtype = mti_GetSignalType( sigid );
  signame = mti GetSignalNameIndirect( sigid, 0, 0 );
  mti_PrintFormatted( "%*c%s ", indent, ' ', signame );
  mti_VsimFree( signame );
  switch ( mti_GetTypeKind( sigtype ) ) {
    case MTI TYPE SCALAR:
      mti_PrintFormatted( "is of type INTEGER\n" );
      break;
    case MTI TYPE ENUM:
      mti PrintFormatted( "is of type ENUMERATION\n" );
      break;
    case MTI TYPE PHYSICAL:
      mti_PrintFormatted( "is of type PHYSICAL\n" );
      break;
    case MTI TYPE REAL:
      mti PrintFormatted( "is of type REAL\n" );
    case MTI TYPE TIME:
      mti_PrintFormatted( "is of type TIME\n" );
      break;
    case MTI TYPE ARRAY:
      mti PrintFormatted( "is of type ARRAY\n" );
      elem list = mti GetSignalSubelements( sigid, 0 );
      for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
        printSignalInfo( elem_list[i], indent+2 );
      mti VsimFree( elem list );
      break;
    case MTI TYPE RECORD:
      mti PrintFormatted( "is of type RECORD\n" );
      elem_list = mti_GetSignalSubelements( sigid, 0 );
      for ( i = 0; i < mti_GetNumRecordElements( sigtype ); i++ ) {</pre>
        printSignalInfo( elem list[i], indent+2 );
      mti_VsimFree( elem_list );
      break:
    default:
      mti PrintFormatted( "is of type UNKNOWN\n" );
      break;
}
void loadDoneCB( void * param )
```

```
mtiRegionIdT regid;
 mtiSignalIdT sigid;
 mti PrintFormatted( "\nSignals:\n" );
  for ( regid = mti_GetTopRegion(); regid; regid = mti_NextRegion(regid) ) {
    for ( sigid = mti_FirstSignal( regid ); sigid;
          sigid = mti_NextSignal()) {
      printSignalInfo( sigid, 2 );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
                                                                         */
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
 mti_AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity top is
  type rectype is record
    a : integer;
    b : bit;
    c : bit vector( 3 downto 0 );
  end record;
  type al is array ( 2 downto 0 ) of bit;
  type a2 is array ( 3 downto 2 ) of a1;
end top;
architecture a of top is
  signal s1 : bit := '0';
  signal s2 : rectype := ( 42, '1', "1100" );
  signal s3 : bit_vector( 7 downto 0 ) := "10001111";
  signal s5 : a2 := ( "101", "011" );
  signal s6 : integer := 42;
  signal s7 : real := 17.8;
  signal s8 : time := 11 ns;
  component for model is
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Signals:
    s1 is of type ENUMERATION
    s2 is of type RECORD
    s2.a is of type INTEGER
#
    s2.b is of type ENUMERATION
    s2.c is of type ARRAY
       s2.c(3) is of type ENUMERATION
       s2.c(2) is of type ENUMERATION
       s2.c(1) is of type ENUMERATION
       s2.c(0) is of type ENUMERATION
#
   s3 is of type ARRAY
#
    s3(7) is of type ENUMERATION
#
     s3(6) is of type ENUMERATION
#
#
     s3(5) is of type ENUMERATION
#
    s3(4) is of type ENUMERATION
    s3(3) is of type ENUMERATION
     s3(2) is of type ENUMERATION
     s3(1) is of type ENUMERATION
     s3(0) is of type ENUMERATION
  s5 is of type ARRAY
#
     s5(3) is of type ARRAY
       s5(3)(2) is of type ENUMERATION
       s5(3)(1) is of type ENUMERATION
#
       s5(3)(0) is of type ENUMERATION
#
    s5(2) is of type ARRAY
        s5(2)(2) is of type ENUMERATION
        s5(2)(1) is of type ENUMERATION
       s5(2)(0) is of type ENUMERATION
  s6 is of type INTEGER
  s7 is of type REAL
    s8 is of type TIME
VSIM 1> quit
```

# mti\_GetVarAddr()

Gets a pointer to a VHDL or SystemC variable's value space.

## **Syntax**

value = mti\_GetVarAddr( var\_name )

## **Arguments**

Name	Type	Description
var_name	char *	The name of a VHDL or SystemC variable

### **Return Values**

Name	Type	Description
value	void *	A pointer to the value space of the specified variable

## **Description**

mti\_GetVarAddr() returns a pointer to the value space of a VHDL variable of any type except record.

You must specify the variable name according to the following rules:

- It can be either a full hierarchical name or a relative name. A relative name is relative to the region set by the environment command. The top-level region is the default.
- It must include the process label if the object is declared in a process.
- It must not include a slice specification.

The return is NULL if the variable is not found or if the variable is of a record type. You must not free the value pointer.

The value of the variable can be read and written at any time directly via the value pointer. The value pointer is interpreted as follows:

For a scalar variable or an array variable with a subelement of type	The value should be cast to
Enum	(char *) if <= 256 values (mtiInt32T *) if > 256 values
Physical	(mtiInt32T *)
Real	(double *)

For a scalar variable or an array variable with a subelement of type	The value should be cast to
Scalar (Integer)	(mtiInt32T *)
Time	(mtiTime64T *)

The number of subelements of an array variable can be determined by calling mti\_TickLength() on the type of the array variable.

You can call mti\_GetVarAddr() successfully only after elaboration is complete.

```
#include <stdio.h>
#include <mti.h>
#define NAME MAX 1024
typedef struct varInfoT_tag {
 struct varInfoT_tag * next;
                       * name;
 char
 void
                       * var addr;
                      varid;
 mtiVariableIdT
 mtiTypeIdT
                       typeid;
} varInfoT;
typedef struct {
                             /* List of variables. */
 varInfoT * var info;
 mtiProcessIdT proc;
                               /* Test process id. */
} instanceInfoT;
static void setValue( varInfoT * varinfo, int indent )
 switch ( mti GetTypeKind( varinfo->typeid ) ) {
    case MTI_TYPE_ENUM:
      {
       char ** enum_values;
        enum_values = mti_GetEnumValues( varinfo->typeid );
        if ( mti TickLength( varinfo->typeid ) <= 256 ) {</pre>
         char var val = *(char *)(varinfo->var addr);
         mti_PrintFormatted( " %s\n", enum_values[(int)var_val] );
         var val += 1;
         if (( var_val > mti_TickHigh( varinfo->typeid ) ) ||
              ( var_val < mti_TickLow( varinfo->typeid ) )) {
            var val = mti TickLeft( varinfo->typeid );
          *(char *)(varinfo->var_addr) = var_val;
        } else {
         mtiInt32T var_val = *(mtiInt32T *)(varinfo->var_addr);
         mti_PrintFormatted( " %s\n", enum_values[var_val] );
         var val += 1;
          if (( var val > mti TickHigh( varinfo->typeid ) ) ||
              ( var val < mti TickLow( varinfo->typeid ) )) {
           var_val = mti_TickLeft( varinfo->typeid );
          *(mtiInt32T *)(varinfo->var_addr) = var_val;
     break;
    case MTI TYPE PHYSICAL:
    case MTI_TYPE_SCALAR:
       mtiInt32T var val = *(mtiInt32T *)(varinfo->var addr);
       mti PrintFormatted( " %d\n", var val );
       var val += 1;
        *(mtiInt32T *)(varinfo->var addr) = var val;
```

```
break;
case MTI_TYPE_ARRAY:
  {
   int
                  i;
   mtiInt32T
                 num elems;
   mtiTypeIdT elem type;
   mtiTypeKindT elem_typekind;
   void
                * array_val;
   array_val = varinfo->var_addr;
   num_elems = mti_TickLength( varinfo->typeid );
    elem type = mti GetArrayElementType( varinfo->typeid );
   elem_typekind = mti_GetTypeKind( elem_type );
   switch ( elem_typekind ) {
     case MTI TYPE ENUM:
          char ** enum values;
          enum values = mti GetEnumValues( elem type );
          if ( mti TickLength( elem type ) > 256 ) {
            mtiInt32T * val = array_val;
            for (i = 0; i < num elems; <math>i++) {
              mti_PrintFormatted( " %s", enum_values[val[i]] );
              val[i] += 1;
              if (( val[i] > mti TickHigh( elem type )) ||
                  ( val[i] < mti_TickLow( elem_type ))) {</pre>
                val[i] = mti_TickLeft( elem_type );
          } else {
            char * val = array val;
            for ( i = 0; i < num_elems; i++ ) {
              mti_PrintFormatted( " %s", enum_values[val[i]] );
              val[i] += 1;
              if (( val[i] > mti_TickHigh( elem_type )) ||
                  ( val[i] < mti_TickLow( elem_type ))) {</pre>
                val[i] = mti TickLeft( elem type );
          }
       break;
      case MTI TYPE PHYSICAL:
      case MTI TYPE SCALAR:
          mtiInt32T * val = array val;
          for ( i = 0; i < num_elems; i++ ) {
            mti PrintFormatted( " %d", val[i] );
            val[i] += 1;
       break;
      case MTI TYPE ARRAY:
       mti PrintMessage( "
                             ARRAY");
       break;
      case MTI TYPE RECORD:
        mti_PrintMessage( "
                             RECORD");
       break:
      case MTI_TYPE_REAL:
```

```
double * val = array_val;
              for ( i = 0; i < num_elems; i++ ) {
               mti_PrintFormatted( " %g", val[i] );
                val[i] += 1.1;
              }
           break;
          case MTI TYPE TIME:
             mtiTime64T * val = array_val;
              for (i = 0; i < num elems; <math>i++) {
               mti PrintFormatted( " [%d,%d]",
                                   MTI_TIME64_HI32(val[i]),
                                   MTI TIME64 LO32(val[i]));
                MTI_TIME64_ASGN( val[i],
                                   MTI TIME64 HI32(val[i]),
                                   MTI TIME64 LO32(val[i]) + 1 );
           break;
          default:
           break;
       mti PrintFormatted( "\n" );
     break;
   case MTI TYPE RECORD:
     mti PrintFormatted( " RECORD" );
     break;
   case MTI TYPE REAL:
     mti_PrintFormatted( " %g\n", *(double *)(varinfo->var_addr) );
     *(double *)(varinfo->var_addr) += 1.1;
     break;
   case MTI_TYPE_TIME:
       mtiTime64T time_val = *(mtiTime64T *)(varinfo->var_addr);
       mti_PrintFormatted( " [%d,%d]\n",
                           MTI TIME64 HI32(time val),
                           MTI_TIME64_LO32(time_val) );
       MTI TIME64 ASGN( *(mtiTime64T *)(varinfo->var addr),
                           MTI TIME64 HI32(time val) + 1,
                           MTI_TIME64_LO32(time_val) + 1 );
     break;
   default:
     mti PrintMessage( "\n" );
     break;
static void checkValues( void *inst_info )
 instanceInfoT *inst data = (instanceInfoT *)inst info;
 varInfoT
               *varinfo;
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
```

}

```
for ( varinfo = inst_data->var_info; varinfo; varinfo = varinfo->next ) {
   mti PrintFormatted( " Variable %s:", varinfo->name );
   setValue( varinfo, 4 );
 mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable(
 mtiVariableIdT varid,
 mtiRegionIdT regid,
 mtiProcessIdT procid
 char
           var name[NAME MAX];
 char * region name;
 varInfoT * varinfo;
                 = (varInfoT *) mti Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti_GetVarType( varid );
 region name = mti GetRegionFullName( regid );
 sprintf( var name, "%s/%s/%s", region name, mti GetProcessName( procid ),
         varinfo->name );
 varinfo->var_addr = mti_GetVarAddr( var_name );
 mti VsimFree( region name );
 varinfo->next = 0;
 return( varinfo );
}
static void initInstance( void * param )
 instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiRegionIdT regid;
 mtiVariableIdT varid;
 varInfoT  * curr_info;
 varInfoT * varinfo;
                     = mti Malloc( sizeof(instanceInfoT) );
 inst_data->var_info = 0;
 regid = mti GetTopRegion();
  for ( procid = mti_FirstProcess( regid );
       procid; procid = mti NextProcess() ) {
   for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
     varinfo = setupVariable( varid, regid, procid );
     if ( inst_data->var_info == 0 ) {
       inst data->var info = varinfo;
       curr info->next = varinfo;
     curr_info = varinfo;
  }
```

```
inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                     (void *)inst data );
 mti_ScheduleWakeup( inst_data->proc, 5 );
void initForeign(
                              /* The ID of the region in which this
 mtiRegionIdT
                    region,
                              /* foreign architecture is instantiated.
                              /* The last part of the string in the
                                                                        */
  char
                    *param,
                              /* foreign attribute.
                                                                        */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
 mti_AddLoadDoneCB( initInstance, 0 );
```

### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real;
  type timearray is array( -1 to 0 ) of time;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
    variable bitsig : bit := '1';
variable intsig : integer := 21;
variable realsig : """
    variable realsig : real := 16.35;
variable timesig : time := 5 ns;
    variable stdlogicsig : std logic := 'H';
    variable bitarr
                         : bitarray := "0110";
    variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
    variable intarr : intarray := (10, 11, 12);
    variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
  begin
    wait for 5 ns;
  end process;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 16
# Time [0,5]:
  Variable bitsig: '1'
  Variable intsig: 21
# Variable realsig: 16.35
# Variable timesig: [0,5]
# Variable stdlogicsig: 'H'
  Variable bitarr: '0' '1'
                             '1' '0'
  Variable stdlogicarr: '0' '1' 'L'
                                      'H'
  Variable intarr: 10 11 12
  Variable realarr: 11.6 101.22
   Variable timearr: [0,15] [0,6]
# Time [0,10]:
  Variable bitsiq: '0'
#
  Variable intsiq: 22
  Variable realsig: 17.45
  Variable timesig: [1,6]
  Variable stdlogicsig: '-'
  Variable bitarr: '1' '0'
                              '0'
                                 '1'
                              'Z' 'H' '-'
  Variable stdlogicarr: '1'
  Variable intarr: 11 12 13
  Variable realarr: 12.7 102.32
  Variable timearr: [0,16] [0,7]
# Time [0,15]:
  Variable bitsig: '1'
   Variable intsig: 23
#
  Variable realsig: 18.55
  Variable timesig: [2,7]
  Variable stdlogicsig: 'U'
  Variable bitarr: '0' '1' '1' '0'
  Variable stdlogicarr: 'Z' 'W' '-' 'U'
  Variable intarr: 12 13 14
  Variable realarr: 13.8 103.42
  Variable timearr: [0,17] [0,8]
VSIM 2> quit
```

# mti\_GetVarImage()

Gets the string image of the value of a VHDL constant, generic, or variable, or SystemC variable (by name).

# **Syntax**

image = mti\_GetVarImage( var\_name )

# **Arguments**

Name	Type	Description
var_name	char *	The name of a VHDL constant, generic, or variable, or SystemC variable.

## **Return Values**

Name	Type	Description
image	char *	A string image of the value of the specified constant, generic, or variable

# Description

mti\_GetVarImage() returns a pointer to a buffer containing the string image of the value of the specified VHDL constant, generic, or variable. The image is the same as would be returned by the VHDL attribute 'IMAGE. The simulator returns NULL if the object is not found. The returned string is valid only until the next call to any FLI function. You must not free the returned pointer.

You must specify the name according to the following rules:

- It can be either a full hierarchical name or a relative name. A relative name is relative to the region set by the environment command. The top-level region is the default.
- It must include the process label if the object is declared in a process.
- It must not include a slice specification.

mti\_GetVarImage() can be called successfully only after elaboration is complete.

```
#include <stdio.h>
#include <mti.h>
#define NAME MAX 1024
typedef struct varInfoT_tag {
 struct varInfoT_tag * next;
                      * name;
 char
                    procid;
regid;
 mtiProcessIdT
 mtiRegionIdT
mtiTypeIdT
                      typeid;
                     varid;
 mtiVariableIdT
} varInfoT;
typedef struct {
 } instanceInfoT;
static void checkValues( void *inst info )
        * region_name;
 char
               var name[NAME MAX];
 instanceInfoT * inst_data = (instanceInfoT *)inst_info;
 varInfoT * varinfo;
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( varinfo = inst data->var info; varinfo; varinfo = varinfo->next ) {
   region_name = mti_GetRegionFullName( varinfo->regid );
   sprintf( var_name, "%s/%s/%s", region_name,
           mti GetProcessName( varinfo->procid ), varinfo->name );
   mti_PrintFormatted( " Variable %s = %s\n",
                      var_name, mti_GetVarImage( var_name ));
   mti_VsimFree( region_name );
 mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable(
 mtiVariableIdT varid,
 mtiRegionIdT regid,
 mtiProcessIdT procid
 varInfoT * varinfo;
               = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti_GetVarType( varid );
 varinfo->regid = regid;
 varinfo->procid = procid;
```

```
varinfo->next = 0;
  return( varinfo );
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiRegionIdT
                 regid;
  mtiVariableIdT varid;
  varInfoT  * curr_info;
  varInfoT
              * varinfo;
  inst data
                     = mti Malloc( sizeof(instanceInfoT) );
  inst_data->var_info = 0;
  regid = mti GetTopRegion();
  for ( procid = mti_FirstProcess( regid );
        procid; procid = mti_NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid, regid, procid );
      if ( inst_data->var_info == 0 ) {
        inst data->var info = varinfo;
      else {
       curr info->next = varinfo;
      curr_info = varinfo;
  }
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                     (void *)inst_data );
  mti ScheduleWakeup( inst_data->proc, 4 );
void initForeign(
 mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                                                                         * /
                    *param,
                               /* The last part of the string in the
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                             /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( 3 downto 0 ) of bit; type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real; type timearray is array( -1 to 0 ) of time; type rectype is record a : real; b : std logic; c : bitarray; end record; end top; architecture a of top is component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model; p1 : process variable bitsig : bit := '1'; variable intsig : integer := 21; variable realsig : real := 16.35; variable timesig : time := 5 ns; variable stdlogicsig : std logic := 'H'; variable bitarr : bitarray := "0110"; variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH"; variable intarr : intarray := ( 10, 11, 12 ); variable realarr : realarray := ( 11.6, 101.22 ); variable timearr : timearray := ( 15 ns, 6 ns ); variable rec : rectype := ( 1.2, '0', "1001" ); begin bitsiq := not bitsiq; intsig := intsig + 1;

```
realsig := realsig + 1.1;
timesig := timesig + 1 ns;
stdlogicsig := not stdlogicsig;

bitarr := not bitarr;
stdlogicarr := not stdlogicarr;

intarr(1) := intarr(1) + 1;
intarr(2) := intarr(2) + 1;
intarr(3) := intarr(3) + 1;

realarr(1) := realarr(1) + 1.1;
realarr(2) := realarr(2) + 1.1;

timearr(-1) := timearr(-1) + 1 ns;
timearr(0) := timearr(0) + 1 ns;

rec.a := rec.a + 1.1;
rec.b := not rec.b;
rec.c := not rec.c;

wait for 5 ns;
end process;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,4]:
   Variable /top/p1/bitsig = '0'
   Variable /top/p1/intsig = 22
  Variable /top/p1/realsig = 1.745000e+01
  Variable /top/p1/timesig = 6 ns
  Variable /top/p1/stdlogicsig = '0'
   Variable /top/p1/bitarr = "1001"
   Variable /top/p1/stdlogicarr = "1010"
   Variable /top/p1/intarr = (11, 12, 13)
   Variable /top/p1/realarr = (1.270000e+01, 1.023200e+02)
   Variable /top/p1/timearr = (16 ns, 7 ns)
#
   Variable /top/p1/rec = (2.300000e+00, '1', "0110")
# Time [0,9]:
   Variable /top/p1/bitsig = '1'
   Variable /top/p1/intsig = 23
   Variable /top/p1/realsig = 1.855000e+01
   Variable /top/p1/timesig = 7 ns
   Variable /top/p1/stdlogicsig = '1'
   Variable /top/p1/bitarr = "0110"
   Variable /top/p1/stdlogicarr = "0101"
   Variable /top/p1/intarr = (12, 13, 14)
    Variable /top/p1/realarr = (1.380000e+01, 1.034200e+02)
    Variable /top/p1/timearr = (17 ns, 8 ns)
   Variable /top/p1/rec = (3.400000e+00, '0', "1001")
VSIM 2> quit
```

# mti\_GetVarImageById()

Gets the string image of a VHDL or SystemC variable's value (by ID).

# **Syntax**

image = mti\_GetVarImageById( variable\_id )

# **Arguments**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to a VHDL or SystemC variable

## **Return Values**

Name	Type	Description
image	char *	A string image of the specified variable's value

# **Description**

mti\_GetVarImageById() returns a pointer to a static buffer containing the string image of the specified VHDL variable's value. The image is the same as would be returned by the VHDL attribute 'IMAGE. The returned string is valid only until the next call to any FLI function. You must not free the returned pointer.

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT_tag * next;
                     * name;
 char
 mtiTypeIdT
                     typeid;
 mtiVariableIdT
                     varid;
} varInfoT;
typedef struct {
 mtiProcessIdT proc;
                           /* Test process id.*/
 } instanceInfoT;
static void checkValues( void *inst info )
 instanceInfoT * inst data = (instanceInfoT *)inst info;
             * varinfo;
 varInfoT
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( varinfo = inst_data->var_info; varinfo; varinfo = varinfo->next ) {
   mti PrintFormatted( " Variable %s = %s\n",
                    varinfo->name,
                     mti_GetVarImageById( varinfo->varid ));
 }
 mti_ScheduleWakeup( inst_data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
          = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti_GetVarName( varid );
 varinfo->typeid = mti GetVarType( varid );
 varinfo->next = 0;
 return( varinfo );
static void initInstance( void * param )
 instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiRegionIdT regid;
 mtiVariableIdT varid;
 varInfoT  * curr_info;
 varInfoT * varinfo;
                    = mti Malloc( sizeof(instanceInfoT) );
 inst data
 inst_data->var_info = 0;
```

```
regid = mti_GetTopRegion();
  for ( procid = mti FirstProcess( regid );
        procid; procid = mti_NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid );
      if ( inst_data->var_info == 0 ) {
        inst_data->var_info = varinfo;
      else {
        curr_info->next = varinfo;
      curr_info = varinfo;
  }
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 4 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                             /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti_AddLoadDoneCB( initInstance, 0 );
```

```
HDL code
     entity for model is
     end for model;
     architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl;";
     end a;
     library ieee;
     use ieee.std logic 1164.all;
     entity top is
       type bitarray is array( 3 downto 0 ) of bit;
       type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real;
       type timearray is array( -1 to 0 ) of time;
       type rectype is record
         a : real;
         b : std logic;
         c : bitarray;
       end record;
     end top;
     architecture a of top is
       component for model
       end component;
       for all : for model use entity work.for model(a);
     begin
       inst1 : for model;
       p1 : process
         variable bitsig : bit := '1';
variable intsig : integer := 21;
         variable realsig : real := 16.35;
variable timesig : time := 5 ns;
         variable stdlogicsig : std logic := 'H';
         variable bitarr : bitarray := "0110";
         variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
         variable intarr : intarray := ( 10, 11, 12 );
variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
                                : rectype := ( 1.2, '0', "1001" );
         variable rec
       begin
         bitsiq := not bitsiq;
```

```
intsig := intsig + 1;
realsig := realsig + 1.1;
timesig := timesig + 1 ns;
    stdlogicsig := not stdlogicsig;
    bitarr := not bitarr;
    stdlogicarr := not stdlogicarr;
    intarr(1) := intarr(1) + 1;
    intarr(2) := intarr(2) + 1;
    intarr(3) := intarr(3) + 1;
    realarr(1) := realarr(1) + 1.1;
    realarr(2) := realarr(2) + 1.1;
    timearr(-1) := timearr(-1) + 1 ns;
    timearr(0) := timearr(0) + 1 ns;
    rec.a
               := rec.a + 1.1;
    rec.b
               := not rec.b;
    rec.c
               := not rec.c;
    wait for 5 ns;
  end process;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,4]:
   Variable bitsig = '0'
  Variable intsig = 22
  Variable realsig = 1.745000e+01
  Variable timesig = 6 ns
  Variable stdlogicsig = '0'
  Variable bitarr = "1001"
  Variable stdlogicarr = "1010"
   Variable intarr = (11, 12, 13)
   Variable realarr = (1.270000e+01, 1.023200e+02)
   Variable timearr = (16 ns, 7 ns)
   Variable rec = (2.300000e+00, '1', "0110")
# Time [0,9]:
   Variable bitsig = '1'
   Variable intsig = 23
  Variable realsig = 1.855000e+01
  Variable timesig = 7 ns
  Variable stdlogicsig = '1'
   Variable bitarr = "0110"
   Variable stdlogicarr = "0101"
   Variable intarr = (12, 13, 14)
   Variable realarr = (1.380000e+01, 1.034200e+02)
   Variable timearr = (17 ns, 8 ns)
   Variable rec = (3.400000e+00, '0', "1001")
VSIM 2> quit
```

# mti\_GetVarKind()

Gets the kind of VHDL variable.

## **Syntax**

var\_type = mti\_GetVarKind( variable\_id )

# **Arguments**

Name	Туре	Description
variable_id	mtiVariableIdT	A handle to a VHDL variable

## **Return Values**

Name	Type	Description
var_type	int	The type, but not fulltype, of the object. The value will be one of the acc values found in <i>acc_vhdl.h</i> and <i>acc_user.h</i> files

# **Description**

mti\_GetVarKind() returns the type, but not the fulltype, of the specified VHDL variable or NULL if no information can be found.

In general, you will use this function to distinguish between VHDL generics, variables and constants, where the return value will be accGeneric, accVariable, and accVHDLConstant, respectively. You should note that accVariable applies to both a regular VHDL variable and to a VHDL shared variable.

# mti\_GetVarName()

Gets the simple name of a VHDL or SystemC variable.

# **Syntax**

var\_name = mti\_GetVarName( variable\_id )

# **Arguments**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to a VHDL or SystemC variable

## **Return Values**

Name	Type	Description
var_name	char *	The simple name of the specified variable

# **Description**

mti\_GetVarName() returns the simple name of the specified VHDL variable or NULL if no information can be found. You must not free the returned pointer.

You cannot use mti\_GetVarName() with variable IDs passed as foreign subprogram parameters.

```
#include <stdio.h>
#include <mti.h>
#define NAME MAX 1024
typedef struct varInfoT_tag {
 struct varInfoT_tag * next;
                       * name;
 char
                      procid;
regid;
 mtiProcessIdT
 mtiRegionIdT
 mtiTypeIdT
                       typeid;
                      varid;
 mtiVariableIdT
} varInfoT;
typedef struct {
 varInfoT * var_info;  /* List of variables. */
mtiProcessIdT proc;  /* Test process id. */
} instanceInfoT;
static void checkValues( void *inst info )
              * region name;
char
               var name[NAME MAX];
 instanceInfoT * inst_data = (instanceInfoT *)inst_info;
varInfoT * varinfo;
mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( varinfo = inst data->var info; varinfo; varinfo = varinfo->next ) {
 region_name = mti_GetRegionFullName( varinfo->regid );
 sprintf( var_name, "%s/%s/%s", region_name,
          mti GetProcessName( varinfo->procid ), varinfo->name );
 mti PrintFormatted( " Variable %s = %s\n",
                   var_name, mti_GetVarImageById( varinfo->varid ));
 mti VsimFree( region name );
mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable(
 mtiVariableIdT varid,
 mtiRegionIdT regid,
 mtiProcessIdT procid
 varInfoT * varinfo;
                = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti GetVarType( varid );
 varinfo->regid = regid;
 varinfo->procid = procid;
```

```
varinfo->next
                = 0;
  return( varinfo );
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiRegionIdT
                 regid;
 mtiVariableIdT varid;
  varInfoT
              * varinfo;
  inst data
                     = mti Malloc( sizeof(instanceInfoT) );
  inst_data->var_info = 0;
  regid = mti GetTopRegion();
  for ( procid = mti_FirstProcess( regid );
       procid; procid = mti_NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
     varinfo = setupVariable( varid, regid, procid );
      if ( inst_data->var_info == 0 ) {
       inst data->var info = varinfo;
     else {
       curr info->next = varinfo;
      curr_info = varinfo;
  }
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                    (void *)inst_data );
  mti ScheduleWakeup( inst_data->proc, 4 );
void initForeign(
 mtiRegionIdT
                    region,
                              /* The ID of the region in which this
                              /* foreign architecture is instantiated.
                                                                       * /
                   *param,
                              /* The last part of the string in the
                              /* foreign attribute.
                                                                       * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type timearray is array( -1 to 0 ) of time;
  type rectype is record
   a : real;
   b : std logic;
    c : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
   variable bitsig : bit := '1';
variable intsig : integer := 21;
   variable realsig : real := 16.35;
variable timesig : time := 5 ns;
    variable stdlogicsig : std logic := 'H';
    variable bitarr : bitarray := "0110";
    variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
    variable intarr : intarray := ( 10, 11, 12 );
    variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
                        : rectype := ( 1.2, '0', "1001" );
    variable rec
  begin
    bitsiq := not bitsiq;
```

```
intsig := intsig + 1;
realsig := realsig + 1.1;
timesig := timesig + 1 ns;
    stdlogicsig := not stdlogicsig;
    bitarr := not bitarr;
    stdlogicarr := not stdlogicarr;
    intarr(1) := intarr(1) + 1;
    intarr(2) := intarr(2) + 1;
intarr(3) := intarr(3) + 1;
    realarr(1) := realarr(1) + 1.1;
    realarr(2) := realarr(2) + 1.1;
    timearr(-1) := timearr(-1) + 1 ns;
    timearr(0) := timearr(0) + 1 ns;
             := rec.a + 1.1;
    rec.a
    rec.b
                := not rec.b;
    rec.c
                := not rec.c;
    wait for 5 ns;
  end process;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,4]:
   Variable /top/p1/bitsig = '0'
   Variable /top/p1/intsig = 22
  Variable /top/p1/realsig = 1.745000e+01
  Variable /top/p1/timesig = 6 ns
  Variable /top/p1/stdlogicsig = '0'
   Variable /top/p1/bitarr = "1001"
   Variable /top/p1/stdlogicarr = "1010"
   Variable /top/p1/intarr = (11, 12, 13)
   Variable /top/p1/realarr = (1.270000e+01, 1.023200e+02)
   Variable /top/p1/timearr = (16 ns, 7 ns)
#
   Variable /top/p1/rec = (2.300000e+00, '1', "0110")
# Time [0,9]:
   Variable /top/p1/bitsig = '1'
#
   Variable /top/p1/intsig = 23
   Variable /top/p1/realsig = 1.855000e+01
   Variable /top/p1/timesiq = 7 ns
   Variable /top/p1/stdlogicsig = '1'
   Variable /top/p1/bitarr = "0110"
   Variable /top/p1/stdlogicarr = "0101"
   Variable /top/p1/intarr = (12, 13, 14)
    Variable /top/p1/realarr = (1.380000e+01, 1.034200e+02)
    Variable /top/p1/timearr = (17 ns, 8 ns)
   Variable /top/p1/rec = (3.400000e+00, '0', "1001")
VSIM 2> quit
```

# mti\_GetVarSubelements()

Gets the subelements of a composite VHDL variable. This does not support SystemC variables.

# **Syntax**

elem\_list = mti\_GetVarSubelements( variable\_id, buffer )

# **Arguments**

Name	Туре	Description
variable_id	mtiVariableIdT	A handle to a VHDL variable
buffer	mtiVariableIdT *	A buffer into which the subelement variable IDs are to be placed; OPTIONAL - can be NULL

## **Return Values**

Name	Туре	Description
elem_list	mtiVariableIdT *	An array containing the variable IDs of the subelements of the specified variable

# **Description**

mti\_GetVarSubelements() returns an array containing the variable IDs of the subelements of the specified VHDL composite variable. If the buffer parameter is NULL,

mti\_GetVarSubelements() allocates memory for the array and returns a pointer to it. The caller is responsible for freeing this memory with mti\_VsimFree(). If the buffer parameter is not NULL, then mti\_GetVarSubelements() copies the subelement variable IDs into the buffer and also returns the buffer parameter. The length for the buffer parameter and the return value can be determined by calling mti\_TickLength() on the type of the variable\_id.

mti\_GetVarSubelements() returns NULL if the variable\_id parameter is not a handle to a VHDL composite variable.

The internal representation of multi-dimensional arrays is the same as arrays of arrays. For example, array a(x,y,z) is accessed in the same manner as a(x)(y)(z). In order to get to the scalar subelements of an array of arrays, you must use mti\_GetVarSubelements() on each level of the array until reaching the scalar subelements.

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT_tag * next;
                      * name;
 mtiVariableIdT
                       varid;
 mtiTypeIdT
                       typeid;
} varInfoT;
typedef struct {
 varInfoT * var info;
                             /* List of variables. */
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue(
 mtiVariableIdT varid,
 mtiTypeIdT vartype,
               indent,
 int
  int
                print_newline
 switch ( mti GetTypeKind( vartype ) ) {
   case MTI TYPE ENUM:
     {
       char ** enum_values;
       mtiInt32T scalar val;
       enum values = mti GetEnumValues( vartype );
       scalar val = mti GetVarValue( varid );
       mti_PrintFormatted( " %s", enum_values[scalar_val] );
     break;
    case MTI TYPE PHYSICAL:
    case MTI TYPE SCALAR:
       mtiInt32T scalar val;
       scalar_val = mti_GetVarValue( varid );
       mti_PrintFormatted( " %d", scalar_val );
     break;
    case MTI TYPE ARRAY:
     {
                        i;
       mtiVariableIdT * elem_list;
       elem list = mti GetVarSubelements( varid, 0 );
       for ( i = 0; i < mti_TickLength( vartype ); i++ ) {</pre>
         printValue( elem_list[i], mti_GetVarType(elem_list[i]),
                    indent, 0);
       mti_VsimFree( elem_list );
     break;
    case MTI_TYPE_RECORD:
       int
                        i;
```

```
mtiVariableIdT * elem_list;
       elem list = mti GetVarSubelements( varid, 0 );
       num_elems = mti_GetNumRecordElements( vartype );
       mti PrintFormatted( "\n" );
       for (i = 0; i < num elems; i++) {
         mti PrintFormatted( "%*c", indent, ' ' );
         printValue( elem_list[i], mti_GetVarType(elem_list[i]),
                    indent, 1);
       mti VsimFree( elem list );
     break;
   case MTI_TYPE_REAL:
       double real_val;
       mti GetVarValueIndirect( varid, &real val );
       mti PrintFormatted( " %g", real val );
     break:
   case MTI TYPE TIME:
       mtiTime64T time val;
       mti GetVarValueIndirect( varid, &time val );
       mti_PrintFormatted( " [%d,%d]",
                          MTI_TIME64_HI32(time_val),
                          MTI TIME64 LO32(time val) );
     break;
   default:
     break;
 if ( print newline ) {
     mti_PrintFormatted( "\n" );
}
static void checkValues( void *inst_info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
              *varinfo;
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( varinfo = inst data->var info; varinfo; varinfo = varinfo->next ) {
   mti PrintFormatted( " Variable %s:", varinfo->name );
   printValue( varinfo->varid, varinfo->typeid, 4, 1 );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
                  = (varInfoT *) mti Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
```

```
varinfo->name
                = mti GetVarName( varid );
  varinfo->typeid = mti_GetVarType( varid );
 varinfo->next = 0;
return( varinfo );
}
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiProcessIdT procid;
mtiVariableIdT varid;
  varInfoT
            * curr info;
 varInfoT
              * varinfo;
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst data
  inst data->var info = 0;
  for ( procid = mti FirstProcess( mti GetTopRegion() );
        procid; procid = mti_NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid );
      if ( inst_data->var_info == 0 ) {
        inst data->var info = varinfo;
      else {
       curr_info->next = varinfo;
      curr_info = varinfo;
  }
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst_data );
  mti ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
 mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                                                                         */
                    *param,
                               /* The last part of the string in the
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( 3 downto 0 ) of bit; type timearray is array( -1 to 0 ) of time; type al is array ( 2 downto 0 ) of bitarray; type a2 is array ( 1 to 2, 3 to 4 ) of bitarray; type rectype is record a : bit; b : integer; c : real; d : std logic; e : bitarray; end record; end top; architecture a of top is component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model; p1 : process variable bitsiq : bit variable stdlogicsig : std logic := 'H'; variable bitarr : bitarray := "0110"; variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH"; variable intarr : intarray := ( 10, 11, 12 ); variable realarr : realarray := ( 11.6, 101.22 ); variable timearr : timearray := ( 15 ns, 6 ns ); variable alarr : a1 := ( "1111", "0001", "0110" );

```
variable a2arr
                 : a2
   variable rec
                               := ( '0', 1, 3.7, 'H', "1001" );
                      : rectype
 begin
   bitsig
             := not bitsig;
   stdlogicsig := not stdlogicsig;
   bitarr
             := not bitarr;
   intarr(1)
            := intarr(1) + 1;
   intarr(2)
            := intarr(2) + 1;
   intarr(3) := intarr(3) + 1;
   realarr(1) := realarr(1) + 0.5;
   realarr(2) := realarr(2) + 0.5;
   timearr(-1) := timearr(-1) + 1 ns;
   timearr(0) := timearr(0) + 1 ns;
   a2arr(1,3) := not a2arr(1,3);
   a2arr(1,4) := not a2arr(1,4);
   a2arr(2,3) := not a2arr(2,3);
   a2arr(2,4) := not a2arr(2,4);
   stdlogicarr := not stdlogicarr;
             := not rec.a;
   rec.a
   rec.b
              := rec.b + 1;
   rec.c
              := rec.c + 2.5;
   rec.d
              := not rec.d;
   rec.e
              := not rec.e;
   wait for 5 ns;
 end process;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,6]:
   Variable bitsig: '1'
   Variable stdlogicsig: '1'
  Variable bitarr: '0' '1' '1' '0'
  Variable stdlogicarr: '0' '1' '0' '1'
  Variable intarr: 12 13 14
  Variable realarr: 12.6 102.22
  Variable timearr: [0,17] [0,8]
  Variable alarr: '1' '1' '1' '1'
                                           101
                                                    '1'
                                                              '1'
#
                                      '0'
                                                101
                                                         '0'
101
   Variable a2arr: '0' '0' '0' '1' '0'
#
                                          '0'
                                               '1'
                                                     '0'
                                                         '0'
                                                              '1' '0'
'0' '0' '1' '0'
                  '1'
#
   Variable rec:
       '0'
#
#
       3
#
       8.7
       '1'
       '1'
            '0' '0' '1'
# Time [0,11]:
  Variable bitsig: '0'
                         '0'
   Variable stdlogicsig:
   Variable bitarr: '1' '0' '0' '1'
#
   Variable stdlogicarr: '1' '0' '1' '0'
   Variable intarr: 13 14 15
   Variable realarr: 13.1 102.72
  Variable timearr: [0,18] [0,9]
  Variable alarr: '0' '0' '0' '0'
                                      '1'
                                          '1'
                                                '1'
                                                    '0'
                                                         '1'
                                                              '0'
                                                                 '0'
'1'
#
  Variable a2arr: '1' '1' '1' '0'
                                      '1'
                                           '1'
                                               '0'
                                                     '1'
                                                         '1'
                                                              '0' '1'
'1' '1' '0' '1'
#
   Variable rec:
       '1'
#
#
       4
#
       11.2
       '0'
       '0'
            '1' '1' '0'
VSIM 2> quit
```

# mti\_GetVarType()

Gets the type of a VHDL or SystemC variable.

# **Syntax**

type\_id = mti\_GetVarType( variable\_id )

# **Arguments**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to a VHDL or SystemC variable

## **Return Values**

Name	Type	Description
type_id	mtiTypeIdT	A handle to the type ID of the specified variable

# **Description**

mti\_GetVarType() returns a handle to the type of the specified VHDL variable.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
 char * typestr;
  switch ( mti_GetTypeKind( typeid ) ) {
    case MTI TYPE SCALAR: typestr = "Scalar"; break;
    case MTI_TYPE_ARRAY: typestr = "Array"; break;
   case MTI_TYPE_RECORD: typestr = "Record"; break;
   case MTI_TYPE_ENUM: typestr = "Enum"; break;
   case MTI_TYPE_PHYSICAL: typestr = "Physical"; break;
   case MTI_TYPE_REAL: typestr = "Real"; break;
   case MTI TYPE ACCESS: typestr = "Access"; break;
   case MTI TYPE FILE: typestr = "File"; break;
   case MTI TYPE TIME: typestr = "Time"; break;
   default: typestr = "UNKNOWN"; break;
  return typestr;
static void printVarInfo( mtiVariableIdT varid )
 mti PrintFormatted( "Variable %12s is of type %s\n",
                    mti GetVarName( varid ),
                    getTypeStr( mti GetVarType( varid )));
}
static void initInstance( void * param )
 mtiProcessIdT
                 procid;
  mtiRegionIdT regid;
 mtiVariableIdT varid;
 regid = mti_GetTopRegion();
  for ( procid = mti FirstProcess( regid );
       procid; procid = mti NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
     printVarInfo( varid );
  }
}
void initForeign(
                              /* The ID of the region in which this
 mtiRegionIdT
                    region,
                              /* foreign architecture is instantiated.
                                                                       */
  char
                              /* The last part of the string in the
                                                                        */
                    *param,
                              /* foreign attribute.
                                                                        * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );}
```

#### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array(3 downto 0) of bit;
  type rectype is record
   a : real;
   b : std logic;
   c : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
   variable bitsig : bit := '1';
variable intsig : integer := 21;
   variable realsig : real := 16.35;
variable timesig : time := 5 ns;
   variable stdlogicsig : std logic := 'H';
   variable bitarr
                        : bitarray := "0110";
   variable stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
                         : rectype := ( 1.2, '0', "1001" );
    variable rec
  begin
   stdlogicsig := not stdlogicsig;
    bitarr := not bitarr;
    stdlogicarr := not stdlogicarr;
```

```
rec.a
                      := rec.a + 1.1;
         rec.b
                      := not rec.b;
         rec.c
                      := not rec.c;
         wait for 5 ns;
       end process;
     end a;
Simulation output
     % vsim -c top
     Reading .../modeltech/tcl/vsim/pref.tcl
     # 5.4b
     # vsim -c top
     # Loading .../modeltech/sunos5/../std.standard
     # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
     # Loading work.top(a)
     # Loading work.for model(a)
     # Loading ./for model.sl
    # Variable bitsig is of type Enum
# Variable intsig is of type Scalar
# Variable realsig is of type Real
# Variable timesig is of type Time
     # Variable stdlogicsig is of type Enum
     # Variable bitarr is of type Array
     # Variable stdlogicarr is of type Array
     # Variable
                        rec is of type Record
     VSIM 1> quit
```

# mti\_GetVarValue()

Gets the value of a scalar VHDL or SystemC variable of type enumeration, integer, or physical.

## **Syntax**

value = mti\_GetVarValue( variable\_id )

## **Arguments**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to a VHDL scalar variable of type enumeration, integer, or physical, or SystemC variable.

#### **Return Values**

Name	Type	Description
value	mtiInt32T	The current value of the specified variable

## **Description**

mti\_GetVarValue() returns the value of variables of type enumeration, integer, and physical. For composite, real, and time type variables, use mti\_GetVarValueIndirect().

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT tag * next;
                   * name;
 mtiVariableIdT
                      varid;
                       typeid;
 mtiTypeIdT
} varInfoT;
typedef struct {
 varInfoT * var info;
                            /* List of variables. */
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue( mtiVariableIdT varid, mtiTypeIdT vartype, int indent )
 switch ( mti GetTypeKind( vartype ) ) {
    case MTI_TYPE_ENUM:
       char ** enum values;
       mtiInt32T scalar val;
       enum_values = mti_GetEnumValues( vartype );
       scalar val = mti GetVarValue( varid );
       mti_PrintFormatted( " %s\n", enum_values[scalar_val] );
     break;
    case MTI TYPE PHYSICAL:
    case MTI_TYPE_SCALAR:
      {
       mtiInt32T scalar_val;
       scalar_val = mti_GetVarValue( varid );
       mti PrintFormatted( " %d\n", scalar val );
     break;
    case MTI TYPE ARRAY:
      {
       int i;
mtiInt32T num_elems;
mtiTypeIdT elem_type;
       mtiTypeKindT elem typekind;
                   * array_val;
       array_val = mti_GetArrayVarValue( varid, 0 );
       num elems = mti TickLength( vartype );
       elem type = mti GetArrayElementType( vartype );
       elem_typekind = mti_GetTypeKind( elem_type );
       switch ( elem typekind ) {
         case MTI_TYPE_ENUM:
              char ** enum_values;
              enum values = mti GetEnumValues( elem type );
              if ( mti TickLength( elem type ) > 256 ) {
               mtiInt32T * val = array val;
               for ( i = 0; i < num_elems; i++ ) {
```

```
mti_PrintFormatted( " %s", enum_values[val[i]] );
          } else {
           char * val = array_val;
            for (i = 0; i < num elems; i++) {
             mti PrintFormatted( " %s", enum values[val[i]] );
          }
       }
       break;
      case MTI TYPE PHYSICAL:
      case MTI TYPE SCALAR:
         mtiInt32T * val = array_val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " %d", val[i] );
       break;
      case MTI_TYPE_ARRAY:
       mti PrintMessage( " ARRAY");
      case MTI TYPE RECORD:
       mti PrintMessage( " RECORD");
       break;
      case MTI_TYPE_REAL:
       {
         double * val = array_val;
         for ( i = 0; i < num elems; i++ ) {
           mti PrintFormatted( " %g", val[i] );
       break;
      case MTI_TYPE_TIME:
         mtiTime64T * val = array val;
         for ( i = 0; i < num_elems; i++ ) {
           mti_PrintFormatted( " [%d,%d]",
                              MTI TIME64 HI32(val[i]),
                              MTI_TIME64_LO32(val[i]) );
       break;
     default:
       break;
   mti PrintFormatted( "\n" );
 break;
case MTI_TYPE_RECORD:
  {
   int
                    i;
   mtiVariableIdT * elem list;
   mtiInt32T num elems;
   elem_list = mti_GetVarSubelements( varid, 0 );
   num_elems = mti_GetNumRecordElements( vartype );
   mti PrintFormatted( "\n" );
    for ( i = 0; i < num_elems; i++ ) {
```

```
mti_PrintFormatted( "%*c", indent, ' ' );
         printValue( elem_list[i], mti_GetVarType(elem_list[i]),
                    indent+2);
       }
       mti VsimFree( elem list );
     break;
    case MTI_TYPE_REAL:
       double real_val;
       mti GetVarValueIndirect( varid, &real val );
       mti_PrintFormatted( " %g\n", real_val );
     break;
    case MTI TYPE TIME:
       mtiTime64T time val;
       mti GetVarValueIndirect( varid, &time val );
       mti_PrintFormatted("[%d,%d]\n",
                          MTI_TIME64_HI32(time_val),
                          MTI TIME64 LO32(time val) );
     break;
    default:
     mti PrintMessage( "\n" );
     break;
  }
static void checkValues( void *inst info )
 instanceInfoT *inst_data = (instanceInfoT *)inst_info;
              *varinfo;
 varInfoT
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( varinfo = inst_data->var_info; varinfo; varinfo = varinfo->next ) {
   mti_PrintFormatted( " Variable %s:", varinfo->name );
   printValue( varinfo->varid, varinfo->typeid, 4 );
 mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
             = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti_GetVarType( varid );
 varinfo->next = 0;
 return( varinfo );
static void initInstance( void * param )
```

```
instanceInfoT * inst_data;
 mtiProcessIdT procid;
  mtiVariableIdT varid;
  varInfoT
            * curr info;
  varInfoT
              * varinfo;
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data
  inst_data->var_info = 0;
  for ( procid = mti FirstProcess( mti GetTopRegion() );
        procid; procid = mti NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid );
      if ( inst data->var info == 0 ) {
       inst_data->var_info = varinfo;
      else {
        curr_info->next = varinfo;
      curr info = varinfo;
  }
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                      (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
  mtiRegionIdT
                    region,
                              /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
                                                                         */
  char
                    *param,
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
 mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( 3 downto 0 ) of bit; type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real; type timearray is array( -1 to 0 ) of time; type rectype is record a : bit; b : integer; c : real; d : std logic; e : bitarray; end record; end top; architecture a of top is component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model; p1 : process variable bitsig : bit := '1'; variable intsiq : integer := 21; variable realsig : real := 16.35; variable timesig : time := 5 ns; variable stdlogicsig : std logic := 'H'; variable bitarr : bitarray := "0110"; variable stdlogicarr : std\_logic\_vector( 1 to 4 ) := "01LH"; variable intarr : intarray := ( 10, 11, 12 ); variable realarr : realarray := ( 11.6, 101.22 ); variable timearr : timearray := ( 15 ns, 6 ns ); variable rec : rectype := ( '0', 1, 3.7, 'H', "1001" ); begin

```
stdlogicsig := not stdlogicsig;
   bitarr
             := not bitarr;
   intarr(1) := intarr(1) + 1;
   realarr(1) := realarr(1) + 0.5;
   realarr(2) := realarr(2) + 0.5;
   timearr(-1) := timearr(-1) + 1 ns;
   timearr(0) := timearr(0) + 1 ns;
   stdlogicarr := not stdlogicarr;
   rec.a
             := not rec.a;
   rec.a
rec.b
rec.c
            := rec.b + 1;
:= rec.c + 2.5;
   rec.d
            := not rec.d;
   rec.e
            := not rec.e;
   wait for 5 ns;
 end process;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,6]:
   Variable bitsig: '1'
  Variable intsig: 23
# Variable realsig: 19.35
# Variable timesig: [0,7]
# Variable stdlogicsig: '1'
  Variable bitarr: '0' '1'
                              '1' '0'
  Variable stdlogicarr: '0' '1' '0' '1'
  Variable intarr: 12 13 14
#
  Variable realarr: 12.6 102.22
#
   Variable timearr: [0,17] [0,8]
#
#
  Variable rec:
#
       '0'
#
       3
       8.7
#
       '1'
            '0' '0' '1'
       '1'
# Time [0,11]:
  Variable bitsig: '0'
  Variable intsig: 24
   Variable realsig: 20.85
   Variable timesig: [0,8]
   Variable stdlogicsig: '0'
#
   Variable bitarr: '1' '0'
                              '0' '1'
   Variable stdlogicarr: '1' '0' '1' '0'
  Variable intarr: 13 14 15
  Variable realarr: 13.1 102.72
  Variable timearr: [0,18] [0,9]
  Variable rec:
       '1'
#
       4
#
       11.2
       101
           '1' '1' '0'
       '0'
VSIM 2> quit
```

# mti\_GetVarValueIndirect()

Gets the value of a VHDL variable of any type except record or SystemC variable.

## **Syntax**

value = mti\_GetVarValueIndirect( variable\_id, buffer )

## **Arguments**

Name	Туре	Description
variable_id	mtiVariableIdT	A handle to a VHDL variable of any type except record or SystemC variable.
buffer	void *	A buffer into which the value is to be placed; OPTIONAL - can be NULL

#### **Return Values**

Name	Type	Description
value	void *	A pointer to the value of the specified variable

## Description

mti\_GetVarValueIndirect() returns the value of a variable of any type except record. mti\_GetVarValueIndirect() must be used for scalar variables of type real and time.

If the buffer parameter is NULL, mti\_GetVarValueIndirect() returns a pointer to the value, which must be treated as read-only data and must not be freed.

If the buffer parameter is not NULL, mti\_GetVarValueIndirect() copies the value in the buffer parameter and also returns the buffer parameter.

The returned value is interpreted as follows:

For a scalar variable or a subelement of type	The value should be cast to
Enum	(char *) if <= 256 values
	(mtiInt32T *) if $>$ 256 values
Physical	(mtiInt32T *)
Real	(double *)
Scalar (Integer)	(mtiInt32T *)
Time	(mtiTime64T *)

# FLI Function Definitions mti\_GetVarValueIndirect()

In order to get the value of a record variable, use mti\_GetVarSubelements() to get handles to the variable subelements and then use mti\_GetVarValue(), mti\_GetVarValueIndirect(), or mti\_GetArrayVarValue() on each of the subelements.

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT_tag * next;
                       * name;
 mtiVariableIdT
                       varid;
                       typeid;
 mtiTypeIdT
} varInfoT;
typedef struct {
 varInfoT * var info;
                              /* List of variables. */
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void printValue( mtiVariableIdT varid, mtiTypeIdT vartype, int indent )
 switch ( mti GetTypeKind( vartype ) ) {
    case MTI_TYPE_ENUM:
        char ** enum values;
        enum values = mti GetEnumValues( vartype );
        if ( mti_TickLength( vartype ) > 256 ) {
         mtiInt32T scalar val;
          (void) mti_GetVarValueIndirect( varid, &scalar_val );
         mti_PrintFormatted( " %s\n", enum_values[scalar_val] );
        } else {
         char scalar val;
          (void) mti GetVarValueIndirect( varid, &scalar val );
         mti PrintFormatted( " %s\n", enum values[(int)scalar val] );
      }
     break;
    case MTI TYPE PHYSICAL:
    case MTI_TYPE_SCALAR:
      {
       mtiInt32T scalar_val;
        scalar_val = mti_GetVarValue( varid );
        mti PrintFormatted( " %d\n", scalar val );
     break;
    case MTI TYPE ARRAY:
      {
       mciint32T num_elems;
mtiTypeIdT elem '
mtiTy-
       mtiTypeIdT elem_type;
mtiTypeKindT elem_typekind;
                * array_val;
        array_val = mti_GetArrayVarValue( varid, 0 );
        num elems = mti TickLength( vartype );
        elem type = mti GetArrayElementType( vartype );
        elem typekind = mti GetTypeKind( elem type );
       switch ( elem typekind ) {
         case MTI_TYPE_ENUM:
```

```
char ** enum_values;
          enum values = mti GetEnumValues( elem type );
          if ( mti_TickLength( elem_type ) > 256 ) {
            mtiInt32T * val = array val;
            for (i = 0; i < num elems; i++) {
              mti_PrintFormatted( " %s", enum_values[val[i]] );
          } else {
            char * val = array_val;
            for ( i = 0; i < num elems; <math>i++ ) {
              mti PrintFormatted( " %s", enum values[val[i]] );
          }
        break;
      case MTI TYPE PHYSICAL:
      case MTI TYPE SCALAR:
        {
          mtiInt32T * val = array_val;
          for (i = 0; i < num elems; i++) {
            mti_PrintFormatted( " %d", val[i] );
       break;
      case MTI_TYPE_ARRAY:
       mti PrintMessage( " ARRAY" );
       break;
      case MTI TYPE RECORD:
       mti PrintMessage( " RECORD");
       break;
      case MTI_TYPE_REAL:
        {
          double * val = array_val;
          for ( i = 0; i < num elems; <math>i++ ) {
            mti PrintFormatted( " %g", val[i] );
       break;
      case MTI_TYPE_TIME:
          mtiTime64T * val = array val;
          for ( i = 0; i < num_elems; i++ ) {
            mti_PrintFormatted( " [%d,%d]",
                               MTI TIME64 HI32(val[i]),
                               MTI_TIME64_LO32(val[i]) );
       break;
      default:
       break;
    }
    mti PrintFormatted( "\n" );
 break;
case MTI_TYPE_RECORD:
    int
                     i;
```

```
mtiVariableIdT * elem_list;
       elem list = mti GetVarSubelements( varid, 0 );
       num_elems = mti_GetNumRecordElements( vartype );
       mti PrintFormatted( "\n" );
       for (i = 0; i < num elems; i++) {
         mti PrintFormatted( "%*c", indent, ' ' );
         printValue( elem_list[i], mti_GetVarType(elem_list[i]),
                    indent+2);
       mti VsimFree( elem list );
     break;
    case MTI_TYPE_REAL:
       double real val;
       mti GetVarValueIndirect( varid, &real val );
       mti PrintFormatted( " %g\n", real val );
     break:
    case MTI TYPE TIME:
       mtiTime64T time val;
       mti GetVarValueIndirect( varid, &time val );
       mti_PrintFormatted("[%d,%d]\n",
                          MTI_TIME64_HI32(time_val),
                          MTI TIME64 LO32(time val) );
     break;
    default:
     mti PrintMessage( "\n" );
     break;
  }
static void checkValues( void *inst info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
 varInfoT
               *varinfo;
  mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
  for ( varinfo = inst_data->var_info; varinfo; varinfo = varinfo->next ) {
   mti_PrintFormatted( " Variable %s:", varinfo->name );
   printValue( varinfo->varid, varinfo->typeid, 4 );
  mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
                 = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
  varinfo->name = mti GetVarName( varid );
  varinfo->typeid = mti_GetVarType( varid );
```

```
varinfo->next
                  = 0;
 return( varinfo );
}
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiProcessIdT procid;
 mtiVariableIdT varid;
  varInfoT
            * curr info;
  varInfoT
               * varinfo;
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst_data
  inst data->var info = 0;
  for ( procid = mti FirstProcess( mti GetTopRegion() );
        procid; procid = mti NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid );
      if ( inst_data->var_info == 0 ) {
        inst_data->var_info = varinfo;
      else {
       curr_info->next = varinfo;
      curr info = varinfo;
  }
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                      (void *)inst_data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
                               /\star The ID of the region in which this
 mtiRegionIdT
                    region,
                               /* foreign architecture is instantiated.
                                                                         */
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                         */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

#### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type timearray is array( -1 to 0 ) of time;
  type rectype is record
   a : bit;
    b : integer;
    c : real;
    d : std logic;
    e : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
                     : bit
   variable bitsig
                                  := '1';
   variable intsig
                       : integer := 21;
   variable realsig : real
variable timesig : time
                                  := 16.35;
                                    := 5 \text{ ns};
    variable stdlogicsig : std logic := 'H';
    variable bitarr : bitarray := "0110";
    variable stdlogicarr : std_logic_vector( 1 to 4 ) := "01LH";
    variable intarr : intarray := ( 10, 11, 12 );
   variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
    variable rec
                        : rectype := ( '0', 1, 3.7, 'H', "1001" );
  begin
```

```
stdlogicsig := not stdlogicsig;
   bitarr
              := not bitarr;
   intarr(1) := intarr(1) + 1;
   intarr(2) := intarr(2) + 1;
intarr(3) := intarr(3) + 1.
   realarr(1) := realarr(1) + 0.5;
   realarr(2) := realarr(2) + 0.5;
   timearr(-1) := timearr(-1) + 1 ns;
   timearr(0) := timearr(0) + 1 ns;
   stdlogicarr := not stdlogicarr;
   rec.a
              := not rec.a;
   rec.b
rec.c
              := rec.b + 1;
:= rec.c + 2.5;
   rec.d
              := not rec.d;
   rec.e
              := not rec.e;
   wait for 5 ns;
 end process;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 12
# Time [0,6]:
   Variable bitsig: '1'
  Variable intsiq: 23
  Variable realsig: 19.35
  Variable timesig: [0,7]
  Variable stdlogicsig: '1'
  Variable bitarr: '0' '1'
                              '1' '0'
  Variable stdlogicarr: '0' '1' '0' '1'
  Variable intarr: 12 13 14
#
   Variable realarr: 12.6 102.22
#
   Variable timearr: [0,17] [0,8]
#
#
   Variable rec:
#
       '0'
#
       3
#
       8.7
       '1'
            '0' '0' '1'
       '1'
# Time [0,11]:
  Variable bitsig: '0'
  Variable intsiq: 24
   Variable realsig: 20.85
   Variable timesig: [0,8]
   Variable stdlogicsig: '0'
#
   Variable bitarr: '1' '0'
                               101
                                    '1'
   Variable stdlogicarr: '1' '0'
   Variable intarr: 13 14 15
  Variable realarr: 13.1 102.72
  Variable timearr: [0,18] [0,9]
  Variable rec:
       '1'
#
       4
       11.2
       101
            '1' '1' '0'
       '0'
VSIM 2> quit
```

# mti\_GetWlfFilename()

Gets the name of the waveform logfile (.wlf).

## **Syntax**

filename = mti\_GetWlfFilename()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
filename	char *	A pointer to the name of the waveform logfile (.wlf)

## **Description**

mti\_GetWlfFilename() returns the name of the waveform logfile (.wlf). You must not free the returned pointer.

## **Examples**

#### **HDL** code

```
entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
    begin
      s1 <= not s1 after 10 ns;</pre>
    end a;
Simulation output
    % vsim -c -wlf mydata.wlf top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.5
    # vsim -foreign {initForeign for model.sl} -c -wlf mydata.wlf top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading ./for_model.sl
    # WLF filename = mydata.wlf
    VSIM 1> add log -r /*
```

VSIM 2> run 100 VSIM 3> quit

# mti\_HigherRegion()

Gets the parent region of a region.

#### **Syntax**

parent\_id = mti\_HigherRegion( region\_id )

## **Arguments**

Name	Туре	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

#### **Return Values**

Name	Туре	Description
parent_id	mtiRegionIdT	A handle to the parent region of the specified region

## **Description**

mti\_HigherRegion() returns a handle to the parent region of the specified region or NULL if the specified region is a top-level region. The specified and returned region IDs can be handles to either VHDL, Verilog, or SystemC regions. You can use a handle to a Verilog region with PLI functions to obtain information about or access objects in the Verilog region.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT parent;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s", indent, ' ', region_name );
 mti VsimFree( region name );
 parent = mti_HigherRegion( region );
  if ( parent ) {
   mti PrintFormatted( " (Parent region is %s)\n",
                       mti GetRegionName( parent ));
  } else {
   mti PrintFormatted( "\n" );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
 mti PrintMessage( "\nLoad Done phase:\n" );
 printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
 mti AddLoadDoneCB( loadDoneCB, 0 );
 mti_PrintMessage( "\nElaboration phase:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
```

```
HDL code
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
  end inv;
architecture b of inv is
begin
 b <= a after delay;</pre>
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
```

```
entity top is
    end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Elaboration phase:
    # Region /top
       Region /top/inst1 (Parent region is top)
           Region /top/inst1/i1 (Parent region is inst1)
           Region /top/inst1/flip (Parent region is inst1)
    # Load Done phase:
    # Region /top
         Region /top/inst1 (Parent region is top)
           Region /top/inst1/flip (Parent region is inst1)
    #
           Region /top/inst1/i1 (Parent region is inst1)
           Region /top/inst1/toggle (Parent region is inst1)
    VSIM 1> quit
```

# mti\_lmage()

Gets the string image of a value of a specific type.

## **Syntax**

strval = mti\_Image( value, type\_id )

## **Arguments**

Name	Type	Description
value	void *	A pointer to a value that is in the correct format for the specified type
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

#### **Return Values**

Name	Type	Description
strval	char *	A string image of the specified value

## **Description**

mti\_Image() returns a pointer to a buffer containing the string image of the specified value. The format is determined by the specified type. The image is the same as would be returned by the VHDL attribute 'IMAGE. The returned string is valid only until the next call to mti\_Image(). You must not free the returned pointer.

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT_tag * next;
                     * name;
 char
 mtiTypeIdT
                     typeid;
 mtiVariableIdT
                     varid;
} varInfoT;
typedef struct {
 mtiProcessIdT proc;
                            /* Test process id. */
} instanceInfoT;
static void checkValues ( void *inst info )
 instanceInfoT * inst_data = (instanceInfoT *)inst_info;
 varInfoT * varinfo;
             * value;
 void
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( varinfo = inst_data->var_info; varinfo; varinfo = varinfo->next ) {
   value = mti GetVarValueIndirect( varinfo->varid, 0 );
   mti_PrintFormatted( " Variable %s = %s\n",
                     varinfo->name,
                     mti_Image( value, varinfo->typeid ));
 mti_ScheduleWakeup( inst_data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
         = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti_GetVarName( varid );
 varinfo->typeid = mti GetVarType( varid );
 varinfo->next = 0;
 return( varinfo );
static void initInstance( void * param )
 instanceInfoT * inst_data;
 mtiProcessIdT procid;
mtiRegionIdT regid;
 mtiVariableIdT varid;
 inst data
                    = mti Malloc( sizeof(instanceInfoT) );
 inst data->var info = 0;
 regid = mti_GetTopRegion();
```

```
for ( procid = mti_FirstProcess( regid );
        procid; procid = mti_NextProcess() ) {
    for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
      varinfo = setupVariable( varid );
      if ( inst data->var info == 0 ) {
        inst data->var info = varinfo;
      else {
        curr info->next = varinfo;
      curr info = varinfo;
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 4 );
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
  char
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
  mti_AddLoadDoneCB( initInstance, 0 );
```

#### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real;
  type timearray is array( -1 to 0 ) of time;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
    variable bitsig : bit := '1';
variable intsig : integer := 21;
variable realsig : real := 16.3
variable timesig : time := 5 ns
                                    := 16.35;
                                       := 5 \text{ ns};
    variable stdlogicsig : std logic := 'H';
    variable bitarr
                       : bitarray := "0110";
    variable stdlogicarr : std_logic_vector( 1 to 4 ) := "01LH";
    variable intarr : intarray := ( 10, 11, 12 );
    variable realarr
                         : realarray := ( 11.6, 101.22 );
    variable timearr : timearray := ( 15 ns, 6 ns );
  begin
    stdlogicsig := not stdlogicsig;
    bitarr
                := not bitarr;
    stdlogicarr := not stdlogicarr;
    intarr(1) := intarr(1) + 1;
```

```
intarr(2) := intarr(2) + 1;
        intarr(3) := intarr(3) + 1;
        realarr(1) := realarr(1) + 1.1;
        realarr(2) := realarr(2) + 1.1;
        timearr(-1) := timearr(-1) + 1 ns;
        timearr(0) := timearr(0) + 1 ns;
        wait for 5 ns;
      end process;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 12
    # Time [0,4]:
        Variable bitsig = '0'
       Variable intsig = 22
       Variable realsig = 1.745000e+01
       Variable timesig = 6 ns
       Variable stdlogicsig = '0'
       Variable bitarr = "1001"
       Variable stdlogicarr = "1010"
       Variable intarr = (11, 12, 13)
       Variable realarr = (1.270000e+01, 1.023200e+02)
       Variable timearr = (16 ns, 7 ns)
    # Time [0,9]:
       Variable bitsig = '1'
       Variable intsig = 23
       Variable realsig = 1.855000e+01
       Variable timesig = 7 ns
       Variable stdlogicsig = '1'
       Variable bitarr = "0110"
        Variable stdlogicarr = "0101"
        Variable intarr = (12, 13, 14)
       Variable realarr = (1.380000e+01, 1.034200e+02)
       Variable timearr = (17 ns, 8 ns)
    VSIM 2> quit
```

# mti\_Interp()

Gets the Tcl\_Interp pointer used in the simulator.

## **Syntax**

interp = mti\_Interp()

## **Arguments**

None

#### **Return Values**

Name	Туре	Description
interp	Tcl_Interp *	The Tcl interp pointer used in the simulator

## **Description**

mti\_Interp() returns the Tcl interp pointer used in the simulator. There is only one Tcl interp pointer in the simulator and it exists and does not change throughout the execution life of the simulator. This pointer is needed in most Tcl calls and can also be used in conjunction with mti\_Cmd() to obtain the command results.

```
#include <tcl.h>
#include <mti.h>
typedef enum {
                   /* יטי */
 STD LOGIC U,
 STD LOGIC X,
                   /* 'X' */
 STD LOGIC 0,
                    /* '0' */
                    /* '1' */
 STD LOGIC 1,
                    /* 'Z' */
 STD_LOGIC_Z,
  STD LOGIC W,
                    /* 'W' */
                    /* 'L' */
 STD LOGIC L,
                    /* 'H' */
  STD_LOGIC_H,
                    /* '-' */
  STD LOGIC D
} StdLogicT;
void monitorSignal( void * param )
              buffer[256];
  char
  char *
              region_name;
             signal_name;
  char *
              status;
  mtiSignalIdT sigid = (mtiSignalIdT)param;
 Tcl_Interp * interp;
  switch ( mti GetSignalValue( sigid ) ) {
   case STD LOGIC X:
    case STD LOGIC W:
      signal name = mti GetSignalName( sigid );
      region name = mti GetRegionFullName( mti GetSignalRegion( sigid ));
      mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is UNKNOWN\n",
                         mti_NowUpper(), mti_Now(), mti_Delta(),
                         region name, signal name);
      sprintf( buffer, "drivers %s/%s", region_name, signal_name );
      interp = mti_Interp();
      status = mti_Cmd( buffer );
      if ( status != TCL_OK ) {
       mti_PrintMessage( "ERROR while executing drivers command.\n" );
      } else {
        mti PrintFormatted( "The drivers of %s/%s are:\n%s\n",
               region name, signal name, Tcl GetStringResult(interp) );
      Tcl_ResetResult( interp );
      mti_VsimFree( region_name );
      break;
    default:
      break;
}
void initForeign(
 mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          * /
```

```
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
      mtiProcessIdT procid;
      mtiSiqnalIdT siqid;
      sigid = mti_FindSignal( "/top/s1" );
      procid = mti CreateProcess( "SignalMonitor", monitorSignal, sigid );
      mti_Sensitize( procid, sigid, MTI_EVENT );
HDL code
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
    begin
      p1 : process
      begin
        c1 : case s1 is
          when 'U' => s1 <= 'X' after 5 ns;
          when 'X' => s1 <= '0' after 5 ns;
          when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' \Rightarrow s1 \Leftarrow 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' \Rightarrow s1 \Leftarrow '-' after 5 ns;
          when '-' => s1 <= 'U' after 5 ns;
        end case c1;
        wait for 5 ns;
      end process;
    end a;
```

#### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading ./for model.sl
VSIM 1> run 60
# Time [0,15] delta 0: Signal /top/s1 is UNKNOWN
# The drivers of /top/s1 are:
# Drivers for /top/s1:
# W : Signal /top/s1
    W : Driver /top/p1
# Time [0,40] delta 0: Signal /top/s1 is UNKNOWN
# The drivers of /top/s1 are:
# Drivers for /top/s1:
# X : Signal /top/s1
   X : Driver /top/p1
# Time [0,60] delta 0: Signal /top/s1 is UNKNOWN
# The drivers of /top/s1 are:
# Drivers for /top/s1:
# W : Signal /top/s1
  W : Driver /top/p1
VSIM 2> quit
```

# mti\_lsColdRestore()

Determines if a cold restore operation is in progress.

## **Syntax**

status = mti\_IsColdRestore()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
status	int	1 when a cold restore operation is in progress; 0 otherwise

## **Description**

mti\_IsColdRestore() returns 1 when a cold restore operation is in progress; otherwise, it returns 0. A cold restore is when the simulator has been terminated and is re-invoked with the -restore argument.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
 mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
 strcpy( inst info, mti RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                    region,
                              /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  if ( mti_IsColdRestore() ) {
     mti_PrintMessage( "Cold Restore in progress ...\n" );
      strcpy( instance_info, param );
 mti AddSaveCB( saveCallback, instance info );
  mti_AddRestoreCB( restoreCallback, instance_info );
  mti_AddQuitCB( cleanupCallback, instance_info );
  mti AddRestartCB( cleanupCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl; for model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 45
VSIM 2> checkpoint cpfile
# Saving instance info "for model"
VSIM 3> quit
# Cleaning up...
% vsim -c top -restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Wed Jul 5 11:02:06 2000
# Restoring state at time 45 ns, iteration 1
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Wed Jul 5 11:02:06 2000
# Restoring state at time 45 ns, iteration 1
# Loading ./for model.sl
# Cold Restore in progress ...
# Restored instance info "for model"
# Simulation kernel restore completed
# Restoring graphical user interface: definitions of virtuals; contents of
list and wave windows
# env sim:/top
# sim:/top
VSIM 1> quit
# Cleaning up...
```

# mti\_lsFirstInit()

Detects the first call to the initialization function.

## **Syntax**

status = mti\_IsFirstInit()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
status	int	1 during the first call to the initialization function; 0 otherwise

## **Description**

mti\_IsFirstInit() returns 1 during the first call to the initialization function or 0 if the simulation has been restarted.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
static int test global = 15;
void cleanupCallback( void * param )
 mti PrintMessage( "\nCleanup callback:\n" );
 mti PrintFormatted( " Freeing param \"%s\"...\n", param );
 free( param );
 mti_PrintFormatted( " test_global = %d\n", test_global );
void initForeign(
  mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
  char
                              /* The last part of the string in the
                                                                         * /
                    *param,
                              /* foreign attribute.
                                                                         */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                             /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  if ( mti_IsFirstInit() ) {
   mti_PrintMessage( "\nFirst call to init function.\n" );
   mti_PrintFormatted( " test_global = %d\n", test_global );
   test global = 42;
   mti_PrintFormatted( " Setting test_global to %d\n", test_global );
  } else {
   mti_PrintMessage( "\nSimulation has been restarted.\n" );
   mti_PrintFormatted( " test_global = %d\n", test_global );
    test global = 3;
   mti PrintFormatted( " Setting test global to %d\n", test global );
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
  mti AddQuitCB( cleanupCallback, instance_info );
  mti AddRestartCB( cleanupCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl; for model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for_model.sl
# First call to init function.
   test global = 15
    Setting test_global to 42
VSIM 1> run 30
VSIM 2> restart -f
# Cleanup callback:
  Freeing param "for_model"...
# test global = 42
# Loading ./for model.sl
# Simulation has been restarted.
  test global = 15
# Setting test_global to 3
VSIM 3> run 45
VSIM 4> quit
# Cleanup callback:
# Freeing param "for model"...
# test_global = 3
```

# mti\_IsRestore()

Determines if a restore operation is in progress.

## **Syntax**

status = mti\_IsRestore()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
status	int	1 during a restore operation; 0 otherwise

## **Description**

mti\_IsRestore() returns 1 when a restore operation is in progress; otherwise, it returns 0.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info = 0;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
 mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
 strcpy( inst info, mti RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void cleanupCallback( void * param )
 mti_PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
 mtiRegionIdT
                    region,
                             /* The ID of the region in which this
                              /* foreign architecture is instantiated.
                              /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  if (! instance info) {
      instance_info = malloc( strlen(param) + 1 );
  if ( mti IsRestore() ) {
     mti PrintMessage( "Restore in progress ...\n" );
  } else {
      strcpy( instance_info, param );
  mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance_info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl; for model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 40
VSIM 2> checkpoint cpfile
# Saving instance info "for model"
VSIM 3> run 30
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Wed Jul 5 14:04:26 2000
# Restoring state at time 40 ns, iteration 1
# Restore in progress ...
# Restored instance info "for model"
VSIM 5> echo $now
# 40
VSIM 6> run 10
VSIM 7> quit
# Cleaning up...
% vsim -c top -restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Wed Jul 5 14:04:26 2000
# Restoring state at time 40 ns, iteration 1
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Wed Jul 5 14:04:26 2000
# Restoring state at time 40 ns, iteration 1
# Loading ./for_model.sl
# Restore in progress ...
# Restored instance info "for model"
# Simulation kernel restore completed
# Restoring graphical user interface: definitions of virtuals; contents of
list and wave windows
# env sim:/top
# sim:/top
VSIM 1> run 25
VSIM 2> quit
# Cleaning up...
```

# mti\_lsSystemcType()

Determines if the argument is a handle to a SystemC type.

## **Syntax**

status = mti\_IsSystemcType( type\_id )

## **Arguments**

Name	Type	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

#### **Return Values**

Name	Type	Description
status	int	1 if type_id is a handle to a
		SystemC type; 0 otherwise

## **Description**

mti\_IsSystemcType() returns 1 if the argument is a handle to a systemC type, 0 otherwise.

# mti\_lsSystemcSignedType()

Determines if the argument is a handle to a SystemC signed type.

## **Syntax**

status = mti\_IsSystemcSignedType( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

#### **Return Values**

Name	Type	Description
status	int	1 if type_id is a handle to a SystemC signed type; 0 otherwise

## **Description**

mti\_IsSystemcSignedType() returns 1 if the argument is a handle to a systemC signed type, 0 otherwise.

# mti\_KeepLoaded()

Requests that the current shared library not be unloaded on restart or load of a new design.

#### **Syntax**

mti\_KeepLoaded()

#### **Arguments**

None

#### **Return Values**

Nothing

### **Description**

mti\_KeepLoaded() marks the current shared library as not to be reloaded when a restart or load of a new design occurs. You must call mti\_KeepLoaded() from the initialization function of a foreign architecture.

Normally, the reloading of shared libraries is determined by the following:

- Loading a shared library due to reloading a foreign attribute on a VHDL architecture.
- Loading a shared library loaded due to reloading the -foreign option to vsim.
- Loading a shared library due to not reloading a foreign attribute on a VHDL subprogram, even if the shared library also contains code for a foreign architecture.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
static int test global = 15;
void cleanupCallback( void * param )
 mti PrintMessage( "\nCleanup callback:\n" );
 mti PrintFormatted( " Freeing param \"%s\"\n", param );
 free( param );
 mti_PrintFormatted( " test_global = %d\n", test_global );
void restartCallback( void * param )
 mti PrintMessage( "\nRestart callback:\n" );
 mti_PrintFormatted( " Param is \"%s\"\n", param );
 mti_PrintFormatted( " test_global = %d\n", test_global );
  test global = 15;
  mti PrintFormatted( " Setting test global to initial value of %d\n",
                    test global );
}
void initForeign(
 mtiRegionIdT
                    region,
                             /* The ID of the region in which this
                             /* foreign architecture is instantiated.
                             /* The last part of the string in the
                   *param,
                             /* foreign attribute.
                                                                      */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  if ( mti IsFirstInit() ) {
   mti PrintMessage( "\nFirst call to init function.\n" );
   mti_PrintFormatted( " test_global = %d\n", test_global );
   test global = 42;
   mti PrintFormatted( " Shared library will NOT be reloaded.\n" );
   mti KeepLoaded();
   instance info = malloc( strlen(param) + 1 );
   strcpy( instance_info, param );
  } else {
   mti PrintMessage( "\nSimulation has been restarted.\n" );
   mti PrintFormatted( " test global = %d\n", test global );
   test global = 3;
   mti PrintFormatted( " Setting test global to %d\n", test global );
  mti_AddQuitCB( cleanupCallback, instance_info );
  mti AddRestartCB( restartCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl; for model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# First call to init function.
   test global = 15
    Setting test global to 42
   Shared library will NOT be reloaded.
VSIM 1> run 30
VSIM 2> restart -f
# Restart callback:
# Param is "for_model"
  test global = 42
  Setting test global to initial value of 15
# Simulation has been restarted.
  test global = 15
# Setting test global to 3
VSIM 3> run 100
VSIM 4> restart -f
# Restart callback:
  Param is "for model"
  test global = 3
  Setting test global to initial value of 15
# Simulation has been restarted.
    test global = 15
    Setting test_global to 3
VSIM 5> quit
# Cleanup callback:
# Freeing param "for model"
# test global = 3
```

# mti\_Malloc()

Allocates simulator-managed memory.

### **Syntax**

memptr = mti\_Malloc( size )

### **Arguments**

Name	Type	Description
size	unsigned long	The size in bytes of the memory to be allocated

#### **Return Values**

Name	Type	Description
memptr	void *	A pointer to the allocated
		memory

### **Description**

mti\_Malloc() allocates a block of memory of the specified size from an internal simulator memory pool and returns a pointer to it. The simulator initializes the memory to zero, and automatically checkpoints memory allocated by mti\_Malloc(). On restore, this memory is guaranteed to be restored to the same location with the values it contained at the time of the checkpoint. You can free this memory only by mti\_Free().

mti\_Malloc() automatically checks for a NULL pointer. In the case of an allocation error, mti\_Malloc() issues the following error message and aborts the simulation:

```
***** Memory allocation failure. ****
Please check your system for available memory and swap space.
```

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info pointer to \"%s\"\n",
                     inst info );
 mti SaveBlock( (char *)&inst info, sizeof(inst info) );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "Restored instance info \"%s\"\n", instance info );
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
  /* NOTE: Memory allocated by mti Malloc() will be freed by vsim. */
void initForeign(
 mtiRegionIdT
                    region,
                              /* The ID of the region in which this
                              /* foreign architecture is instantiated. */
                              /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                         * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  if ( mti IsRestore() ) {
   mti_PrintMessage( "Restore in progress ...\n" );
  } else {
   instance info = mti Malloc( strlen(param) + 1 );
    strcpy( instance_info, param );
 mti AddSaveCB( saveCallback, instance info );
  mti_AddRestoreCB( restoreCallback, instance_info );
  mti_AddQuitCB( cleanupCallback, instance_info );
  mti AddRestartCB( cleanupCallback, instance info );
```

```
entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
        "initForeign for model.sl; my for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 35
    VSIM 2> checkpoint cpfile
    # Saving instance info pointer to "my for model"
    VSIM 3> run 10
    VSIM 4> restore cpfile
    # Loading checkpoint/restore data from file "cpfile"
    # Checkpoint created Wed Jul 5 15:24:18 2000
    # Restoring state at time 35 ns, iteration 1
    # Restore in progress ...
    # Restored instance info "my for model"
    VSIM 5> run 20
    VSIM 6> quit
    # Cleaning up...
```

# mti\_NextProcess()

Gets the next process in a region.

## **Syntax**

process\_id = mti\_NextProcess()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
process_id	mtiProcessIdT	A handle to the next VHDL or SystemC process in the current region

## **Description**

mti\_NextProcess() returns a handle to the next process in the region set by the latest call to mti\_FirstProcess(). mti\_NextProcess() returns NULL if there are no more processes.

```
#include <mti.h>
void printProcesses( mtiRegionIdT region, int indent )
 mtiProcessIdT procid;
  for ( procid = mti_FirstProcess( region ); procid;
        procid = mti NextProcess() ) {
    if ( procid ) {
      mti PrintFormatted( "%*cProcess %s\n", indent, ' ',
                         mti GetProcessName( procid ) );
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
  mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s\n", indent, ' ', region_name );
  indent += 2;
 printProcesses( region, indent );
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, indent );
  mti VsimFree( region name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nHierarchy:\n" );
  printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                                                                          */
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model.
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for model is
end for_model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
begin
end a;
entity inv is
 generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
 b <= a after delay;</pre>
 p1 : process
   variable count : integer := 0;
 begin
   count := count + 1;
   wait on a;
  end process;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for_model is
  end component;
  for all : for_model use entity work.for_model(a);
component inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
       );
end component;
begin
  flip: inv port map (s3, s4);
  i1 : for_model;
  s1 <= not s1 after 5 ns;
```

```
s3 <= not s3 after 5 ns;
      toggle : inv port map ( s1, s2 );
    end a;
    entity top is
    end top;
    architecture a of top is
      component mid is
    end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # Region /top
          Region /top/inst1
    #
           Process line__58
Process line__57
    #
    #
    #
           Region /top/inst1/flip
    #
              Process p1
              Process line 19
          Region /top/inst1/i1
           Region /top/inst1/toggle
              Process p1
              Process line 19
    VSIM 1> quit
```

# mti\_NextRegion()

Gets the next region at the same level as a region.

## **Syntax**

next\_reg\_id = mti\_NextRegion( region\_id )

### **Arguments**

Name	Type	Description
region_id	mtiRegionIdT	A handle to a VHDL, Verilog, or SystemC region

#### **Return Values**

Name	Type	Description
next_reg_id	mtiRegionIdT	A handle to the next VHDL, Verilog or SystemC region at the same level of hierarchy as the specified region

## **Description**

mti\_NextRegion() returns a handle to the next VHDL, Verilog, or SystemC region at the same level of hierarchy as the specified VHDL, Verilog, or SystemC region. mti\_NextRegion() returns NULL if there are no more regions at this level. If the next\_reg\_id is a handle to a Verilog region then you can use it with PLI functions to obtain information about or access objects in the Verilog region.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region name;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
 mti_VsimFree( region_name );
  indent += 2;
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
  mtiRegionIdT regid;
 mti PrintMessage( "\nHierarchy:\n" );
  for ( regid = mti GetTopRegion();
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, 1 );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
  char
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

# HDL code entity for\_model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl"; end a; entity inv is generic ( delay : time := 5 ns ); port ( a : in bit; b : out bit end inv; architecture b of inv is b <= a after delay; end b; entity mid is end mid; architecture a of mid is signal s1 : bit := '0'; signal s2 : bit := '0'; signal s3 : bit := '0'; signal s4 : bit := '0'; component for model is end component; for all : for model use entity work.for model(a); component inv is generic ( delay : time := 5 ns ); port ( a : in bit; b : out bit ); end component; begin flip: inv port map (s3, s4); i1 : for model; s1 <= not s1 after 5 ns;</pre> s3 <= not s3 after 5 ns; toggle : inv port map ( s1, s2 );

end a;

entity top is

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # Region /top
       Region /top/inst1
           Region /top/inst1/flip
           Region /top/inst1/i1
           Region /top/inst1/toggle
    # Region /standard
    VSIM 1> quit
```

# mti\_NextSignal()

Gets the next VHDL or SystemC signal in a region.

### **Syntax**

signal\_id = mti\_NextSignal()

## **Arguments**

None

#### **Return Values**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to the next VHDL or SystemC signal in the current region

## **Description**

mti\_NextSignal() returns a handle to the next signal in the region set by the latest call to mti\_FirstSignal(). mti\_NextSignal() returns NULL if there are no more signals.

```
#include <mti.h>
void printSignals( mtiRegionIdT region, int indent )
 mtiSiqnalIdT siqid;
  for ( sigid = mti_FirstSignal( region ); sigid;
        sigid = mti NextSignal() ) {
    mti PrintFormatted( "%*cSignal %s\n", indent, ' ',
                       mti GetSignalName( sigid ) );
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region name;
 mtiRegionIdT regid;
  region_name = mti_GetRegionFullName( region );
  mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
 mti VsimFree( region name );
  indent += 2;
 printSignals( region, indent );
  for ( regid = mti_FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
    printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
  mti PrintMessage( "\nHierarchy:\n" );
 printHierarchy( mti GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          * /
                    *param,
                               /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model.
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
         b : out bit
       );
end inv;
architecture b of inv is
  signal count : integer := 0;
begin
 b <= a after delay;</pre>
  p1 : process(a)
  begin
    count <= count + 1 after 0 ns;</pre>
  end process;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
```

```
toggle : inv port map ( s1, s2 );
    end a;
    entity top is
    end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # Region /top
         Region /top/inst1
           Signal s1
    #
           Signal s2
    #
    #
          Signal s3
          Signal s4
    #
         Region /top/inst1/flip
    #
           Signal a
           Signal b
            Signal count
         Region /top/inst1/i1
    #
           Region /top/inst1/toggle
             Signal a
             Signal b
             Signal count
    VSIM 1> quit
```

# mti\_NextVar()

Gets the next VHDL variable, generic, or constant, or System C variable visible to a process.

## **Syntax**

variable\_id = mti\_NextVar()

## **Arguments**

None

## **Return Values**

Name	Type	Description
variable_id	mtiVariableIdT	A handle to the next VHDL variable, generic, or constant, or SystemC variable visible to the current process

## **Description**

mti\_NextVar() returns a handle to the next variable, generic, or constant visible to the process set by the latest call to mti\_FirstVar(). mti\_NextVar() returns NULL if there are no more variables, generics, or constants.

```
#include <mti.h>
void printVariables( mtiProcessIdT process, int indent )
 mtiVariableIdT varid;
  for ( varid = mti_FirstVar( process ); varid; varid = mti_NextVar() ) {
    if ( varid ) {
      mti PrintFormatted( "%*cVariable %s\n", indent, ' ',
                         mti_GetVarName( varid ) );
void printProcesses( mtiRegionIdT region, int indent )
 mtiProcessIdT procid;
  for ( procid = mti_FirstProcess( region ); procid;
        procid = mti NextProcess() ) {
    if (procid) {
      mti PrintFormatted( "%*cProcess %s\n", indent, ' ',
                         mti_GetProcessName( procid ) );
     printVariables( procid, indent+2 );
  }
}
void printHierarchy( mtiRegionIdT region, int indent )
  char *
               region_name;
  mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
 mti PrintFormatted( "%*cRegion %s\n", indent, ' ', region name );
  indent += 2;
 printProcesses( region, indent );
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, indent );
  mti_VsimFree( region_name );
void loadDoneCB( void * param )
 mti PrintMessage( "\nHierarchy:\n" );
  printHierarchy( mti_GetTopRegion(), 1 );
void initForeign(
  mtiRegionIdT
                             /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
```

```
/* foreign attribute. */
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
mtiInterfaceListT *ports /* A list of ports for the foreign model. */
)
{
    mti_AddLoadDoneCB( loadDoneCB, 0 );
}
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
  architecture b of inv is
begin
  b <= a after delay;
  p1 : process
    constant increment : integer := 1;
    variable count : integer := 0;
  begin
   count := count + increment;
   wait on a;
  end process;
end b;
entity mid is
  generic ( gen1 : string := "Mid" );
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port (a: in bit;
           b : out bit
         );
  end component;
begin
  testproc : process
    constant c1 : string := "mystring";
    variable v1 : bit := '0';
```

```
variable v2 : integer := 42;
    variable v3 : real := 7.82;
  begin
   v1 := not v1;
   v2 := v2 + 2;
   v3 := v3 + 1.5;
   wait for 5 ns;
  end process;
  flip : inv port map ( s3, s4 );
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
end top;
architecture a of top is
  component mid is
   generic ( gen1 : string := "Top" );
  end component;
begin
  inst1 : mid;
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.mid(a)
# Loading work.inv(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Hierarchy:
# Region /top
    Region /top/inst1
#
      Process line 72
        Variable gen1
     Process line 71
#
#
        Variable gen1
     Process testproc
#
        Variable gen1
        Variable c1
#
#
        Variable v1
#
        Variable v2
        Variable v3
#
     Region /top/inst1/flip
       Process pl
          Variable delay
          Variable increment
          Variable count
        Process line 19
          Variable delay
     Region /top/inst1/i1
#
      Region /top/inst1/toggle
#
         Process p1
#
          Variable delay
          Variable increment
          Variable count
         Process line 19
          Variable delay
VSIM 1> quit
```

# mti\_Now()

Gets the low order 32 bits of the 64-bit current simulation time.

# **Syntax**

low\_time = mti\_Now()

## **Arguments**

None

## **Return Values**

Name	Type	Description
low_time	mtiInt32T	The low order 32 bits of the current simulation time

# **Description**

mti\_Now() returns the low order 32 bits of the current simulation time. The time units are equivalent to the current simulator time unit setting.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                       * name;
 mtiSignalIdT
                          sigid;
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
                             /* List of signals. */
 signalInfoT * sig info;
 mtiProcessIdT proc;
                               /* Test process id.*/
} instanceInfoT;
static char * convertTime( mtiInt32T time, int limit, mtiInt32T * new time )
 switch ( limit ) {
   case 2: *new_time = time * 100; return( "sec" );
             *new_time = time * 10; return( "sec" );
   case 1:
             *new_time = time;
                                       return( "sec" );
   case 0:
             *new_time = time * 100; return( "ms" );
   case -1:
   case -2: *new_time = time * 10; return( "ms" );
   case -3: *new_time = time; return( "ms" );
   case -4: *new_time = time * 100; return( "us" );
   case -5: *new_time = time * 10; return( "us" );
   case -6: *new time = time; return( "us" );
   case -7: *new time = time * 100; return( "ns" );
   case -8: *new time = time * 10; return( "ns" );
   case -9: *new time = time; return("ns");
   case -10: *new_time = time * 100; return( "ps" );
   case -11: *new_time = time * 10; return( "ps" );
case -12: *new_time = time; return( "ps" );
   case -13: *new_time = time * 100; return( "fs" );
   case -14: *new_time = time * 10; return( "fs" );
   case -15: *new_time = time; return( "fs" );
default: *new_time = time; return( "??" );
}
static void checkValues( void *inst info )
               * units;
  instanceInfoT * inst_data = (instanceInfoT *)inst_info;
                new time;
 mtiInt32T
 signalInfoT * siginfo;
 units = convertTime( mti_Now(), mti_GetResolutionLimit(), &new_time );
 mti_PrintFormatted( "Time %d %s:\n", new_time, units );
  for ( siginfo = inst data->sig info; siginfo; siginfo = siginfo->next ) {
   mti PrintFormatted( " Signal %s: %s\n",
                       siginfo->name, mti_SignalImage( siginfo->sigid ));
  }
```

```
mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo
                  = (signalInfoT *) mti_Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->name
                  = mti_GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti_GetSignalType( sigid );
 siginfo->next
                  = 0;
 return( siginfo );
static void initInstance( void * param )
 instanceInfoT * inst data;
 mtiSignalIdT
               sigid;
 signalInfoT * curr info;
 signalInfoT * siginfo;
  inst data
                      = mti Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
       sigid; sigid = mti_NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst data->sig info == 0 ) {
     inst_data->sig_info = siginfo;
    else {
      curr_info->next = siginfo;
    curr info = siginfo;
 inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                     (void *)inst data );
 mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
 mtiRegionIdT
                              /* The ID of the region in which this
                    region,
                               /* foreign architecture is instantiated.
                               /\star The last part of the string in the
 char
                                                                         * /
                    *param,
                               /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                           /* A list of ports for the foreign model. */
 mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal bitsig
                    : bit
                                  := '1';
  signal intsig
                     : integer := 42;
                               := 10.2;
                  : real
: time
  signal realsig
  signal timesig
                                  := 3 \text{ ns};
  signal stdlogicsig : std_logic := 'H';
  signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
              <= not bitsig after 5 ns;
  bitsiq
              <= intsig + 1 after 5 ns;
  intsiq
           <= realsig + 1.1 after 5 ns;
<= timesig + 2 ns after 5 ns;</pre>
  realsiq
  timesiq
  stdlogicsig <= not stdlogicsig after 5 ns;</pre>
  stdlogicarr <= not stdlogicarr after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 17
# Time 6 ns:
  Signal bitsig: '0'
  Signal intsig: 43
# Signal realsig: 1.130000e+01
# Signal timesig: 5 ns
# Signal stdlogicsig: '0'
  Signal stdlogicarr: "1010"
# Time 11 ns:
  Signal bitsig: '1'
  Signal intsig: 44
  Signal realsig: 1.240000e+01
#
   Signal timesig: 7 ns
   Signal stdlogicsig: '1'
  Signal stdlogicarr: "0101"
# Time 16 ns:
# Signal bitsig: '0'
  Signal intsig: 45
# Signal realsig: 1.350000e+01
# Signal timesig: 9 ns
  Signal stdlogicsig: '0'
# Signal stdlogicarr: "1010"
VSIM 2> quit
```

# mti\_NowFormatted()

Returns the current simulation time formatted according to specified flags.

## **Syntax**

value = mti\_NowFormatted( flags )

## **Arguments**

Name	Туре	Description
flags	mtiTimeFlagT	The type of formatting for the current simulation time.

### **Return Values**

Name	Type	Description
value	char *	Returns the current simulation time formatted based on your settings.

## **Description**

mti\_NowFormatted() returns the current simulation time using the settings as specified in the function. The simulation stores the return value in a buffer and you should use it immediately.

You can specify any number of flag arguments in a pipe (|) separated list.

The argument *flag* can include any of the following:

MTI_TIME_BEST_UNITS	Determines the best unit to use for display.
MTI_TIME_INSERT_COMMAS	Inserts commas every three digits.
MTI_TIME_NO_DEF_UNIT	Does not display the default units.
MTI_TIME_FREQUENCY	Displays the time as 1/time in hz.

# mti\_NowIndirect()

Gets the upper and lower 32 bits of the 64-bit current simulation time.

## **Syntax**

curr\_time = mti\_NowIndirect( time\_buf )

## **Arguments**

Name	Туре	Description
time_buf	mtiTime64T *	Returns the upper and lower 32 bits of the current simulation time; OPTIONAL - can be NULL

### **Return Values**

Name	Туре	Description
curr_time	mtiTime64T *	The upper and lower 32 bits of the current simulation time

## **Description**

mti\_NowIndirect() returns the upper and lower 32 bits of the 64-bit current simulation time. The time units are equivalent to the current simulator time unit setting. If the time\_buf parameter is NULL, then mti\_NowIndirect() allocates memory for the value and returns a pointer to it. The caller is responsible for freeing this memory with mti\_VsimFree(). If the time\_buf parameter is not NULL, then mti\_NowIndirect() copies the value into the time\_buf parameter and also returns the time\_buf parameter.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT_tag * next;
                       * name;
 char
 mtiSignalIdT
                         sigid;
 mtiTypeIdT
                         typeid;
} signalInfoT;
typedef struct {
                             /* List of signals.*/
 signalInfoT * sig_info;
 mtiProcessIdT proc;
                             /* Test process id. */
} instanceInfoT;
static void checkValues( void *inst info )
 instanceInfoT *inst data = (instanceInfoT *)inst info;
              curr_time;
 mtiTime64T
 signalInfoT *siginfo;
  (void) mti NowIndirect( &curr time );
 mti PrintFormatted( "Time [%d,%d]:\n",
                    MTI_TIME64_HI32( curr_time ),
                    MTI_TIME64_LO32( curr_time ));
for ( siginfo = inst data->sig info; siginfo; siginfo = siginfo->next ) {
 mti PrintFormatted( " Signal %s: %s\n",
                    siginfo->name, mti_SignalImage( siginfo->sigid ));
  }
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
                  = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo
 siginfo->sigid = sigid;
 siginfo->name = mti GetSignalNameIndirect( sigid, 0, 0 );
 siginfo->typeid = mti_GetSignalType( sigid );
 siginfo->next
                = 0;
 return( siginfo );
static void initInstance( void * param )
 instanceInfoT * inst_data;
 mtiSignalIdT sigid;
 signalInfoT * curr info;
 signalInfoT * siginfo;
  inst_data
                     = mti_Malloc( sizeof(instanceInfoT) );
```

```
inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
       sigid; sigid = mti_NextSignal() ) {
   siginfo = setupSignal( sigid );
   if ( inst data->sig info == 0 ) {
     inst_data->sig_info = siginfo;
   else {
     curr_info->next = siginfo;
   curr info = siginfo;
 inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                 (void *)inst_data );
 mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
 mtiRegionIdT
                            /* The ID of the region in which this
                   region,
                            /* foreign architecture is instantiated.
 char
                            /* The last part of the string in the
                                                                   * /
                  *param,
                            /* foreign attribute.
                                                                   */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array(3 downto 0) of bit;
  type rectype is record
    a : bit;
    b : integer;
    c : bitarray;
  end record;
  type bigtime is range 0 to integer'high
    units
      hour;
      day = 24 hour;
week = 7 day;
      month = 4 week;
      year = 12 month;
    end units;
end top;
architecture a of top is
  signal bitsig : bit := '1';
signal intsig : integer := 42;
signal physsig : bigtime := 3 hour;
  signal realsig : real := 10.2;
signal timesig : time := 3 ns;
  signal stdlogicsig : std logic := 'H';
  signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
                       : rectype := ( '0', 0, "1001" );
  signal rec
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  bitsiq
              <= not bitsig after 5 ns;
  intsig
               <= intsig + 1 after 5 ns;</pre>
```

```
physsiq
                   <= physsig + 1 hour after 5 ns;
      realsig <= realsig + 1.1 after 5 ns;
timesig <= timesig + 2 ns after 5 ns;
      stdlogicsig <= not stdlogicsig after 5 ns;</pre>
      stdlogicarr <= not stdlogicarr after 5 ns;</pre>
      rec.a
                 <= not rec.a after 5 ns;</pre>
                  <= rec.b + 1 after 5 ns;</pre>
      rec.b
      rec.c
                  <= not rec.c after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 14
    # Time [0,6]:
    # Signal bitsig: '0'
      Signal intsig: 43
       Signal physsig: 4 hour
       Signal realsig: 1.130000e+01
       Signal timesig: 5 ns
       Signal stdlogicsig: '0'
        Signal stdlogicarr: "1010"
        Signal rec: ('1', 1, "0110")
    # Time [0,11]:
    #
       Signal bitsig: '1'
       Signal intsig: 44
       Signal physsig: 5 hour
       Signal realsig: 1.240000e+01
       Signal timesig: 7 ns
       Signal stdlogicsig: '1'
    # Signal stdlogicarr: "0101"
       Signal rec: ('0', 2, "1001")
    VSIM 2> quit
```

# mti\_NowUpper()

Gets the high order 32 bits of the 64-bit current simulation time.

## **Syntax**

high\_time = mti\_NowUpper()

## **Arguments**

None

## **Return Values**

Name	Type	Description
high_time	mtiInt32T	The high order 32 bits of the current simulation time

# **Description**

mti\_NowUpper() returns the high order 32 bits of the current simulation time. The time units are equivalent to the current simulator time unit setting.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT_tag * next;
                       * name;
 char
 mtiSignalIdT
                         sigid;
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
 signalInfoT * sig_info; /* List of signals. */
 mtiProcessIdT proc;
                              /* Test process id.*/
} instanceInfoT;
static void checkValues( void *inst info )
  instanceInfoT * inst data = (instanceInfoT *)inst info;
  signalInfoT * siginfo;
  mti PrintFormatted( "Time [%d,%u]:\n", mti NowUpper(), mti Now() );
  for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
   mti_PrintFormatted( " Signal %s: %s\n",
                       siginfo->name, mti_SignalImage( siginfo->sigid ));
  }
  mti ScheduleWakeup(inst data->proc, 500000000);
static signalInfoT * setupSignal( mtiSignalIdT sigid )
  signalInfoT * siginfo;
                  = (signalInfoT *) mti_Malloc( sizeof(signalInfoT) );
 siginfo
 siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
  siginfo->typeid = mti_GetSignalType( sigid );
 siginfo->next = 0;
 return( siginfo );
}
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiSignalIdT sigid;
signalInfoT * curr_info;
 signalInfoT * siginfo;
                     = mti Malloc( sizeof(instanceInfoT) );
  inst data
  inst data->sig info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
```

```
siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
      inst_data->sig_info = siginfo;
    else {
      curr info->next = siginfo;
    curr_info = siginfo;
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                     (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 600000000 );
void initForeign(
                     region,
 mtiRegionIdT
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /\star A list of ports for the foreign model. \star/
 mtiInterfaceListT *ports
 mti_AddLoadDoneCB( initInstance, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  signal intsig : integer := 42;
  signal realsig
                   : real := 10.2;
 component for model
  end component;
  for all : for model use entity work.for model(a);
begin
 inst1 : for model;
  intsiq
           <= intsig + 1 after 5000000 sec;</pre>
 realsig
            <= realsig + 1.1 after 5000000 sec;</pre>
end a;
```

#### Simulation output

```
% vsim -c -t sec top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c -t sec top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 10000000000
# Time [0,600000000]:
#
   Signal intsig: 162
    Signal realsig: 1.422000e+02
# Time [0,110000000]:
  Signal intsig: 262
  Signal realsig: 2.522000e+02
# Time [0,1600000000]:
   Signal intsig: 362
   Signal realsig: 3.622000e+02
# Time [0,210000000]:
   Signal intsig: 462
    Signal realsig: 4.722000e+02
# Time [0,260000000]:
   Signal intsig: 562
    Signal realsig: 5.822000e+02
# Time [0,310000000]:
   Signal intsig: 662
   Signal realsig: 6.922000e+02
# Time [0,360000000]:
   Signal intsig: 762
    Signal realsig: 8.022000e+02
# Time [0,410000000]:
   Signal intsig: 862
   Signal realsig: 9.122000e+02
# Time [1,305032704]:
#
   Signal intsig: 962
   Signal realsig: 1.022200e+03
# Time [1,805032704]:
  Signal intsig: 1062
   Signal realsig: 1.132200e+03
# Time [1,1305032704]:
   Signal intsig: 1162
    Signal realsig: 1.242200e+03
# Time [1,1805032704]:
   Signal intsig: 1262
    Signal realsig: 1.352200e+03
# Time [1,2305032704]:
   Signal intsig: 1362
    Signal realsig: 1.462200e+03
# Time [1,2805032704]:
   Signal intsig: 1462
    Signal realsig: 1.572200e+03
# Time [1,3305032704]:
    Signal intsig: 1562
```

```
# Signal realsig: 1.682200e+03
# Time [1,3805032704]:
# Signal intsig: 1662
# Signal realsig: 1.792200e+03
# Time [2,10065408]:
# Signal intsig: 1762
# Signal realsig: 1.902200e+03
# Time [2,510065408]:
# Signal intsig: 1862
# Signal realsig: 2.012200e+03
# Time [2,1010065408]:
# Signal intsig: 1962
# Signal realsig: 2.122200e+03
VSIM 2> quit
```

# mti\_PrintFormatted()

Prints a formatted message to the Main window transcript.

## **Syntax**

mti\_PrintFormatted( format, ... )

## **Arguments**

Name	Type	Description
format	char *	The formatted string to be printed
		Zero or more arguments corresponding to the conversion characters in the format string

### **Return Values**

Nothing

## **Description**

mti\_PrintFormatted() prints a formatted message in the Main simulator window and in the transcript file. The functionality is similar to the C printf() function. The format string must contain newline characters where line breaks are desired.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT parent;
 mtiRegionIdT regid;
  region name = mti GetRegionFullName( region );
  mti_PrintFormatted( "%*cRegion %s", indent, ' ', region_name );
 mti VsimFree( region name );
 parent = mti_HigherRegion( region );
  if ( parent ) {
   mti PrintFormatted( " (Parent region is %s)\n",
                       mti GetRegionName( parent ));
  } else {
   mti PrintFormatted( "\n" );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti_NextRegion( regid ) ) {
   printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
 mtiRegionIdT regid;
 mti_PrintFormatted( "\nHierarchy:\n" );
  for ( regid = mti GetTopRegion();
      regid; regid = mti NextRegion( regid ) ) {
     printHierarchy( regid, 1 );
}
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  mti_AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
entity mid is
end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
         );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # Region /top
      Region /top/inst1 (Parent region is top)
           Region /top/inst1/flip (Parent region is inst1)
           Region /top/inst1/i1 (Parent region is inst1)
           Region /top/inst1/toggle (Parent region is inst1)
    # Region /standard
    VSIM 1> quit
```

# mti\_PrintMessage()

Prints a message to the Main window transcript.

## **Syntax**

mti\_PrintMessage( message )

## **Arguments**

Name	Type	Description
message	char *	The message to be printed

### **Return Values**

Nothing

## **Description**

mti\_PrintMessage() prints a message in the Main simulator window and in the transcript file. You can include one or more newline characters in the message string; however, a newline character is provided at the end of the message by default.

```
#include <mti.h>
void printHierarchy( mtiRegionIdT region, int indent )
  char *
              region name;
 mtiRegionIdT parent;
 mtiRegionIdT regid;
 region name = mti GetRegionFullName( region );
 mti PrintMessage( region name );
 mti_VsimFree( region_name );
 parent = mti_HigherRegion( region );
  indent += 2;
  for ( regid = mti FirstLowerRegion( region );
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, indent );
}
void loadDoneCB( void * param )
 mtiRegionIdT regid;
 mti_PrintMessage( "\nHierarchy:" );
  for ( regid = mti GetTopRegion();
        regid; regid = mti NextRegion( regid ) ) {
   printHierarchy( regid, 1 );
}
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( loadDoneCB, 0 );
```

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl";
end a;
entity inv is
  generic ( delay : time := 5 ns );
  port ( a : in bit;
        b : out bit
end inv;
architecture b of inv is
begin
 b <= a after delay;
end b;
  entity mid is
  end mid;
architecture a of mid is
  signal s1 : bit := '0';
  signal s2 : bit := '0';
  signal s3 : bit := '0';
  signal s4 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component inv is
    generic ( delay : time := 5 ns );
    port ( a : in bit;
           b : out bit
          );
  end component;
begin
  flip: inv port map (s3, s4);
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
  s3 <= not s3 after 5 ns;
  toggle : inv port map ( s1, s2 );
end a;
entity top is
```

```
end top;
    architecture a of top is
      component mid is
      end component;
    begin
      inst1 : mid;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.mid(a)
    # Loading work.inv(b)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # Hierarchy:
    # /top
    # /top/inst1
    # /top/inst1/flip
    # /top/inst1/i1
    # /top/inst1/toggle
    # /standard
    VSIM 1> quit
```

# mti\_Quit()

Requests the simulator to exit immediately.

# **Syntax**

mti\_Quit()

## **Arguments**

None

## **Return Values**

Nothing

# **Description**

mti\_Quit() shuts down the simulator immediately.

```
#include <mti.h>
typedef enum {
 STD LOGIC U,
                   /* יטי */
                   /* 'X' */
 STD LOGIC X,
                   /* '0' */
 STD_LOGIC_0,
 STD LOGIC 1,
                    /* '1' */
                    /* 'Z' */
 STD LOGIC Z,
                    /* 'W' */
 STD LOGIC W,
 STD LOGIC L,
                    /* 'L' */
 STD LOGIC_H,
                    /* 'H' */
                    /* '-' */
 STD_LOGIC_D
} StdLogicT;
void monitorSignal( void * param )
 mtiSignalIdT sigid = (mtiSignalIdT)param;
  switch ( mti_GetSignalValue( sigid ) ) {
   case STD LOGIC X:
    case STD LOGIC W:
      mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s is UNKNOWN\n",
                         mti NowUpper(), mti Now(), mti Delta(),
                         mti_GetSignalName( sigid ) );
      mti_Quit();
      break;
    default:
      break;
}
void initForeign(
 mtiRegionIdT
                    region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                         * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
 mtiProcessIdT procid;
 mtiSignalIdT sigid;
  sigid = mti FindSignal( "/top/s1" );
  procid = mti CreateProcess( "SignalMonitor", monitorSignal, sigid );
  mti_Sensitize( procid, sigid, MTI_EVENT );
```

```
library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
      signal s1 : std logic := '0';
    begin
      p1 : process
      begin
        c1 : case s1 is
          when 'U' => s1 <= 'X' after 5 ns;
          when 'X' => s1 <= '0' after 5 ns;
          when '0' => s1 <= '1' after 5 ns;
          when '1' => s1 <= 'Z' after 5 ns;
          when 'Z' \Rightarrow s1 \Leftarrow 'W' after 5 ns;
          when 'W' => s1 <= 'L' after 5 ns;
          when 'L' => s1 <= 'H' after 5 ns;
          when 'H' => s1 <= '-' after 5 ns;
          when '-' => s1 <= 'U' after 5 ns;
        end case c1;
        wait for 5 ns;
      end process;
    end a;
Simulation output
    % vsim -c top -foreign "initForeign for model.sl"
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -foreign {initForeign for model.sl} -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading ./for model.sl
    VSIM 1> run 30
    # Time [0,15] delta 0: Signal s1 is UNKNOWN
```

# mti\_Realloc()

Reallocates simulator-managed memory.

## **Syntax**

memptr = mti\_Realloc( origptr, size )

## **Arguments**

Name	Type	Description
origptr	void *	A pointer to the currently allocated memory
size	unsigned long	The size in bytes of the new memory to be allocated

#### **Return Values**

Name	Type	Description
memptr	void *	A pointer to the reallocated
		memory

## **Description**

mti\_Realloc() works like the C realloc() function on memory allocated by mti\_Malloc(). If the specified size is larger than the size of memory already allocated to the origptr parameter, then new memory of the required size is allocated and initialized to zero, the entire content of the old memory is copied into the new memory, and a pointer to the new memory is returned. Otherwise, a pointer to the old memory is returned.

Any memory allocated by mti\_Realloc() is guaranteed to be checkpointed and restored just like memory allocated by mti\_Malloc(). Memory allocated by mti\_Realloc() can be freed only by mti\_Free().

mti\_Realloc() automatically checks for a NULL pointer. In the case of an allocation error, mti\_Realloc() issues the following error message and aborts the simulation:

```
***** Memory allocation failure. ****
Please check your system for available memory and swap space
```

```
#include <stdlib.h>
#include <stdio.h>
#include <mti.h>
static char * instance info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info pointer to \"%s\"\n",
                     inst info );
 mti_SaveBlock( (char *)&inst_info, sizeof(inst_info) );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti_PrintFormatted( "Restored instance info \"%s\"\n", instance_info );
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
  /*
  * NOTE: Memory allocated by mti Malloc() and mti Realloc() will
           be freed by vsim.
   * /
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                            /* A list of ports for the foreign model. */
  if ( mti IsRestore() ) {
   mti PrintMessage( "Restore in progress ...\n" );
  } else {
    instance_info = mti_Malloc( strlen(param) + 1 );
    strcpy( instance_info, param );
    if ( ! mti IsFirstInit() ) {
      instance_info = mti_Realloc( instance_info, strlen(param) + 9 );
      sprintf( instance_info, "%s_restart", param );
  }
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance info );
}
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info pointer to "my for model"
VSIM 3> run 30
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 13:20:28 2000
# Restoring state at time 20 ns, iteration 1
# Restore in progress ...
# Restored instance info "my for model"
VSIM 5> run 40
VSIM 6> restart -f
# Cleaning up...
# Loading ./for model.sl
VSIM 7> run 15
VSIM 8> checkpoint cpf2
# Saving instance info pointer to "my for model restart"
VSIM 9> run 25
VSIM 10> restore cpf2
# Loading checkpoint/restore data from file "cpf2"
# Checkpoint created Fri Jul 7 13:20:52 2000
# Restoring state at time 15 ns, iteration 1
# Restore in progress ...
# Restored instance info "my for model restart"
VSIM 11> run 35
VSIM 12> quit
# Cleaning up...
```

# mti\_ReleaseSignal()

Releases a force on a VHDL signal.

## **Syntax**

status = mti\_ReleaseSignal( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal

## **Return Values**

Name	Type	Description
status	int	1 if successful; 0 if there is an
		error

# **Description**

mti\_ReleaseSignal() releases the specified signal from any active force. mti\_ReleaseSignal() returns 1 if the release is successful; otherwise, it returns 0.

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#ifndef WIN32
#include <unistd.h>
#endif
#include <mti.h>
typedef struct signalInfoT tag {
  struct signalInfoT_tag * next;
  struct signalInfoT_tag * child;
 char
                        * name;
 void
                        * last value;
 mtiSiqnalIdT
                         sigid;
 mtiTypeIdT
                         typeid;
 mtiTypeKindT
                         typekind;
 mtiDirectionT
                          direction;
 char
                          granulate;
} signalInfoT;
typedef struct {
 signalInfoT
                 * sig_info;
                                   /* List of signals.
                                                                     * /
 mtiProcessIdT proc;
                                    /* Test process id.
 int
                   state;
                                    /* Current state of test.
                                                                    */
} instanceInfoT;
static void forceSignal(
 mtiSignalIdT sigid,
 mtiTypeIdT sigtypeid,
 mtiTypeKindT sigtypekind,
  int
              state
  int
               i;
 int
              result = 1;
 mtiSignalIdT *elem list;
 mtiSignalIdT elem sigid;
 mtiTypeIdT elem_typeid;
  switch ( sigtypekind ) {
  case MTI TYPE SCALAR:
    switch ( state ) {
     case 0:
      result = mti_ForceSignal(sigid, "42", -1, MTI_FORCE_FREEZE, -1, 1);
      break;
     case 2:
      result = mti_ForceSignal(sigid, "120", 1, MTI_FORCE_FREEZE, 7, -1);
      break;
      result = mti_ForceSignal(sigid, "777", -1, MTI_FORCE_DEPOSIT, -1, 2);
      break;
    }
```

```
break;
case MTI_TYPE_ARRAY:
 elem typeid = mti GetArrayElementType( sigtypeid );
 if ( mti_GetTypeKind( elem_typeid ) == MTI_TYPE_ENUM ) {
     /* NOTE: ASSUMING ARRAY OF LENGTH 4 ! */
    if ( mti TickLength( elem typeid ) == 9 ) { /* ASSUME std logic */
     switch ( state ) {
      case 0:
       result = mti ForceSignal( sigid, "ZW1H", -1,
                                MTI_FORCE_FREEZE, -1, -1 );
      break;
      case 2:
      result = mti ForceSignal( sigid, "LLLL", 1,
                                MTI FORCE FREEZE, 7, -1);
      break:
      case 4:
      result = mti ForceSignal( sigid, "1-1-", -1,
                                MTI FORCE DEPOSIT, -1, 2);
      break;
    } else { /* ASSUME bit */
     switch ( state ) {
      case 0:
      result = mti ForceSignal( sigid, "0011", -1,
                                MTI_FORCE_FREEZE, -1, -1 );
      break:
      case 2:
      result = mti_ForceSignal( sigid, "1000", 1,
                                MTI FORCE FREEZE, 7, -1);
      break;
      case 4:
      result = mti_ForceSignal( sigid, "0010", -1,
                                MTI FORCE DEPOSIT, -1, 2);
      break;
     }
   } else {
   elem_list = mti_GetSignalSubelements( sigid, 0 );
   for ( i = 0; i < mti TickLength( sigtypeid ); i++ ) {</pre>
    elem_sigid = elem_list[i];
     elem typeid = mti GetSignalType( elem sigid );
    forceSignal( elem sigid, elem typeid,
                 mti_GetTypeKind( elem_typeid ), state );
   mti VsimFree( elem list );
  break;
  case MTI TYPE RECORD:
   elem list = mti GetSignalSubelements( sigid, 0 );
   for ( i = 0; i < mti_GetNumRecordElements( sigtypeid ); i++ ) {</pre>
   elem sigid = elem list[i];
   elem_typeid = mti_GetSignalType( elem_sigid );
   forceSignal( elem sigid, elem typeid,
                mti GetTypeKind( elem typeid ), state );
   }
  mti_VsimFree( elem_list );
  break;
  case MTI_TYPE_ENUM:
```

```
if ( mti_TickLength( sigtypeid ) == 9 ) {    /* ASSUME std_logic */
       switch ( state ) {
        case 0:
        result = mti_ForceSignal( sigid, "'W'", -1,
                                  MTI FORCE FREEZE, -1, -1);
        break;
        case 2:
         result = mti_ForceSignal( sigid, "'0'", 1,
                                  MTI FORCE FREEZE, 7, -1);
        break;
        case 4:
        result = mti ForceSignal( sigid, "'H'", -1,
                                  MTI FORCE DEPOSIT, -1, 2);
        break;
      } else {
       switch ( state ) { /* ASSUME bit */
        result = mti_ForceSignal( sigid, "0", -1,
                                  MTI_FORCE_FREEZE, -1, -1 );
        break;
        case 2:
        result = mti ForceSignal( sigid, "1", 1,
                                  MTI FORCE FREEZE, 7, -1);
        break;
       case 4:
        result = mti ForceSignal( sigid, "0", -1,
                                    MTI_FORCE_DEPOSIT, -1, 2 );
        break;
      }
     break;
    default:
     break;
    if (! result ) {
        fprintf( stderr, "Error in signal force.\n" );
}
static void releaseSignal(
 mtiSignalIdT sigid,
 mtiTypeIdT
             sigtypeid,
 mtiTypeKindT sigtypekind
               i;
 mtiSignalIdT *elem list;
 mtiSignalIdT elem_sigid;
 mtiTypeIdT
               elem_typeid;
 switch ( sigtypekind ) {
   case MTI TYPE SCALAR:
   case MTI TYPE ENUM:
   case MTI_TYPE_TIME:
      if ( ! mti_ReleaseSignal( sigid ) ) {
        fprintf( stderr, "Error in signal release.\n" );
```

```
break;
    case MTI_TYPE_ARRAY:
      elem typeid = mti GetArrayElementType( sigtypeid );
      if ( mti_GetTypeKind( elem_typeid ) == MTI_TYPE_ENUM ) {
        if ( ! mti ReleaseSignal( sigid ) ) {
          fprintf( stderr, "Error in signal release.\n" );
      } else {
        elem list = mti GetSignalSubelements( sigid, 0 );
        for ( i = 0; i < mti_TickLength( sigtypeid ); i++ ) {</pre>
          elem sigid = elem list[i];
          elem typeid = mti GetSignalType( elem sigid );
          releaseSignal( elem_sigid, elem_typeid,
                        mti_GetTypeKind( elem_typeid ) );
        mti_VsimFree( elem_list );
      break;
    case MTI TYPE RECORD:
      elem_list = mti_GetSignalSubelements( sigid, 0 );
      for ( i = 0; i < mti GetNumRecordElements( sigtypeid ); i++ ) {</pre>
        elem_sigid = elem_list[i];
        elem typeid = mti GetSignalType( elem sigid );
        releaseSignal( elem sigid, elem typeid,
                      mti_GetTypeKind( elem_typeid ) );
      mti VsimFree( elem list );
      break;
    default:
      break;
}
static void testForce( void *inst_info )
  instanceInfoT *inst data = (instanceInfoT *)inst info;
  signalInfoT *siginfo;
  switch ( inst data->state ) {
   case 0:
   case 2:
    case 4:
      for (siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next) {
        forceSignal( siginfo->sigid, siginfo->typeid,
                     siginfo->typekind, inst data->state );
      break;
    case 1:
    case 3:
    case 5:
      for (siginfo = inst data->sig info; siginfo; siginfo = siginfo->next) {
        releaseSignal( siginfo->sigid, siginfo->typeid, siginfo->typekind );
     break;
    default:
      break;
  }
```

```
inst data->state++;
 mti_ScheduleWakeup( inst_data->proc, 10 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
 siginfo = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo->sigid = sigid;
 siginfo->direction = mti_GetSignalMode( sigid );
 siginfo->last value = mti GetSignalValueIndirect( sigid, 0 );
 siginfo->child = 0;
 siginfo->next
                     = 0;
 /* For records and arrays of composites, we want to set/drive
  * values at the subelement level. For scalars and arrays of
  * scalars, we want to set/drive values at the top level.
 switch ( siginfo->typekind ) {
   case MTI TYPE ARRAY:
     switch( mti GetTypeKind(mti GetArrayElementType(siginfo->typeid)) ) {
       case MTI_TYPE_ARRAY:
       case MTI TYPE RECORD:
         siginfo->granulate = 1;
        break;
       default:
         siginfo->granulate = 0;
         break;
     break;
   case MTI TYPE RECORD:
     siginfo->granulate = 1;
     break;
   default:
     siginfo->granulate = 0;
     break;
 if ( siginfo->granulate ) {
   signalInfoT * eleminfo;
   signalInfoT * currinfo;
   int
                 i;
   mtiSignalIdT * subelem;
   subelem = mti GetSignalSubelements( siginfo->sigid, 0 );
   for ( i = 0; i < mti_TickLength(siginfo->typeid); i++ ) {
     eleminfo = setupSignal( subelem[i] );
     if (siginfo->child == 0) {
         siginfo->child = eleminfo;
     } else {
       currinfo->next = eleminfo;
     currinfo = eleminfo;
```

```
mti VsimFree( subelem );
  return( siginfo );
static void initInstance( void * param )
  instanceInfoT * inst_data;
                region;
 mtiRegionIdT
 mtiSignalIdT sigid;
  signalInfoT * curr info;
  signalInfoT * siginfo;
  inst_data
                      = mti_Malloc( sizeof(instanceInfoT) );
  inst data->sig info = 0;
  inst_data->state
                    = 0;
                      = mti GetTopRegion();
  for (sigid = mti FirstSignal( region ); sigid; sigid = mti NextSignal()) {
    siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
      inst_data->sig_info = siginfo;
    } else {
      curr_info->next = siginfo;
    curr_info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", testForce,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 11 );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /\star foreign architecture is instantiated.
                                                                         */
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                         */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

```
library ieee;
use ieee.std logic 1164.all;
package typepkg is
  type bitarray is array(3 downto 0) of bit;
  type intarray is array( 1 to 3 ) of integer;
  type rectype is record
   a : bit;
   b : integer;
   c : std logic;
  end record:
end package typepkg;
entity for model is
end for model;
architecture a of for model is
  attribute foreign of a : architecture is "initForeign for model.sl;";
 begin
end a;
library ieee;
use ieee.std logic 1164.all;
use work.typepkg.all;
entity top is
end top;
architecture a of top is
                     : bit
  signal bitsig1
  signal intsig1
  signal stdlogicsig1 : std_logic := 'H';
  signal bitarr1
                   : bitarray := "0110";
  signal stdlogicarr1 : std_logic_vector( 1 to 4 ) := "-XOU";
  signal intarr1
                 : intarray := ( 10, 11, 12 );
                     : rectype := ( '0', 1, 'X' );
  signal rec1
  component for_model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
              <= not bitsiq1 after 5 ns;
 bitsiq1
             <= intsig1 + 1 after 5 ns;</pre>
  stdlogicsiq1 <= '-' after 5 ns when stdlogicsiq1 = 'H' else
                  'U' after 5 ns when stdlogicsig1 = '-' else
```

```
'X' after 5 ns when stdlogicsig1 = 'U' else
                 '0' after 5 ns when stdlogicsig1 = 'X' else
                 '1' after 5 ns when stdlogicsig1 = '0' else
                 'Z' after 5 ns when stdlogicsig1 = '1' else
                 'W' after 5 ns when stdlogicsig1 = 'Z' else
                 'L' after 5 ns when stdlogicsig1 = 'W' else
                 'H' after 5 ns;
                <= not bitarr1 after 5 ns;
bitarr1
intarr1(1)
               <= intarr1(1) + 1 after 5 ns;
                <= intarr1(2) + 1 after 5 ns;
intarr1(2)
                <= intarr1(3) + 1 after 5 ns;
intarr1(3)
stdlogicarr1(1) <= '-' after 5 ns when stdlogicarr1(1) = 'H' else
                   'U' after 5 ns when stdlogicarr1(1) = '-' else
                   'X' after 5 ns when stdlogicarr1(1) = 'U' else
                   '0' after 5 ns when stdlogicarr1(1) = 'X' else
                   '1' after 5 ns when stdlogicarr1(1) = '0' else
                   'Z' after 5 ns when stdlogicarr1(1) = '1' else
                   'W' after 5 ns when stdlogicarr1(1) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(1) = 'W' else
                   'H' after 5 ns;
stdlogicarr1(2) <= '-' after 5 ns when stdlogicarr1(2) = 'H' else</pre>
                   'U' after 5 ns when stdlogicarr1(2) = '-' else
                   'X' after 5 ns when stdlogicarr1(2) = 'U' else
                   '0' after 5 ns when stdlogicarr1(2) = 'X' else
                   '1' after 5 ns when stdlogicarr1(2) = '0' else
                   'Z' after 5 ns when stdlogicarr1(2) = '1' else
                   'W' after 5 ns when stdlogicarr1(2) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(2) = 'W' else
                   'H' after 5 ns;
stdloqicarr1(3) <= '-' after 5 ns when stdloqicarr1(3) = 'H' else</pre>
                   'U' after 5 ns when stdlogicarr1(3) = '-' else
                   'X' after 5 ns when stdlogicarr1(3) = 'U' else
                   '0' after 5 ns when stdlogicarr1(3) = 'X' else
                   '1' after 5 ns when stdlogicarr1(3) = '0' else
                   'Z' after 5 ns when stdlogicarr1(3) = '1' else
                   'W' after 5 ns when stdlogicarr1(3) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(3) = 'W' else
                   'H' after 5 ns;
stdlogicarr1(4) <= '-' after 5 ns when stdlogicarr1(4) = 'H' else</pre>
                   'U' after 5 ns when stdlogicarr1(4) = '-' else
                   'X' after 5 ns when stdlogicarr1(4) = 'U' else
                   '0' after 5 ns when stdlogicarr1(4) = 'X' else
                   '1' after 5 ns when stdlogicarr1(4) = '0' else
                   'Z' after 5 ns when stdlogicarr1(4) = '1' else
                   'W' after 5 ns when stdlogicarr1(4) = 'Z' else
                   'L' after 5 ns when stdlogicarr1(4) = 'W' else
                   'H' after 5 ns;
rec1.a <= not rec1.a after 5 ns;
rec1.b <= rec1.b + 1 after 5 ns;</pre>
recl.c <= '-' after 5 ns when recl.c = 'H' else
          'U' after 5 ns when rec1.c = '-' else
          'X' after 5 ns when rec1.c = 'U' else
```

```
'0' after 5 ns when rec1.c = 'X' else
                 '1' after 5 ns when rec1.c = '0' else
                 'Z' after 5 ns when rec1.c = '1' else
                 'W' after 5 ns when rec1.c = 'Z' else
                 'L' after 5 ns when rec1.c = 'W' else
                 'H' after 5 ns:
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.typepkg
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> add list -w 1 /top/bitsig1
    VSIM 2> add list -w 3 /top/intsig1
    VSIM 3> add list -w 1 /top/stdlogicsig1
    VSIM 4> add list -w 4 /top/bitarr1
    VSIM 5> add list -w 4 /top/stdlogicarr1
    VSIM 6> add list -w 15 /top/intarr1
    VSIM 7> add list -w 10 /top/rec1
    VSIM 8> run 70
    VSIM 9> write list list.out
    VSIM 10> quit -f
    % cat list.out
     ns
              /top/bitsiq1
                                               /top/intarr1 /top/rec1
      delta
                   /top/intsig1
               /top/stdlogicsig1
                          /top/bitarr1
                          /top/stdlogicarr1
      Ω
         +0
                         1 21 H 0110 -X0U
                                                 {10 11 12}
                                                                {0 1 X}
                                                                {1 2 0}
      5 +0
                         0 22 - 1001 U01X
                                                 {11 12 13}
     10 +0
                         1 23 U 0110 X1Z0
                                                 {12 13 14}
                                                                {0 3 1}
     11 +0
                         0 42 W 0011 ZW1H
                                                 {42 42 42}
                                                               {0 42 W}
     21 +1
                         1 43 L 1100 WLZ-
                                                 {43 43 43}
                                                               \{1\ 43\ L\}
     26 +0
                         0 44 H 0011 LHWU
                                                 {44 44 44}
                                                               {0 44 H}
                         1 45 - 1100 H-LX
     31
                                                 {45 45 45}
         +0
                                                               {1 45 -}
     32
         +0
                         1 120 0 1000 LLLL
                                              {120 120 120}
                                                              {1 120 0}
     38
         +1
                         0 121 1 0111 HHHH
                                              {121 121 121}
                                                              {0 121 1}
                                              {122 122 122}
     43
         +0
                         1 122 Z 1000 ----
                                                              {1 122 Z}
                                            {123 123 123}
     48 +0
                         0 123 W 0111 UUUU
                                                              {0 123 W}
     51 +0
                         0 777 H 0010 1-1-
                                                              {0 777 H}
                                              {777 777 777}
     53 +0
                                                              {0 777 H}
                         0 777 H 0010 1-1-
                                              {777 777 777}
     56 +0
                         0 778 - 1101 ZUZU
                                              {778 778 778}
                                                              {0 778 -}
     57 +0
                         0 777 H 0010 1-1-
                                              {777 777 777}
                                                              {0 777 H}
     58 +0
                         1 777 H 0010 1-1-
                                              {777 777 777}
                                                              {1 777 H}
     59 +0
                                                              {0 777 H}
                         0 777 H 0010 1-1-
                                              {777 777 777}
     61 +1
                         1 778 - 1101 ZUZU
                                                              {1 778 -
                                              {778 778 778}
     66 +0
                         0 779 U 0010 WXWX
                                              {779 779 779}
                                                              {0 779 U}
```

# mti\_RemoveEnvCB()

Removes an environment change callback.

## **Syntax**

mti\_RemoveEnvCB( func, param )

## **Arguments**

Name	Туре	Description
func	mtiEnvCBFuncPtrT	A pointer to a function being called whenever the simulation environment changes
param	void *	The parameter that was specified in the call to mti_AddEnvCB() when the callback was created

### **Return Values**

**Nothing** 

## **Description**

mti\_RemoveEnvCB() removes the specified function from the environment change callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddEnvCB() when the callback was created.

# **Examples**

```
#include
 "mti.h"void envCallback( void * param, void * context )
{ mtiRegionIdT region = (mtiRegionIdT)param;
 mti PrintFormatted( "Foreign Arch in Region %s: "
                     "the current region is now %s.\n",
                     mti_GetRegionName( region ),
                     mti GetRegionName( mti GetCurrentRegion() ) );
  if ( mti_Now() >= 20 ) {
    mti_RemoveEnvCB( envCallback, param );
void initForeign(
 mtiRegionIdT
                     region, /* The ID of the region in which this*/
                           /* foreign architecture is instantiated. */
  char
                    *param,
                              /* The last part of the string in the
                              /* foreign attribute.
 mtiInterfaceListT *generics, /*A list of generics for the foreign model*/
                              /* A list of ports for the foreign model.*/
 mtiInterfaceListT *ports
  mti_AddEnvCB( envCallback, region );
```

```
entity for_model is
end for model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl";
begin
end a;
entity bottom is
end bottom;
architecture b of bottom is
begin
end b;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component bottom is
  end component;
begin
  bot : bottom;
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.bottom(b)
# Loading work.for model(a)
# Loading ./for model.sl
# Foreign Arch in Region i1: the current region is now top.
VSIM 1> env
# sim:/top
VSIM 2> run 10
VSIM 3> env /top/i1
# Foreign Arch in Region i1: the current region is now i1.
# sim:/top/i1
VSIM 4> run 8
VSIM 5> env /top/bot
# Foreign Arch in Region i1: the current region is now bot.
# sim:/top/bot
VSIM 6> run 5
VSIM 7> env /top/i1
# Foreign Arch in Region i1: the current region is now i1.
# sim:/top/i1
VSIM 8> run 2
VSIM 9> env /top
# sim:/top
VSIM 10> quit
```

# mti\_RemoveLoadDoneCB()

Removes an elaboration done callback.

### **Syntax**

mti\_RemoveLoadDoneCB( func, param )

## **Arguments**

Name	Type	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at the end of elaboration
param	void *	The parameter that was specified in the call to mti_AddLoadDoneCB() when the callback was created

### **Return Values**

Nothing

## **Description**

mti\_RemoveLoadDoneCB() removes the specified function from the end of elaboration callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddLoadDoneCB() when the callback was created.

You must call mti\_RemoveLoadDoneCB() from a foreign initialization function in order for the callback removal to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

```
#include "mti.h"
void loadDoneCallback( void * param )
 mtiRegionIdT region = (mtiRegionIdT)param;
  mti_PrintFormatted( "Foreign Arch in Region %s: "
                     "the top-level region is %s.\n",
                     mti GetRegionName( region ),
                     mti_GetRegionName( mti_GetTopRegion() ) );
}
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                               /* A list of ports for the foreign model.
 mti AddLoadDoneCB( loadDoneCallback, region );
  if ( ! mti IsFirstInit() ) {
   mti_RemoveLoadDoneCB( loadDoneCallback, region );
}
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl";
begin
end a;
entity bottom is
end bottom;
architecture b of bottom is
begin
end b;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for model use entity work.for model(a);
  component bottom is
  end component;
begin
  bot : bottom;
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl

# 5.4b

# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.bottom(b)
# Loading work.for_model(a)
# Loading ./for_model.sl
# Foreign Arch in Region i1: the top-level region is top.
VSIM 1> run 10
VSIM 2> restart -f
# Loading ./for_model.sl
VSIM 3> run 10
VSIM 4> quit
```

# mti\_RemoveQuitCB()

Removes a simulator exit callback.

### **Syntax**

mti\_RemoveQuitCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at simulator exit
param	void *	The parameter that was specified in the call to mti_AddQuitCB() when the callback was created

# **Return Values**

Nothing

# **Description**

mti\_RemoveQuitCB() removes the specified function from the simulator exit callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddQuitCB() when the callback was created.

```
#include <stdlib.h>
#include <mti.h>
void quitCallback( void * param )
  if ( param ) {
    mti_PrintFormatted( "Cleaning up %s for simulator exit ...\n",
                       (char *)param );
    free( param );
  } else {
   mti PrintFormatted( "Exiting simulator ...\n" );
}
void loadDoneCallback( void * param )
 if ( (int)param == 1 ) {
   mti_RemoveQuitCB( quitCallback, 0 );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                                                                          */
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  char * instance_info;
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
  mti_AddQuitCB( quitCallback, instance_info );
  mti_AddQuitCB( quitCallback, 0 );
  if ( mti_IsFirstInit() ) {
   mti AddLoadDoneCB( loadDoneCallback, 0 );
   mti AddLoadDoneCB( loadDoneCallback, (void *)1 );
}
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> quit
# Exiting simulator ...
# Cleaning up for model for simulator exit ...
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for_model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> restart -f
# Loading ./for model.sl
VSIM 3> run 10
VSIM 4> quit
# Cleaning up for model for simulator exit ...
```

# mti\_RemoveRestartCB()

Removes a simulator restart callback.

## **Syntax**

mti\_RemoveRestartCB( func, param )

# **Arguments**

Name	Type	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at simulator restart
param	void *	The parameter that was specified in the call to mti_AddRestartCB() when the callback was created

# **Return Values**

Nothing

# **Description**

mti\_RemoveRestartCB() removes the specified function from the simulator restart callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddRestartCB() when the callback was created.

```
#include <stdlib.h>
#include <mti.h>
void restartCallback( void * param )
  if ( param ) {
    mti_PrintFormatted( "Cleaning up %s for simulator restart ...\n",
                       (char *)param );
    free( param );
  } else {
   mti PrintMessage( "Restarting simulator ...\n" );
}
void loadDoneCallback( void * param )
  if ( (int)param == 1 ) {
   mti_RemoveRestartCB( restartCallback, 0 );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                                                                          */
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  char * instance_info;
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
  mti_AddRestartCB( restartCallback, instance_info );
  mti_AddRestartCB( restartCallback, 0 );
  if ( mti_IsFirstInit() ) {
   mti AddLoadDoneCB( loadDoneCallback, 0 );
   mti AddLoadDoneCB( loadDoneCallback, (void *)1 );
}
```

```
entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
        "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 30
    VSIM 2> restart -f
    # Restarting simulator ...
    # Cleaning up for model for simulator restart ...
    # Loading ./for model.sl
    VSIM 3> run 45
    VSIM 4> restart -f
    # Cleaning up for model for simulator restart ...
    # Loading ./for_model.sl
    VSIM 5> run 10
    VSIM 6> quit
```

# mti\_RemoveRestoreCB()

Removes a simulator restore callback.

# **Syntax**

mti\_RemoveRestoreCB( func, param )

## **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at simulator restore
param	void *	The parameter that was specified in the call to mti_AddRestoreCB() when the callback was created

#### **Return Values**

Nothing

## **Description**

mti\_RemoveRestoreCB() removes the specified function from the simulator restore callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddRestoreCB() when the callback was created.

You must call mti\_RemoveRestoreCB() from the foreign initialization function in order for the callback to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
  mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
  mti_SaveString( inst_info );
void restoreCallback( void * param )
  char * inst info = (char *)param;
 if (param ) {
   strcpy( inst info, mti RestoreString() );
   mti_PrintFormatted( "Restored instance info \"%s\"\n", instance_info );
   mti PrintMessage( "Restore in progress ...\n" );
}
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                    *param,
                               /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance info, param );
  mti AddSaveCB( saveCallback, instance info );
  mti_AddRestoreCB( restoreCallback, instance_info );
  mti_AddRestoreCB( restoreCallback, 0 );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance info );
  if ( strcmp( param, "for model" ) == 0 ) {
   mti RemoveRestoreCB( restoreCallback, 0 );
```

```
HDL code
    entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
        "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 20
    VSIM 2> checkpoint cpfile
    # Saving instance info "for model"
    VSIM 3> run 50
    VSIM 4> restore cpfile
    # Loading checkpoint/restore data from file "cpfile"
    # Checkpoint created Fri Jul 7 14:55:48 2000
    # Restoring state at time 20 ns, iteration 1
    # Restored instance info "for model"
    VSIM 5> run 15
    VSIM 6> quit
    # Cleaning up...
```

# mti\_RemoveRestoreDoneCB()

Removes a simulator restore done callback.

## **Syntax**

mti\_RemoveRestoreDoneCB( func, param )

## **Arguments**

Name	Type	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at simulator restore done
param	void *	The parameter that was specified in the call to mti_AddRestoreDoneCB() when the callback was created

#### **Return Values**

Nothing

# **Description**

mti\_RemoveRestoreDoneCB() removes the specified function from the simulator restore done callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddRestoreDoneCB() when the callback was created.

You must call mti\_RemoveRestoreDoneCB() from a foreign initialization function in order for the callback to take effect. You specify a foreign initialization function either in the foreign attribute string of a foreign architecture or in the -foreign string option of a vsim command.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
 mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
  mti_SaveString( inst_info );
void restoreCallback( void * param )
 char * inst info = (char *)param;
  strcpy( inst info, mti RestoreString() );
  mti PrintFormatted( "Restored instance info \"%s\"\n", inst info );
void restoreDoneCallback( void * param )
  char * inst_info = (char *)param;
  if ( param ) {
   mti_PrintFormatted( "\"%s\": Restore complete\n", inst info );
   mti PrintMessage( "Restore is done.\n" );
}
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model.
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance info, param );
  mti_AddSaveCB( saveCallback, instance_info );
  mti_AddRestoreCB( restoreCallback, instance_info );
  mti_AddRestoreDoneCB( restoreDoneCallback, instance_info );
  mti AddRestoreDoneCB( restoreDoneCallback, 0 );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance info );
  if ( strcmp( param, "for model" ) == 0 ) {
    mti_RemoveRestoreDoneCB( restoreDoneCallback, 0 );
```

```
HDL code
    entity for model is
    end for_model;
    architecture a of for model is
      attribute foreign of a : architecture is
         "initForeign for_model.sl; for_model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for_model is
      end component;
      for all : for_model use entity work.for_model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "for_model"
VSIM 3> run 45
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 15:15:02 2000
# Restoring state at time 20 ns, iteration 1
# Restored instance info "for model"
# "for model": Restore complete
VSIM 5> run 15
VSIM 6> quit
# Cleaning up...
```

# mti\_RemoveSaveCB()

Removes a simulator checkpoint callback.

## **Syntax**

mti\_RemoveSaveCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiVoidFuncPtrT	A pointer to a function being called at simulator checkpoint
param	void *	The parameter that was specified in the call to mti_AddSaveCB() when the callback was created

# **Return Values**

Nothing

# **Description**

mti\_RemoveSaveCB() removes the specified function from the simulator checkpoint callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddSaveCB() when the callback was created.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
  char * inst info = (char *)param;
  if ( param ) {
   mti PrintFormatted( "Saving instance info \"%s\"\n", inst info );
   mti_SaveString( inst_info );
  } else {
   mti_PrintFormatted( "Save in progress ...\n" );
}
void restoreCallback( void * param )
  char * inst_info = (char *)param;
  strcpy( inst info, mti RestoreString() );
  mti_PrintFormatted( "Restored instance info \"%s\"\n", instance_info );
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void loadDoneCallback( void * param )
  if ( (int)param == 1 ) {
   mti RemoveSaveCB( saveCallback, 0 );
}
void initForeign(
                               /* The ID of the region in which this
 mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddSaveCB( saveCallback, 0 );
  mti AddRestoreCB( restoreCallback, instance info );
  mti AddQuitCB( cleanupCallback, instance info );
  mti AddRestartCB( cleanupCallback, instance info );
  if ( mti IsFirstInit() ) {
    mti_AddLoadDoneCB( loadDoneCallback, 0 );
```

```
} else {
        mti_AddLoadDoneCB( loadDoneCallback, (void *)1 );
    }
HDL code
    entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
         "initForeign for_model.sl; for_model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for_model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for_model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 35
VSIM 2> checkpoint cpfile
# Saving instance info "for model"
# Save in progress ...
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 15:31:29 2000
# Restoring state at time 35 ns, iteration 1
# Restored instance info "for model"
VSIM 5> run 15
VSIM 6> restart -f
# Cleaning up...
# Loading ./for model.sl
VSIM 7> run 50
VSIM 8> checkpoint cp2
# Saving instance info "for_model"
VSIM 9> run 35
VSIM 10> restore cp2
# Loading checkpoint/restore data from file "cp2"
# Checkpoint created Fri Jul 7 15:31:48 2000
# Restoring state at time 50 ns, iteration 1
# Restored instance info "for_model"
VSIM 11> run 10
VSIM 12> quit
# Cleaning up...
```

# mti\_RemoveSimStatusCB()

Removes a simulator run status change callback.

### **Syntax**

mti\_RemoveSimStatusCB( func, param )

# **Arguments**

Name	Туре	Description
func	mtiSimStatusCBFuncPtrT	A pointer to a function being called at simulator run status change
param	void *	The parameter that was specified in the call to mti_AddSimStatusCB() when the callback was created

# **Return Values**

Nothing

# **Description**

mti\_RemoveSimStatusCB() removes the specified function from the simulator run status change callback list. The param parameter must be the same parameter that was specified in the call to mti\_AddSimStatusCB() when the callback was created.

```
#include <mti.h>
void simStatusCallback( void * param, int run_status )
 mtiRegionIdT region = (mtiRegionIdT)param;
  mti_PrintFormatted("Time [%ld,%ld]: Region %s: the simulator %s\n",
                     mti NowUpper(), mti Now(),
                     mti GetRegionName( region ),
                     (run_status == 1) ? "is about to run" :
                                         "just completed a run" );
 if ( mti_Now() >= 25 ) {
   mti_RemoveSimStatusCB( simStatusCallback, param );
}
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               \slash \star foreign architecture is instantiated.
                                                                          */
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
  mti AddSimStatusCB( simStatusCallback, region );
```

```
entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is
        "initForeign for model.sl; for model";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 15
    # Time [0,0]: Region i1: the simulator is about to run
    # Time [0,15]: Region i1: the simulator just completed a run
    VSIM 2> run 5
    # Time [0,15]: Region i1: the simulator is about to run
    # Time [0,20]: Region i1: the simulator just completed a run
    VSIM 3> run 8
    # Time [0,20]: Region i1: the simulator is about to run
    # Time [0,28]: Region i1: the simulator just completed a run
    VSIM 4> run 27
    VSIM 5> echo $now
    # 55
    VSIM 6> run 15
    VSIM 7> quit
```

# mti\_RestoreBlock()

Gets a block of data from the checkpoint file.

# **Syntax**

mti\_RestoreBlock( ptr )

## **Arguments**

Name	Туре	Description
ptr	char *	A pointer to the place where the block of data is to be restored

### **Return Values**

Nothing

# **Description**

mti\_RestoreBlock() restores a block of data from the checkpoint file to the address pointed to by the ptr parameter. The size of the data block restored is the same as the size that was saved by the corresponding mti\_SaveBlock() call.

You should call this function only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp str = "Howdy";
  long
         tmp_long = 123456;
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
  mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti_SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
  mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti_PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti_PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          * /
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti_AddRestoreCB( restoreCallback, instance_info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_RestoreChar()

Gets a byte of data from the checkpoint file.

## **Syntax**

value = mti\_RestoreChar()

## **Arguments**

None

### **Return Values**

Name	Type	Description
value	char	A byte of data

## **Description**

mti\_RestoreChar() returns a byte of data from the checkpoint file.

You should call this function should be called only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp str = "Howdy";
  long
         tmp_long = 123456;
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
  mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti_SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
  mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti_PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti_PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          * /
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance_info = mti_Malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti_AddRestoreCB( restoreCallback, instance_info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_RestoreLong()

Gets sizeof(long) bytes of data from the checkpoint file.

### **Syntax**

value = mti\_RestoreLong()

## **Arguments**

None

### **Return Values**

Name	Type	Description
value	long	Sizeof(long) bytes of data

## **Description**

mti\_RestoreLong() returns sizeof(long) bytes of data from the checkpoint file.

You should call This function only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp str = "Howdy";
  long
         tmp_long = 123456;
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
  mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti_SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
  mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti_PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                          * /
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance_info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti_AddRestoreCB( restoreCallback, instance_info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for_model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_RestoreProcess()

Restores a process that was created by mti\_CreateProcess() or mti\_CreateProcessWithPriority().

## **Syntax**

mti\_RestoreProcess( process\_id, name, func, param )

## **Arguments**

Name	Туре	Description
process_id	mtiProcessIdT	A handle to a process created by mti_CreateProcess() or mti_CreateProcessWithPriority()
name	char *	The name of the process as specified to mti_CreateProcess() or mti_CreateProcessWithPriority()
func	mtiVoidFuncPtrT	The callback function as specified to mti_CreateProcess() or mti_CreateProcessWithPriority()
param	void *	The parameter as specified to mti_CreateProcess() or mti_CreateProcessWithPriority()

#### **Return Values**

Nothing

## **Description**

mti\_RestoreProcess() restores a process that was created by mti\_CreateProcess() or mti\_CreateProcessWithPriority(). The first parameter is the handle to the process that was returned from the original call to mti\_CreateProcess() or mti\_CreateProcessWithPriority(). The remaining parameters are the same parameters as in the original call to mti\_CreateProcess() or mti\_CreateProcessWithPriority().

You must call mti\_RestoreProcess() to restore each process that was created by mti\_CreateProcess() or mti\_CreateProcessWithPriority() as the callback function address may be different after a restore.

You should call this function only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
  STD LOGIC U,
  STD_LOGIC_X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
 mtiProcessIdT procid;
  mtiSignalIdT sigid;
  mtiDriverIdT drvid;
} instanceInfoT;
static instanceInfoT * inst_info;
  char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
   case STD LOGIC U: retval = "'U'"; break;
    case STD LOGIC X: retval = "'X'"; break;
    case STD_LOGIC_0: retval = "'0'"; break;
    case STD LOGIC 1: retval = "'1'"; break;
    case STD LOGIC Z: retval = "'Z'"; break;
    case STD_LOGIC_W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break;
case STD_LOGIC_H: retval = "'H'"; break;
    case STD_LOGIC_D: retval = "'-'"; break;
                      retval = "?"; break;
    default:
  return retval;
void driveSignal( void * param )
                * region name;
  instanceInfoT * inst = (instanceInfoT*)param;
  mtiInt32T
                  siqval;
  region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid));
  sigval = mti_GetSignalValue( inst->sigid );
  mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %s\n",
                     mti NowUpper(), mti Now(), mti Delta(),
                     region name, mti GetSignalName(inst->sigid),
                     convertStdLogicValue( sigval ) );
  mti_VsimFree( region_name );
```

```
switch ( sigval ) {
    case STD_LOGIC_U: sigval = STD_LOGIC_X; break;
    case STD_LOGIC_X: sigval = STD_LOGIC_0; break;
   case STD_LOGIC_0: sigval = STD_LOGIC_1; break;
   case STD LOGIC 1: sigval = STD LOGIC Z; break;
   case STD LOGIC Z: sigval = STD LOGIC W; break;
   case STD LOGIC W: sigval = STD LOGIC L; break;
    case STD_LOGIC_L: sigval = STD_LOGIC_H; break;
    case STD LOGIC H: sigval = STD LOGIC D; break;
    case STD_LOGIC_D: sigval = STD_LOGIC_U; break;
   default:
                      sigval = STD LOGIC U; break;
  mti_ScheduleDriver( inst->drvid, sigval, 5, MTI_INERTIAL );
void saveCallback( void * param )
  mti SaveBlock( (char *)&inst info, sizeof(inst info) );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&inst info );
  mti RestoreProcess(inst info->procid, "sigDriver", driveSignal, inst info);
void initForeign(
 mtiRegionIdT
                               /* The ID of the region in which this
                    region,
                              /* foreign architecture is instantiated.
                              /* The last part of the string in the
                                                                         * /
                    *param,
                              /* foreign attribute.
                                                                         * /
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                             /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  if ( mti IsFirstInit() ) {
    inst_info = (instanceInfoT *)mti_Malloc( sizeof(instanceInfoT) );
    inst_info->sigid = mti_FindSignal( "/top/s1" );
    inst info->drvid = mti CreateDriver( inst info->sigid );
    inst_info->procid = mti_CreateProcess( "sigDriver",
                                         driveSignal, inst info );
    mti Sensitize( inst info->procid, inst info->siqid, MTI EVENT );
    mti SetDriverOwner( inst info->drvid, inst info->procid );
  mti AddSaveCB( saveCallback, 0 );
  mti AddRestoreCB( restoreCallback, 0 );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for model.sl";
begin
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
end top;
architecture a of top is
  signal s1 : std_logic := '0';
  component for_model is
  end component;
  for all : for model use entity work.for model(a);
begin
  i1 : for model;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 30
# Time [0,0] delta 0: Signal /top/s1 is '0'
# Time [0,5] delta 0: Signal /top/s1 is '1'
\# Time [0,10] delta 0: Signal /top/s1 is 'Z'
# Time [0,15] delta 0: Signal /top/s1 is 'W'
# Time [0,20] delta 0: Signal /top/s1 is 'L'
# Time [0,25] delta 0: Signal /top/s1 is 'H'
# Time [0,30] delta 0: Signal /top/s1 is '-'
VSIM 2> checkpoint cpfile
VSIM 3> run 20
# Time [0,35] delta 0: Signal /top/s1 is 'U'
# Time [0,40] delta 0: Signal /top/s1 is 'X'
# Time [0,45] delta 0: Signal /top/s1 is '0'
# Time [0,50] delta 0: Signal /top/s1 is '1'
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:48:29 2000
# Restoring state at time 30 ns, iteration 1
VSIM 5> run 25
# Time [0,35] delta 0: Signal /top/s1 is 'U'
# Time [0,40] delta 0: Signal /top/s1 is 'X'
# Time [0,45] delta 0: Signal /top/s1 is '0'
# Time [0,50] delta 0: Signal /top/s1 is '1'
# Time [0,55] delta 0: Signal /top/s1 is 'Z'
VSIM 6> quit
```

# mti\_RestoreShort()

Gets sizeof(short) bytes of data from the checkpoint file.

## **Syntax**

value = mti\_RestoreShort()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
value	short	Sizeof(short) bytes of data

## **Description**

mti\_RestoreShort() returns sizeof(short) bytes of data from the checkpoint file.

You should call this function only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_RestoreString()

Gets a null-terminated string from the checkpoint file.

## **Syntax**

value = mti\_RestoreString()

## **Arguments**

None

#### **Return Values**

Name	Type	Description
value	char *	A null-terminated string

## **Description**

mti\_RestoreString() returns a null-terminated string from the checkpoint file. If the size of the string is less than or equal to 1024 bytes (including the NULL), then the string must be copied if it is to be used later because it will be overwritten on the next call to mti\_RestoreString(). If the size of the string is greater than 1024 bytes, mti\_RestoreString() allocates memory to hold the string. mti\_RestoreString() is designed to handle unlimited size strings. The returned pointer must not be freed.

You should call this function only from a restore callback function, not from an initialization procedure.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_SaveBlock()

Saves a block of data to the checkpoint file.

## **Syntax**

mti\_SaveBlock( ptr, size )

## **Arguments**

Name	Туре	Description
ptr	char *	A pointer to a block of data
size	unsigned long	The size of the data to be saved

### **Return Values**

Nothing

## **Description**

mti\_SaveBlock() saves the specified block of data to the checkpoint file.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp_char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_SaveChar()

Saves a byte of data to the checkpoint file.

## **Syntax**

mti\_SaveChar( data )

## **Arguments**

Name	Type	Description
data	char	The byte of data to be saved

### **Return Values**

Nothing

## **Description**

mti\_SaveChar() saves the specified byte of data to the checkpoint file.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_SaveLong()

Saves sizeof(long) bytes of data to the checkpoint file.

## **Syntax**

mti\_SaveLong( data )

## **Arguments**

Name	Type	Description
data	long	The data to be saved

### **Return Values**

Nothing

## **Description**

mti\_SaveLong() saves the specified sizeof(long) bytes of data to the checkpoint file.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_SaveShort()

Saves sizeof(short) bytes of data to the checkpoint file.

## **Syntax**

mti\_SaveShort( data )

## **Arguments**

Name	Type	Description
data	short	The data to be saved

### **Return Values**

Nothing

## **Description**

mti\_SaveShort() saves the specified sizeof(short) bytes of data to the checkpoint file.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp char = 'Z';
  char
  char * tmp_str = "Howdy";
        tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

### **HDL** code

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign of a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_SaveString()

Saves a null-terminated string to the checkpoint file.

### **Syntax**

mti\_SaveString( data )

## **Arguments**

Name	Type	Description
data	char *	A pointer to a null-terminated string

## **Return Values**

Nothing

## **Description**

mti\_SaveString() saves the specified null-terminated string to the checkpoint file. mti\_SaveString() is designed to handle strings of unlimited size.

```
#include <stdlib.h>
#include <mti.h>
static char * instance_info;
void saveCallback( void * param )
         tmp char = 'Z';
  char
  char * tmp_str = "Howdy";
         tmp_long = 123456;
  long
  short tmp short = 587;
 mti PrintFormatted( "\nSaving instance info \"%s\"\n", instance info );
  mti SaveBlock( (char *)&instance info, sizeof(instance info) );
  mti PrintFormatted( "Saving char %c\n", tmp char );
  mti SaveChar( tmp char );
  mti PrintFormatted( "Saving long %ld\n", tmp long );
 mti_SaveLong( tmp_long );
  mti_PrintFormatted( "Saving short %d\n", tmp_short );
  mti SaveShort( tmp short );
  mti PrintFormatted( "Saving string %s\n", tmp str );
  mti SaveString( tmp_str );
  mti PrintFormatted( "\n" );
void restoreCallback( void * param )
 mti RestoreBlock( (char *)&instance info );
  mti PrintFormatted( "\nRestoring instance info \"%s\"\n", instance info );
 mti_PrintFormatted( "Restoring char %c\n", mti_RestoreChar() );
  mti PrintFormatted( "Restoring long %ld\n", mti_RestoreLong() );
  mti PrintFormatted( "Restoring short %d\n", mti RestoreShort() );
  mti PrintFormatted( "Restoring string %s\n", mti_RestoreString() );
  mti PrintFormatted( "\n" );
void initForeign(
                               /* The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                         */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                              /* A list of ports for the foreign model.
  mtiInterfaceListT *ports
  instance info = mti Malloc( strlen(param) + 1 );
  strcpy( instance info, param );
 mti_AddSaveCB( saveCallback, instance_info );
  mti AddRestoreCB( restoreCallback, instance info );
```

### **HDL** code

```
entity for_model is
end for_model;
architecture a of for model is
  attribute foreign o\bar{f} a : architecture is
    "initForeign for_model.sl; my_for_model";
begin
end a;
entity top is
end top;
architecture a of top is
  signal s1 : bit := '0';
  component for model is
  end component;
  for all : for_model use entity work.for_model(a);
begin
  i1 : for_model;
  s1 <= not s1 after 5 ns;</pre>
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 20
VSIM 2> checkpoint cpfile
# Saving instance info "my for model"
# Saving char Z
# Saving long 123456
# Saving short 587
# Saving string Howdy
VSIM 3> run 40
VSIM 4> restore cpfile
# Loading checkpoint/restore data from file "cpfile"
# Checkpoint created Fri Jul 7 16:09:02 2000
# Restoring state at time 20 ns, iteration 1
# Restoring instance info "my for model"
# Restoring char Z
# Restoring long 123456
# Restoring short 587
# Restoring string Howdy
VSIM 5> run 10
VSIM 6> quit
```

# mti\_ScheduleDriver()

Schedules a driver to drive a value onto a VHDL signal.

## **Syntax**

mti ScheduleDriver( driver id, value, delay, mode )

### **Arguments**

Name	Type	Description
driver	mtiDriverIdT	A handle to the driver
value	long/void *	For a signal of scalar type, the value to be driven; for a signal of real, time, or array type, a pointer to the value to be driven
delay	mtiDelayT	The delay to be used in terms of the current simulator resolution limit
mode	mtiDriverModeT	Indicates either inertial or transport delay

### **Return Values**

Nothing

## **Description**

mti\_ScheduleDriver() schedules a transaction on the specified driver. If the signal being driven is of an array, real, or time type, then the value type is considered to be "void \*" instead of "long".

The specified delay value is multiplied by the current simulator resolution limit. For example, if vsim was invoked with -t 10ns and the delay was specified as 5, then the actual delay would be 50 ns.

The mode parameter can be either MTI\_INERTIAL or MTI\_TRANSPORT.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
    STD LOGIC U,
    STD_LOGIC_X,
    STD LOGIC 0,
    STD LOGIC 1,
    STD LOGIC Z,
    STD LOGIC W,
    STD LOGIC L,
    STD_LOGIC_H,
    STD LOGIC D
} StdLogicType;
typedef struct {
    mtiDelayT
                  delay;
    mtiProcessIdT procid;
    mtiSignalIdT i1_sigid;
    mtiSignalIdT i2_sigid;
mtiSignalIdT i3_sigid;
    mtiSignalIdT t1_sigid;
    mtiSignalIdT t2_sigid;
    mtiSignalIdT t3_sigid;
    mtiDriverIdT i1_drvid;
    mtiDriverIdT i2 drvid;
    mtiDriverIdT i3 drvid;
    mtiDriverIdT t1 drvid;
    mtiDriverIdT t2 drvid;
    mtiDriverIdT t3_drvid;
           i1_last_value;
    long
                i2_last_value;
    long
               i3_last_value;
    void *
    long
                 t1_last_value;
    long
                 t2_last_value;
    void *
                t3_last_value;
    mtiInt32T i3_value_length;
mtiInt32T t3_value_length;
} instanceInfoT;
#define NS EXPONENT -9
mtiDelayT convertToNS( mtiDelayT delay ) {
    int exp = NS EXPONENT - mti GetResolutionLimit();
    if (exp < 0) {
        /* Simulator resolution limit is coarser than ns.
        /* Cannot represent delay accurately, so truncate it. */
        while (exp++) {
            delay /= 10;
    } else {
        /* Simulator resolution limit is finer than ns. */
        while (exp--) {
```

```
delay *= 10;
    }
    return delay;
static long invertBit( long value )
    if ( value == 0 ) {
       return 1;
    } else {
        return 0;
}
static void invertBitArray( char * value, mtiInt32T length )
    int i;
    for ( i = 0; i < length; i++ ) {
        if ( value[i] == 0 ) {
            value[i] = 1;
        } else {
            value[i] = 0;
    }
}
static long incrStdLogic( mtiInt32T value )
    switch ( value ) {
      case STD LOGIC U: return STD LOGIC X;
      case STD_LOGIC_X: return STD_LOGIC_0;
      case STD LOGIC 0: return STD LOGIC 1;
      case STD_LOGIC_1: return STD_LOGIC_Z;
      case STD_LOGIC_Z: return STD_LOGIC_W;
case STD_LOGIC_W: return STD_LOGIC_L;
      case STD_LOGIC_L: return STD_LOGIC_H;
      case STD_LOGIC_H: return STD_LOGIC_D;
      case STD_LOGIC_D: return STD_LOGIC_U;
      default:
                        return STD_LOGIC_U;
}
void driveSignal( void * param )
    instanceInfoT * inst = param;
    inst->i1 last value = invertBit( inst->i1 last value );
    mti_ScheduleDriver( inst->i1_drvid, inst->i1_last_value,
                        convertToNS(5), MTI_INERTIAL);
    inst->i2_last_value = incrStdLogic( inst->i2_last_value );
    mti ScheduleDriver( inst->i2 drvid, inst->i2 last value,
                        convertToNS(5), MTI INERTIAL);
    invertBitArray( inst->i3_last_value, inst->i3_value_length );
    mti ScheduleDriver( inst->i3 drvid, (long)(inst->i3 last value),
                        convertToNS(5), MTI_INERTIAL);
```

```
inst->t1_last_value = invertBit( inst->t1_last_value );
    mti ScheduleDriver( inst->t1 drvid, inst->t1 last value,
                       convertToNS(5), MTI_TRANSPORT );
    inst->t2 last value = incrStdLogic( inst->t2 last value );
    mti ScheduleDriver( inst->t2_drvid, inst->t2_last_value,
                       convertToNS(5), MTI_TRANSPORT );
    invertBitArray( inst->t3_last_value, inst->t3_value_length );
    mti ScheduleDriver( inst->t3 drvid, (long)(inst->t3 last value),
                       convertToNS(5), MTI TRANSPORT );
    mti_ScheduleWakeup( inst->procid, inst->delay );
    inst->delay += convertToNS( 1 );
}
void cleanupCallback( void * param )
   mti_PrintMessage( "Cleaning up...\n" );
    free( param );
void loadDoneCallback( void * param )
{
    instanceInfoT * inst = param;
    inst->i1_last_value = mti_GetSignalValue( inst->i1 sigid );
    inst->i2 last value = mti GetSignalValue( inst->i2 sigid );
    inst->i3 last value = mti GetArraySignalValue( inst->i3 sigid, 0 );
    inst->i3_value_length = mti_TickLength( mti_GetSignalType(inst->i3_sigid));
    inst->t1 last value = mti GetSignalValue( inst->t1 sigid );
    inst->t2_last_value = mti_GetSignalValue( inst->t2_sigid );
inst->t3_last_value = mti_GetArraySignalValue( inst->t3_sigid, 0 );
    inst->t3 value length = mti TickLength( mti GetSignalType(inst->t3 sigid));
}
void initForeign(
   mtiRegionIdT
                      region,
                               /* The ID of the region in which this
                                                                             */
                                /* foreign architecture is instantiated.
    char
                                /* The last part of the string in the
                      *param,
                                /* foreign attribute.
                                                                             * /
    mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
   instanceInfoT * inst;
    inst = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
    inst->procid = mti_CreateProcess( "SignalDriver", driveSignal, inst );
    inst->delay = convertToNS( 1 );
    mti ScheduleWakeup( inst->procid, inst->delay );
    inst->i1_sigid = mti_FindSignal( "/top/i1" );
    inst->i1 drvid = mti CreateDriver( inst->i1 sigid );
    mti_SetDriverOwner( inst->i1_drvid, inst->procid );
```

```
inst->i2_sigid = mti_FindSignal( "/top/i2" );
inst->i2_drvid = mti_CreateDriver( inst->i2_sigid );
mti_SetDriverOwner( inst->i2_drvid, inst->procid );
inst->i3 sigid = mti FindSignal( "/top/i3" );
inst->i3_drvid = mti_CreateDriver( inst->i3_sigid );
mti_SetDriverOwner( inst->i3_drvid, inst->procid );
inst->t1_sigid = mti_FindSignal( "/top/t1" );
inst->t1_drvid = mti_CreateDriver( inst->t1_sigid );
mti_SetDriverOwner( inst->t1_drvid, inst->procid );
inst->t2_sigid = mti_FindSignal( "/top/t2" );
inst->t2_drvid = mti_CreateDriver( inst->t2_sigid );
mti_SetDriverOwner( inst->t2_drvid, inst->procid );
inst->t3 sigid = mti FindSignal( "/top/t3" );
inst->t3_drvid = mti_CreateDriver( inst->t3_sigid );
mti_SetDriverOwner( inst->t3_drvid, inst->procid );
mti_AddLoadDoneCB( loadDoneCallback, inst );
mti AddQuitCB( cleanupCallback, inst );
mti AddRestartCB( cleanupCallback, inst );
```

#### **HDL** code

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  signal i1 : bit := '0';
  signal i2 : std logic := '0';
  signal i3 : bit_vector( 3 downto 0 ) := "1100";
  signal t1 : bit := '0';
  signal t2 : std logic := '0';
  signal t3 : bit vector( 3 downto 0 ) := "1100";
  component for model
  end component;
begin
  forinst : for_model;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> add list /top/i1 /top/t1 /top/i2 /top/t2 /top/i3 /top/t3
VSIM 2> run 35
VSIM 3> write list list.out
VSIM 4> quit
# Cleaning up...
% cat list.out
                 /top/i1
                           /top/i3
                   /top/t1
         delta
                                 /top/t3
                     /top/i2
                       /top/t2
          0 +0
                       0 0 0 0 1100 1100
          5 +0
                       0 1 0 1 1100 0011
          6 +0
                       0 0 0 Z 1100 1100
         8
            +0
                       0 1 0 W 1100 0011
         11 +0
                       0 0 0 L 1100 1100
                      1 1 H H 0011 0011
         15 +0
         20 +0
                      0 0 - - 1100 1100
                      1 1 U U 0011 0011
         26 +0
         33 +0
                      0 0 X X 1100 1100
```

## mti\_ScheduleDriver64()

Schedules a driver to drive a value onto a VHDL signal with a 64-bit delay.

## **Syntax**

mti\_ScheduleDriver64( driver\_id, value, delay, mode )

### **Arguments**

Name	Type	Description
driver	mtiDriverIdT	A handle to the driver
value	long/void *	For a signal of scalar type, the value to be driven; for a signal of real, time, or array type, a pointer to the value to be driven
delay	mtiTime64T	The delay to be used in terms of the current simulator resolution limit
mode	mtiDriverModeT	Indicates either inertial or transport delay

### **Return Values**

Nothing

## **Description**

mti\_ScheduleDriver64() schedules a transaction on the specified driver using a 64-bit delay. If the signal being driven is of an array, real, or time type, then the value type is considered to be "void \*" instead of "long".

The specified delay value is multiplied by the current simulator resolution limit. For example, if vsim was invoked with -t 10ns and the delay was specified as 5, then the actual delay would be 50 ns.

The mode parameter can be either MTI\_INERTIAL or MTI\_TRANSPORT.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
    STD_LOGIC_U,
    STD_LOGIC_X,
    STD_LOGIC_0,
   STD LOGIC 1,
    STD LOGIC Z,
    STD LOGIC W,
    STD LOGIC L,
    STD_LOGIC_H,
    STD_LOGIC_D
} StdLogicType;
typedef struct {
   mtiTime64T
                 delay;
   mtiProcessIdT procid;
   mtiSignalIdT i1 sigid;
   mtiSignalIdT i2_sigid;
   mtiSignalIdT i3_sigid;
   mtiSignalIdT t1 sigid;
   mtiSignalIdT t2 sigid;
   mtiSignalIdT t3_sigid;
   mtiDriverIdT i1_drvid;
   mtiDriverIdT i2 drvid;
   mtiDriverIdT i3 drvid;
   mtiDriverIdT t1 drvid;
   mtiDriverIdT t2 drvid;
   mtiDriverIdT t3_drvid;
                 i1_last_value;
   long
                i2_last_value;
   long
               i3_last_value;
   void *
                t1_last_value;
   long
   long
                t2_last_value;
   void *
                t3_last_value;
   mtiInt32T
                i3_value_length;
   mtiInt32T
                 t3 value length;
} instanceInfoT;
static long invertBit( long value )
    if ( value == 0 ) {
       return 1;
    } else {
       return 0;
}
static void invertBitArray( char * value, mtiInt32T length )
    int i;
    for ( i = 0; i < length; i++ ) {
       if ( value[i] == 0 ) {
```

```
value[i] = 1;
        } else {
            value[i] = 0;
    }
}
static long incrStdLogic( mtiInt32T value )
    switch ( value ) {
      case STD_LOGIC_U: return STD_LOGIC_X;
      case STD_LOGIC_X: return STD_LOGIC_0;
      case STD_LOGIC_0: return STD_LOGIC_1;
      case STD_LOGIC_1: return STD_LOGIC_Z;
      case STD_LOGIC_Z: return STD_LOGIC_W;
      case STD_LOGIC_W: return STD_LOGIC_L;
      case STD LOGIC L: return STD LOGIC H;
      case STD LOGIC H: return STD LOGIC D;
      case STD_LOGIC_D: return STD_LOGIC_U;
                       return STD_LOGIC_U;
      default:
}
void driveSignal( void * param )
{
    instanceInfoT * inst = param;
   mtiTime64T at time;
    MTI TIME64 ASGN( at time, 1, 2);
    inst->i1_last_value = invertBit( inst->i1_last_value );
    mti_ScheduleDriver64( inst->i1_drvid, inst->i1_last_value,
                         at_time, MTI_INERTIAL );
    inst->i2 last value = incrStdLogic( inst->i2 last value );
    mti ScheduleDriver64( inst->i2 drvid, inst->i2 last value,
                         at_time, MTI_INERTIAL );
    invertBitArray( inst->i3_last_value, inst->i3_value_length );
    mti_ScheduleDriver64( inst->i3_drvid, (long)(inst->i3_last_value),
                         at_time, MTI_INERTIAL );
    inst->t1_last_value = invertBit( inst->t1_last_value );
    mti_ScheduleDriver64( inst->t1_drvid, inst->t1_last_value,
                         at time, MTI TRANSPORT );
    inst->t2 last value = incrStdLogic( inst->t2 last value );
    mti ScheduleDriver64 (inst->t2 drvid, inst->t2 last value,
                         at_time, MTI_TRANSPORT );
    invertBitArray( inst->t3_last_value, inst->t3_value_length );
    mti_ScheduleDriver64( inst->t3_drvid, (long)(inst->t3_last_value),
                         at time, MTI TRANSPORT );
    mti_ScheduleWakeup64( inst->procid, inst->delay );
}
void loadDoneCallback( void * param )
```

```
instanceInfoT * inst = param;
    inst->i1 last value = mti GetSignalValue( inst->i1 sigid );
    inst->i2 last value = mti GetSignalValue( inst->i2 sigid );
    inst->i3 last value = mti GetArraySignalValue( inst->i3 sigid, 0 );
    inst->i3_value_length = mti_TickLength( mti_GetSignalType(inst->i3_sigid));
    inst->t1 last value = mti GetSignalValue( inst->t1 sigid );
    inst->t2_last_value = mti_GetSignalValue( inst->t2_sigid );
inst->t3_last_value = mti_GetArraySignalValue( inst->t3_sigid, 0 );
    inst->t3 value length = mti TickLength( mti GetSignalType(inst->t3 sigid));
}
void initForeign(
    mtiRegionIdT
                                                                               */
                       region,
                                  /* The ID of the region in which this
                                  /* foreign architecture is instantiated.
                                 /* The last part of the string in the
                       *param,
                                 /* foreign attribute.
                                                                               */
    mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                                /* A list of ports for the foreign model.
    mtiInterfaceListT *ports
    instanceInfoT * inst;
    inst = (instanceInfoT *)mti_Malloc( sizeof(instanceInfoT) );
    inst->procid = mti CreateProcess( "SignalDriver", driveSignal, inst );
    MTI TIME64 ASGN (inst->delay, 1, 30);
    mti ScheduleWakeup64( inst->procid, inst->delay );
    inst->i1_sigid = mti_FindSignal( "/top/i1" );
    inst->i1 drvid = mti CreateDriver( inst->i1 sigid );
    mti_SetDriverOwner( inst->i1_drvid, inst->procid );
    inst->i2_sigid = mti_FindSignal( "/top/i2" );
    inst->i2_drvid = mti_CreateDriver( inst->i2_sigid );
    mti_SetDriverOwner( inst->i2_drvid, inst->procid );
    inst->i3_sigid = mti_FindSignal( "/top/i3" );
    inst->i3 drvid = mti CreateDriver( inst->i3 sigid );
    mti SetDriverOwner( inst->i3 drvid, inst->procid );
    inst->t1_sigid = mti_FindSignal( "/top/t1" );
    inst->t1 drvid = mti CreateDriver( inst->t1 sigid );
    mti_SetDriverOwner( inst->t1_drvid, inst->procid );
    inst->t2_sigid = mti_FindSignal( "/top/t2" );
    inst->t2_drvid = mti_CreateDriver( inst->t2_sigid );
    mti_SetDriverOwner( inst->t2_drvid, inst->procid );
    inst->t3_sigid = mti_FindSignal( "/top/t3" );
    inst->t3 drvid = mti CreateDriver( inst->t3 sigid );
    mti SetDriverOwner( inst->t3 drvid, inst->procid );
    mti_AddLoadDoneCB( loadDoneCallback, inst );
}
```

#### **HDL** code

```
entity for_model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std_logic_1164.all;
entity top is
end top;
architecture a of top is
  signal i1 : bit := '0';
  signal i2 : std logic := '0';
  signal i3 : bit_vector( 3 downto 0 ) := "1100";
  signal t1 : bit := '0';
  signal t2 : std logic := '0';
  signal t3 : bit vector( 3 downto 0 ) := "1100";
  component for model
  end component;
begin
  forinst : for_model;
end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.6
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> add list /top/i1 /top/t1 /top/i2 /top/t2 /top/i3 /top/t3
VSIM 2> run 30 sec
VSIM 3> write list list.out
VSIM 4> quit
% cat list.out
                 /top/il
                           /top/i3
        ns
         delta
                   /top/t1
                                /top/t3
                     /top/i2
                       /top/t2
          0 +0
                       0 0 0 0 1100 1100
 4294967298 +0
                       1 1 1 1 0011 0011
                       0 0 Z Z 1100 1100
 8589934624 +0
 1288490195 +0
                       1 1 W W 0011 0011
 1717986927 +0
                       0 0 L L 1100 1100
                       1 1 H H 0011 0011
 2147483660 +0
                      0 0 - - 1100 1100
 2576980392 +0
```

## mti\_ScheduleWakeup()

Schedules a VHDL process to wake up at a specific time.

## **Syntax**

mti\_ScheduleWakeup( process\_id, delay )

### **Arguments**

Name	Type	Description
process_id	mtiProcessIdT	A handle to a VHDL process
delay	mtiDelayT	The delay to be used in terms of the current simulator resolution limit

### **Return Values**

Nothing

## **Description**

mti\_ScheduleWakeup() schedules the specified process to be called after the specified delay. A process can have no more than one pending wake-up call. A call to mti\_ScheduleWakeup() cancels a prior pending wake-up call for the specified process regardless of the delay values.

The specified delay value is multiplied by the current simulator resolution limit. For example, if vsim was invoked with -t 10ns and the delay was specified as 5, then the actual delay would be 50 ns.

The process\_id must be a handle to a process that was created by mti\_CreateProcess() or mti\_CreateProcessWithPriority().

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
 mtiDelayT
               delay;
  mtiProcessIdT procid;
  mtiSignalIdT i1_sigid;
 mtiSignalIdT t1_sigid;
mtiDriverIdT i1_drvid;
  mtiDriverIdT t1_drvid;
              i1_last_value;
  long
  long
               t1_last_value;
} instanceInfoT;
static long invertBit (long value)
  if ( value == 0 ) {
   return 1;
  } else {
    return 0;
}
void driveSignal( void * param )
  instanceInfoT * inst = ( instanceInfoT * ) param;
  inst->i1 last value = invertBit( inst->i1 last value );
  mti_ScheduleDriver( inst->i1_drvid, inst->i1_last_value, 5, MTI_INERTIAL );
  inst->t1_last_value = invertBit( inst->t1_last_value );
  mti_ScheduleDriver( inst->t1_drvid, inst->t1_last_value, 5, MTI_TRANSPORT );
  mti ScheduleWakeup( inst->procid, inst->delay );
  inst->delay++;
void cleanupCallback( void * param )
  mti PrintMessage( "Cleaning up...\n" );
  free( param );
void loadDoneCallback( void * param )
  instanceInfoT * inst = ( instanceInfoT * ) param;
  inst->i1_last_value = mti_GetSignalValue( inst->i1_sigid );
  inst->t1 last value = mti GetSignalValue( inst->t1 sigid );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                               /* The last part of the string in the
                                                                           */
                     *param,
                               /* foreign attribute.
                                                                           * /
```

```
mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
      instanceInfoT * inst;
      inst = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
      inst->procid = mti CreateProcess( "SignalDriver", driveSignal, inst );
      inst->delay = 1;
      mti ScheduleWakeup( inst->procid, inst->delay );
      inst->i1_sigid = mti_FindSignal( "/top/i1" );
      inst->i1_drvid = mti_CreateDriver( inst->i1_sigid );
      mti_SetDriverOwner( inst->i1_drvid, inst->procid );
      inst->t1 sigid = mti FindSignal( "/top/t1" );
      inst->t1 drvid = mti CreateDriver( inst->t1 sigid );
      mti_SetDriverOwner( inst->t1_drvid, inst->procid );
      mti AddLoadDoneCB( loadDoneCallback, inst );
      mti_AddQuitCB( cleanupCallback, inst );
      mti AddRestartCB( cleanupCallback, inst );
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for_model.sl;";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal i1 : bit := '0';
      signal t1 : bit := '0';
      component for model
      end component;
    begin
      forinst : for model;
    end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.6
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> add list /top/i1 /top/t1
VSIM 2> run 35
VSIM 3> write list list.out
VSIM 4> quit
# Cleaning up...
% cat list.out
                 /top/i1
        ns
         delta
                 /top/t1
         0 + 0
                       0 0
         5 +0
                       0 1
         6 +0
                      0 0
         8 +0
                      0 1
        11 +0
                       0 0
        15 +0
                       1 1
        20 +0
                       0 0
        26 +0
                      1 1
        33 +0
                     0 0
```

## mti\_ScheduleWakeup64()

Schedules a VHDL process to wake up at a specific time using a 64-bit delay.

## **Syntax**

mti\_ScheduleWakeup64( process\_id, delay )

## **Arguments**

Name	Type	Description
process_id	mtiProcessIdT	A handle to a VHDL process
delay	mtiTime64T	The delay to be used in terms of the current simulator resolution limit

### **Return Values**

Nothing

### **Description**

mti\_ScheduleWakeup64() schedules the specified process to be called after the specified 64-bit delay. A process can have no more than one pending wake-up call. A call to mti\_ScheduleWakeup64() cancels a prior pending wake-up call for the specified process regardless of the delay values.

The specified delay value is multiplied by the current simulator resolution limit. For example, if vsim was invoked with -t 10ns and the delay was specified as 5, then the actual delay would be 50 ns.

The process\_id must be a handle to a process that was created by mti\_CreateProcess() or mti\_CreateProcessWithPriority().

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
    mtiTime64T
                  delay;
    mtiProcessIdT procid;
    mtiSignalIdT i1_sigid;
   mtiSignalIdT t1_sigid;
mtiDriverIdT i1_drvid;
    mtiDriverIdT t1_drvid;
    long
                  i1_last_value;
    long
                  t1_last_value;
} instanceInfoT;
static long invertBit (long value)
    if ( value == 0 ) {
       return 1;
    } else {
       return 0;
}
void driveSignal( void * param )
    instanceInfoT * inst = ( instanceInfoT * ) param;
    mtiTime64T curr time;
    mti_PrintFormatted( "Time %s: Executing driveSignal()\n",
                       mti_Image( mti_NowIndirect( &curr_time ),
                                  mti_CreateTimeType() );
    inst->i1 last value = invertBit( inst->i1 last value );
    mti_ScheduleDriver( inst->i1_drvid, inst->i1_last_value, 5, MTI_INERTIAL );
    inst->t1_last_value = invertBit( inst->t1_last_value );
    mti_ScheduleDriver( inst->t1_drvid, inst->t1_last_value, 5, MTI_TRANSPORT );
    mti ScheduleWakeup64( inst->procid, inst->delay );
    MTI_TIME64_ASGN( inst->delay,
                    MTI TIME64 HI32 (inst->delay),
                    MTI_TIME64_LO32(inst->delay) + 1 );
}
void cleanupCallback( void * param )
    mti PrintMessage( "Cleaning up...\n" );
    free( param );
void loadDoneCallback( void * param )
    instanceInfoT * inst = ( instanceInfoT * ) param;
    inst->i1_last_value = mti_GetSignalValue( inst->i1_sigid );
```

```
inst->t1_last_value = mti_GetSignalValue( inst->t1_sigid );
}
void initForeign(
    mtiRegionIdT
                       region,
                                 /* The ID of the region in which this
                                 /* foreign architecture is instantiated.
                                 /* The last part of the string in the
                                                                               */
                      *param,
                                 /* foreign attribute.
                                                                               */
    {\tt mtiInterfaceListT} *generics, /* A list of generics for the foreign model.*/
                                 /\star A list of ports for the foreign model.
    mtiInterfaceListT *ports
{
    instanceInfoT * inst;
    inst = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
    inst->procid = mti CreateProcess( "SignalDriver", driveSignal, inst );
    MTI TIME64 ASGN (inst->delay, 1, 1);
    mti_ScheduleWakeup64( inst->procid, inst->delay );
    inst->i1 sigid = mti FindSignal( "/top/i1" );
    inst->i1_drvid = mti_CreateDriver( inst->i1_sigid );
    mti_SetDriverOwner( inst->i1_drvid, inst->procid );
    inst->t1_sigid = mti_FindSignal( "/top/t1" );
    inst->t1_drvid = mti_CreateDriver( inst->t1_sigid );
    mti_SetDriverOwner( inst->t1_drvid, inst->procid );
    mti AddLoadDoneCB( loadDoneCallback, inst );
    mti AddQuitCB( cleanupCallback, inst );
    mti_AddRestartCB( cleanupCallback, inst );
}
```

#### **HDL** code

```
entity for model is
    end for model;
    architecture a of for model is
     attribute foreign of a : architecture is "initForeign for model.sl;";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal i1 : bit := '0';
      signal t1 : bit := '0';
      component for model
      end component;
    begin
      forinst : for model;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> add list /top/i1 /top/t1
    VSIM 2> run 10 sec
    # Time {0 ns}: Executing driveSignal()
    # Time {4294967297 ns}: Executing driveSignal()
    # Time {8589934595 ns}: Executing driveSignal()
    VSIM 3> write list list.out
    VSIM 4> quit
    # Cleaning up...
    % cat list.out
                     /top/i1
             ns
              delta
                    /top/t1
                        0 0
              0 + 0
              5 +0
                           1 1
     4294967302 +0
                           0 0
     8589934600 +0
                           1 1
```

# mti\_Sensitize()

Sensitizes a VHDL process to a VHDL or SystemC signal.

## **Syntax**

mti\_Sensitize( process\_id, signal\_id, trigger )

### **Arguments**

Name	Type	Description
process_id	mtiProcessIdT	A handle to a VHDL process
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal
trigger	mtiProcessTriggerT	Indicates either event-based or activity-based triggering

### **Return Values**

Nothing

## **Description**

mti\_Sensitize() causes the specified process to be called when the specified signal is updated. If the trigger parameter is MTI\_EVENT, then the process is called when the signal changes value. If the trigger parameter is MTI\_ACTIVE, then the process is called whenever the signal is active. The tool supports only the MTI\_EVENT trigger parameter for SystemC signals.

```
#include <stdlib.h>
#include <mti.h>
typedef struct {
 mtiSiqnalIdT siqid1;
 mtiSignalIdT sigid2;
} instanceInfoT;
void monitorSignal1( void * param )
  instanceInfoT * inst = ( instanceInfoT * ) param;
 mti_PrintFormatted( "Time [%d,%d]:", mti_NowUpper(), mti_Now() );
  mti PrintFormatted( " %s = %s\n", mti_GetSignalName( inst->sigid1 ),
                     mti SignalImage( inst->sigid1 ) );
void monitorSignal2( void * param )
  instanceInfoT * inst = ( instanceInfoT * ) param;
  mti PrintFormatted( "Time [%d,%d]:", mti NowUpper(), mti Now() );
  mti PrintFormatted( " %s = %s\n", mti_GetSignalName( inst->sigid2 ),
                     mti SignalImage( inst->sigid2 ) );
}
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
  free( param );
}
void initForeign(
                               /\star The ID of the region in which this
  mtiRegionIdT
                     region,
                               /* foreign architecture is instantiated.
                               /* The last part of the string in the
  char
                    *param,
                               /* foreign attribute.
                                                                         */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                             /* A list of ports for the foreign model. */
  instanceInfoT * inst;
  mtiProcessIdT procid;
  inst
               = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
  inst->sigid1 = mti FindSignal( "/top/s1" );
             = mti CreateProcess( "s1Monitor", monitorSignal1, inst );
  procid
  mti Sensitize( procid, inst->sigid1, MTI EVENT );
  inst->sigid2 = mti FindSignal( "/top/s2" );
  procid = mti CreateProcess( "s2Monitor", monitorSignal2, inst );
  mti Sensitize( procid, inst->sigid2, MTI ACTIVE );
  mti AddQuitCB( cleanupCallback, inst );
  mti_AddRestartCB( cleanupCallback, inst );
```

```
}
HDL code
    entity for model is
    end for model;
    architecture a of for_model is
      attribute foreign of a : architecture is "initForeign for_model.sl;";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      signal s2 : bit := '0';
      component for_model
      end component;
    begin
      s1 <= not s1 after 5 ns;</pre>
      forinst : for model;
      p1 : process
        begin
          wait for 2 ns;
          s2 <= '0';
          wait for 5 ns;
          s2 <= '1';
          wait for 3 ns;
          s2 <= '1';
          wait for 4 ns;
          s2 <= '0';
        end process;
    end a;
```

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for_model.sl
VSIM 1> run 20
\# Time [0,0]: s2 = '0'
# Time [0,0]: s1 = '0'
# Time [0,2]: s2 = '0'
# Time [0,5]: s1 = '1'
# Time [0,7]: s2 = '1'
# Time [0,10]: s1 = '0'
# Time [0,10]: s2 = '1'
# Time [0,14]: s2 = '0'
# Time [0,15]: s1 = '1'
# Time [0,16]: s2 = '0'
# Time [0,20]: s1 = '0'
VSIM 2> quit
# Cleaning up...
```

## mti\_SetDriverOwner()

Sets the owning process of a driver.

### **Syntax**

mti\_SetDriverOwner( driver\_id, process\_id )

### **Arguments**

Name	Туре	Description
driver_id	mtiDriverIdT	A handle to a VHDL driver
process_id	mtiProcessIdT	A handle to a VHDL process

### **Return Values**

Nothing

### **Description**

mti\_SetDriverOwner() makes the specified process the owner of the specified driver.

Normally, mti\_CreateDriver() makes the *<MTI\_foreign\_architecture>* process the owner of a new driver. When using mti\_CreateDriver() it is necessary to follow up with a call to mti\_SetDriverOwner(); otherwise, the "drivers" command and the Dataflow window may give unexpected or incorrect information regarding FLI-created drivers.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 STD LOGIC U,
 STD_LOGIC_X,
 STD LOGIC 0,
 STD LOGIC 1,
 STD LOGIC Z,
 STD LOGIC W,
 STD LOGIC L,
 STD_LOGIC_H,
 STD LOGIC D
} mySigType;
char *std logic lits[9] =
{ "'U'", "'X'", "'O'", "'1'", "'Z'", "'W'", "'L'", "'H'", "'-'" };
typedef struct {
 mtiSignalIdT sigid1;
 mtiSignalIdT sigid2;
 mtiDriverIdT drvid1;
 mtiDriverIdT drvid2;
} instanceInfoT;
/* This function inverts mySig1 every 5 ns. */
void driveSignal1( void * param )
                * region name;
 char
  instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T
                 sigval;
  sigval = mti GetSignalValue( inst->sigid1 );
  switch ( sigval ) {
  case STD LOGIC U:
   mti_ScheduleDriver( inst->drvid1, STD_LOGIC_0, 0, MTI_INERTIAL );
   break;
   case STD LOGIC 0:
   mti_ScheduleDriver( inst->drvid1, STD_LOGIC_1, 5, MTI_INERTIAL );
   case STD LOGIC 1:
   mti_ScheduleDriver( inst->drvid1, STD_LOGIC_0, 5, MTI_INERTIAL );
   break;
   case STD LOGIC X:
    region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid1));
   mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is UNKNOWN\n",
                       mti_NowUpper(), mti_Now(), mti_Delta(),
                       region_name, mti_GetSignalName( inst->sigid1 ) );
   mti VsimFree( region name );
   break;
   default:
   region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid1));
   mti_PrintFormatted( "Time [%d,%d] delta %d: "
```

```
"Unexpected value %d on signal %s/%s\n",
                       mti_NowUpper(), mti_Now(), mti_Delta(),
                       sigval, region name,
                       mti_GetSignalName( inst->sigid1 ) );
    mti VsimFree( region name );
   break;
  }
}
/* This function inverts mySig2 every 10 ns. */
void driveSignal2( void * param )
                * region_name;
  char
  instanceInfoT * inst = (instanceInfoT*)param;
 mtiInt32T
                 sigval;
  sigval = mti GetSignalValue( inst->sigid2 );
  switch (sigval) {
  case STD LOGIC U:
   mti ScheduleDriver( inst->drvid2, STD LOGIC 0, 0, MTI INERTIAL );
   case STD LOGIC 0:
   mti ScheduleDriver( inst->drvid2, STD LOGIC 1, 10, MTI INERTIAL );
   break;
   case STD LOGIC 1:
   mti ScheduleDriver( inst->drvid2, STD LOGIC 0, 10, MTI INERTIAL );
   break;
   case STD LOGIC X:
   region name = mti GetRegionFullName(mti GetSignalRegion(inst->sigid2));
    mti PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is UNKNOWN\n",
                       mti_NowUpper(), mti_Now(), mti_Delta(),
                       region name, mti GetSignalName( inst->sigid2 ) );
   mti_VsimFree( region_name );
   break;
   default:
    region_name = mti_GetRegionFullName(mti_GetSignalRegion(inst->sigid2));
   mti_PrintFormatted( "Time [%d,%d] delta %d: "
                         "Unexpected value %d on signal %s/%s\n",
                         mti_NowUpper(), mti_Now(), mti_Delta(),
                         sigval, region name,
                         mti GetSignalName( inst->sigid2 ) );
    mti_VsimFree( region_name );
   break;
}
void cleanupCallback( void * param )
 mti PrintMessage( "Cleaning up...\n" );
  free( param );
void initForeign(
  mtiRegionIdT
                     region,
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
                                                                           */
                               /* The last part of the string in the
                                                                          * /
  char
                    *param,
                               /\star foreign attribute.
                                                                          */
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
```

```
mtiInterfaceListT *ports /* A list of ports for the foreign model.
      instanceInfoT * inst;
      mtiProcessIdT procid;
      mtiTypeIdT
                     enum type;
      inst
                   = (instanceInfoT *)malloc( sizeof(instanceInfoT) );
      enum type = mti CreateEnumType(1, 9, std logic lits);
      inst->sigid1 = mti_CreateSignal( "mySig1", region, enum type );
      inst->drvid1 = mti_CreateDriver( inst->sigid1 );
                   = mti_CreateProcess( "mySig1Driver", driveSignal1, inst );
      mti_Sensitize( procid, inst->sigid1, MTI_EVENT );
      mti SetDriverOwner( inst->drvid1, procid );
      inst->sigid2 = mti CreateSignal( "mySig2", region, enum type );
      inst->drvid2 = mti CreateDriver( inst->sigid2 );
                   = mti_CreateProcess( "mySig2Driver", driveSignal2, inst );
      mti_Sensitize( procid, inst->sigid2, MTI_EVENT );
      /* Not setting driver owner for driver 2. */
      mti AddQuitCB( cleanupCallback, inst );
      mti AddRestartCB( cleanupCallback, inst );
HDL code
     entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl;";
    begin
    end a;
    entity top is
    end top;
    architecture a of top is
       signal s1 : bit := '0';
       component for model
       end component;
    begin
       s1 <= not s1 after 5 ns;</pre>
       forinst : for model;
     end a;
```

### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 5
VSIM 2> drivers /top/forinst/mySiq1
# Drivers for /top/forinst/mysig1:
# 1 : Signal /top/forinst/mysig1
     1 : Driver /top/forinst/mySig1Driver
         0 at 10 ns
#
VSIM 3> drivers /top/forinst/mySiq2
# Drivers for /top/forinst/mysig2:
# 0 : Signal /top/forinst/mysig2
     0 : Driver /top/forinst/<MTI foreign architecture>
         1 at 10 ns
#
VSIM 4> quit
# Cleaning up...
```

# mti\_SetSignalValue()

Sets the value of a VHDL signal.

## **Syntax**

mti\_SetSignalValue( signal\_id, value )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL signal
value	long/void *	For a signal of scalar type, the value to be set; for a signal of real, time, or array type, a pointer to the value to be set

### **Return Values**

Nothing

## **Description**

mti\_SetSignalValue() sets the specified VHDL signal to the specified value immediately. The signal can be either an unresolved signal or a resolved signal. Setting the signal marks it as active in the current delta. If the new value is different than the old value, then an event occurs on the signal in the current delta. If the specified signal is of type array, real, or time, then the value type is considered to be "void \*" instead of "long".

You cannot use mti\_SetSignalValue() to set the value of a signal of type record, but you can use it to set the values on the individual scalar or array subelements.

Setting a resolved signal is not the same as driving it. After a resolved signal is set it may be changed to a new value the next time its resolution function is executed. mti\_ScheduleDriver() and mti\_ScheduleDriver64() can be used to drive a value onto a signal.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT tag * next;
                        * name;
 mtiSignalIdT
                          sigid;
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
                              /* List of signals. */
  signalInfoT * sig info;
 mtiProcessIdT proc;
                               /* Test process id.*/
} instanceInfoT;
static void setValue( mtiSiqnalIdT siqid, mtiTypeIdT siqtype )
  switch ( mti GetTypeKind( sigtype ) ) {
    case MTI_TYPE_ENUM:
        mtiInt32T scalar val;
        scalar_val = mti_GetSignalValue( sigid );
        scalar val++;
        if (( scalar_val < mti_TickLow( sigtype )) ||</pre>
          ( scalar_val > mti_TickHigh( sigtype ))) {
          scalar_val = mti_TickLeft( sigtype );
        mti SetSignalValue( sigid, (long)scalar val );
      break:
    case MTI_TYPE_PHYSICAL:
    case MTI_TYPE_SCALAR:
        mtiInt32T scalar val;
        scalar_val = mti_GetSignalValue( sigid );
        scalar val++;
        mti_SetSignalValue( sigid, (long)scalar_val );
      break;
    case MTI TYPE ARRAY:
      {
        int
                      i;
                     elem_type;
        mtiTypeIdT
        mtiSignalIdT * elem_list;
        elem type = mti GetArrayElementType( sigtype );
        switch ( mti GetTypeKind( elem type ) ) {
          case MTI_TYPE_SCALAR:
          case MTI TYPE PHYSICAL:
              mtiInt32T * array_val = mti_GetArraySignalValue( sigid, 0 );
              for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
                array val[i]++;
              mti SetSignalValue( sigid, (long)array val );
              mti_VsimFree( array_val );
```

```
break;
case MTI TYPE ARRAY:
case MTI_TYPE_RECORD:
  elem list = mti GetSignalSubelements( sigid, 0 );
  for ( i = 0; i < mti TickLength( sigtype ); i++ ) {
    setValue( elem_list[i], mti_GetSignalType( elem_list[i] ));
  mti_VsimFree( elem_list );
 break;
case MTI TYPE ENUM:
  if ( mti_TickLength( elem_type ) <= 256 ) {</pre>
    char * array_val = mti_GetArraySignalValue( sigid, 0 );
    for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
      array_val[i]++;
      if (( array val[i] < mti TickLow( elem type )) ||</pre>
        ( array val[i] > mti TickHigh( elem type ))) {
        array_val[i] = mti_TickLeft( elem_type );
    }
    mti_SetSignalValue( sigid, (long)array_val );
    mti_VsimFree( array_val );
  } else {
    mtiInt32T * array_val = mti_GetArraySignalValue( sigid, 0 );
    for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
      array_val[i]++;
      if (( array_val[i] < mti_TickLow( elem_type )) ||</pre>
        ( array val[i] > mti TickHigh( elem type ))) {
        array val[i] = mti TickLeft( elem type );
    mti SetSignalValue( sigid, (long)array val );
    mti_VsimFree( array_val );
 break;
case MTI TYPE REAL:
    double * array val = mti GetArraySignalValue( sigid, 0 );
    for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
      array_val[i] = array_val[i] + 1.1;
    mti_SetSignalValue( sigid, (long)array_val );
    mti_VsimFree( array_val );
  break;
case MTI TYPE TIME:
  {
   mtiTime64T * array_val = mti_GetArraySignalValue(sigid, 0);
    for ( i = 0; i < mti_TickLength( sigtype ); i++ ) {</pre>
     MTI_TIME64_ASGN( array_val[i],
                      MTI_TIME64_HI32(array_val[i]),
                      MTI TIME64 LO32(array val[i]) + 1);
    }
    mti_SetSignalValue( sigid, (long)array_val );
    mti_VsimFree( array_val );
  break;
```

```
break;
    case MTI_TYPE_RECORD:
       {
                         i;
          mtiSignalIdT * elem list;
          elem_list = mti_GetSignalSubelements( sigid, 0 );
          for ( i = 0; i < mti TickLength( sigtype ); i++ ) {</pre>
            setValue( elem_list[i], mti_GetSignalType( elem_list[i] ));
          mti VsimFree( elem list );
     break;
    case MTI TYPE REAL:
        double real val;
        mti GetSignalValueIndirect( sigid, &real val );
       real val += 1.1;
       mti_SetSignalValue( sigid, (long)(&real_val) );
     break;
    case MTI TYPE TIME:
      {
       mtiTime64T time val;
        mti_GetSignalValueIndirect( sigid, &time_val );
        MTI TIME64 ASGN ( time val, MTI TIME64 HI32 (time val),
                        MTI_TIME64_LO32(time_val) + 1 );
        mti_SetSignalValue( sigid, (long)(&time_val) );
     break;
   default:
     break;
}
static void checkValues( void *inst info )
 instanceInfoT *inst data = (instanceInfoT *)inst info;
 signalInfoT *siginfo;
 mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
 for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
    mti PrintFormatted( " Signal %s = %s\n", siginfo->name,
                       mti_SignalImage( siginfo->sigid ));
    setValue( siginfo->sigid, siginfo->typeid );
 mti_ScheduleWakeup( inst_data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
 signalInfoT * siginfo;
                   = (signalInfoT *) mti Malloc( sizeof(signalInfoT) );
 siginfo
 siginfo->sigid
                  = sigid;
```

```
= mti GetSignalNameIndirect( sigid, 0, 0 );
  siginfo->name
  siginfo->typeid = mti_GetSignalType( sigid );
  siginfo->next
                = 0;
  return( siginfo );
}
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiSignalIdT sigid;
signalInfoT * curr_info;
  signalInfoT * siginfo;
  inst data
                      = mti Malloc( sizeof(instanceInfoT) );
  inst_data->sig_info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
      inst_data->sig_info = siginfo;
    else {
      curr_info->next = siginfo;
    curr info = siginfo;
  inst data->proc = mti CreateProcess( "Test Process", checkValues,
                                      (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 5 );
void initForeign(
  mtiRegionIdT
                               /* The ID of the region in which this
                     region,
                               /* foreign architecture is instantiated.
                                                                          * /
  char
                               /* The last part of the string in the
                                                                          */
                    *param,
                               /* foreign attribute.
                                                                          */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                              /* A list of ports for the foreign model. */
 mti_AddLoadDoneCB( initInstance, 0 );
```

#### HDL code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real;
  type timearray is array( -1 to 0 ) of time;
  type rectype is record
    a : bit;
    b : integer;
    c : real;
    d : std logic;
    e : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
    signal bitsig : bit
signal intsig : integer
                                     := '1';
                                     := 21;
    signal realsig : real := 16.35;
signal timesig : time := 5 ns;
    signal stdlogicsig : std logic := 'H';
    signal bitarr : bitarray := "0110";
    signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH";
    signal intarr : intarray := ( 10, 11, 12 );
    signal realarr : realarray := ( 11.6, 101.22 );
signal timearr : timearray := ( 15 ns, 6 ns );
    signal rec
                        : rectype := ( '0', 1, 3.7, 'H', "1001" );
begin
  inst1 : for model;
end a;
```

### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 15
# Time [0,5]:
   Signal bitsig = '1'
   Signal intsig = 21
  Signal realsig = 1.635000e+01
  Signal timesig = 5 ns
  Signal stdlogicsig = 'H'
  Signal bitarr = "0110"
   Signal stdlogicarr = "01LH"
   Signal intarr = (10, 11, 12)
   Signal realarr = (1.160000e+01, 1.012200e+02)
    Signal timearr = (15 ns, 6 ns)
    Signal rec = ('0', 1, 3.700000e+00, 'H', "1001")
# Time [0,10]:
   Signal bitsig = '0'
   Signal intsig = 22
   Signal realsig = 1.745000e+01
   Signal timesig = 6 ns
   Signal stdlogicsig = '-'
   Signal bitarr = "1001"
   Signal stdlogicarr = "1ZH-"
   Signal intarr = (11, 12, 13)
   Signal realarr = (1.270000e+01, 1.023200e+02)
    Signal timearr = (16 ns, 7 ns)
    Signal rec = ('1', 2, 4.800000e+00, '-', "0110")
# Time [0,15]:
#
   Signal bitsig = '1'
   Signal intsig = 23
   Signal realsig = 1.855000e+01
   Signal timesig = 7 ns
   Signal stdlogicsig = 'U'
  Signal bitarr = "0110"
   Signal stdlogicarr = "ZW-U"
   Signal intarr = (12, 13, 14)
   Signal realarr = (1.380000e+01, 1.034200e+02)
    Signal timearr = (17 ns, 8 ns)
    Signal rec = ('0', 3, 5.900000e+00, 'U', "1001")
VSIM 2> quit
```

# mti\_SetVarValue()

Sets the value of a VHDL variable, but not SystemC variables.

## **Syntax**

mti\_SetVarValue( variable\_id, value )

## **Arguments**

Name	Туре	Description
variable_id	mtiVariableIdT	A handle to a VHDL variable
value	long/void *	For a variable of scalar type, the value to be set; for a variable of real, time, or array type, a pointer to the value to be set

## **Return Values**

Nothing

## **Description**

mti\_SetVarValue() sets the specified VHDL variable to the specified value immediately. If the variable is of type array, real, or time, then the value type is considered to be "void \*" instead of "long".

You cannot use mti\_SetVarValue() to set the value of a variable of type record, but you can use it to set the values of the individual scalar or array subelements.

```
#include <mti.h>
typedef struct varInfoT tag {
 struct varInfoT tag * next;
                      * name;
 mtiVariableIdT
                      varid;
 mtiTypeIdT
                       typeid;
} varInfoT;
typedef struct {
 varInfoT  * var info;
                             /* List of variables. */
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void setVarValue( mtiVariableIdT varid, mtiTypeIdT vartype )
 switch ( mti GetTypeKind( vartype ) ) {
   case MTI_TYPE_ENUM:
       mtiInt32T scalar val;
       scalar_val = mti_GetVarValue( varid );
       scalar val++;
       if (( scalar_val < mti_TickLow( vartype )) ||</pre>
         ( scalar_val > mti_TickHigh( vartype ))) {
         scalar_val = mti_TickLeft( vartype );
       mti SetVarValue( varid, (long)scalar val );
     break:
   case MTI_TYPE_PHYSICAL:
   case MTI_TYPE_SCALAR:
       mtiInt32T scalar val;
       scalar_val = mti_GetVarValue( varid );
       scalar val++;
       mti_SetVarValue( varid, (long)scalar_val );
     break;
   case MTI TYPE ARRAY:
     {
       int
                        i:
       mtiVariableIdT * elem_list;
       elem type = mti GetArrayElementType( vartype );
       switch ( mti_GetTypeKind( elem_type ) ) {
         case MTI_TYPE_SCALAR:
         case MTI TYPE PHYSICAL:
             mtiInt32T * array_val = mti_GetArrayVarValue( varid, 0 );
             for ( i = 0; i < mti TickLength( vartype ); i++ ) {</pre>
                 array val[i]++;
             mti SetVarValue( varid, (long)array val );
```

```
break;
      case MTI_TYPE_ARRAY:
      case MTI TYPE RECORD:
      default:
        elem list = mti GetVarSubelements( varid, 0 );
        for ( i = 0; i < mti TickLength( vartype ); i++ ) {
          setVarValue( elem_list[i], mti_GetVarType( elem_list[i] ));
        mti VsimFree( elem list );
        break;
      case MTI TYPE ENUM:
        if ( mti TickLength( elem type ) <= 256 ) {</pre>
          char * array_val = mti_GetArrayVarValue( varid, 0 );
          for ( i = 0; i < mti_TickLength( vartype ); i++ ) {</pre>
            array_val[i]++;
            if (( array_val[i] < mti_TickLow( elem_type )) ||</pre>
              ( array val[i] > mti TickHigh( elem type ))) {
              array val[i] = mti TickLeft( elem type );
          }
          mti SetVarValue( varid, (long)array val );
          mtiInt32T * array_val = mti_GetArrayVarValue( varid, 0 );
          for ( i = 0; i < mti TickLength( vartype ); i++ ) {</pre>
            array_val[i]++;
            if (( array_val[i] < mti_TickLow( elem_type )) ||</pre>
              ( array val[i] > mti TickHigh( elem type ))) {
              array_val[i] = mti_TickLeft( elem_type );
          mti_SetVarValue( varid, (long)array_val );
        break;
      case MTI TYPE REAL:
          double * array_val = mti_GetArrayVarValue( varid, 0 );
          for ( i = 0; i < mti_TickLength( vartype ); <math>i++ ) {
            array_val[i] = array_val[i] + 1.1;
          mti_SetVarValue( varid, (long)array_val );
        break;
      case MTI TYPE TIME:
          mtiTime64T * array val = mti GetArrayVarValue( varid, 0 );
          for ( i = 0; i < mti_TickLength( vartype ); <math>i++ ) {
            MTI TIME64 ASGN( array val[i],
                             MTI_TIME64_HI32(array val[i]),
                             MTI_TIME64_LO32(array_val[i]) + 1 );
          }
          mti SetVarValue( varid, (long)array val );
        break;
 break;
case MTI TYPE RECORD:
```

}

```
int
                         i;
        mtiVariableIdT * elem_list;
        elem list = mti GetVarSubelements( varid, 0 );
        for ( i = 0; i < mti_TickLength( vartype ); i++ ) {</pre>
          setVarValue( elem_list[i], mti_GetVarType( elem_list[i] ));
        mti_VsimFree( elem_list );
     break:
    case MTI_TYPE_REAL:
      {
        double real val;
        mti_GetVarValueIndirect( varid, &real_val );
        real_val += 1.1;
        mti SetVarValue( varid, (long)(&real val) );
     break;
    case MTI TYPE TIME:
      {
       mtiTime64T time_val;
        mti GetVarValueIndirect( varid, &time val );
        MTI_TIME64_ASGN( time_val, MTI_TIME64_HI32(time_val),
                        MTI TIME64 LO32(time val) + 1 );
        mti SetVarValue( varid, (long)(&time val) );
     break:
    default:
     break;
}
static void checkValues( void *inst_info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
               *varinfo;
 mti_PrintFormatted( "Time [%d,%d]:\n", mti_NowUpper(), mti_Now() );
 for ( varinfo = inst data->var info; varinfo; varinfo = varinfo->next ) {
   mti PrintFormatted( " Variable %s = %s:\n", varinfo->name,
                       mti GetVarImageById( varinfo->varid ));
   setVarValue( varinfo->varid, varinfo->typeid );
 mti ScheduleWakeup( inst data->proc, 5 );
static varInfoT * setupVariable( mtiVariableIdT varid )
 varInfoT * varinfo;
                  = (varInfoT *) mti_Malloc( sizeof(varInfoT) );
 varinfo
 varinfo->varid = varid;
 varinfo->name = mti GetVarName( varid );
 varinfo->typeid = mti_GetVarType( varid );
 varinfo->next
                  = 0;
 return( varinfo );
```

```
}
static void initInstance( void * param )
 instanceInfoT * inst data;
 mtiProcessIdT procid;
 mtiVariableIdT varid;
 inst data
                   = mti Malloc( sizeof(instanceInfoT) );
 inst data->var info = 0;
 for ( procid = mti_FirstProcess( mti_GetTopRegion() );
       procid; procid = mti NextProcess() ) {
   for ( varid = mti_FirstVar( procid ); varid; varid = mti_NextVar() ) {
     varinfo = setupVariable( varid );
     if ( inst data->var info == 0 ) {
       inst_data->var_info = varinfo;
     else {
       curr_info->next = varinfo;
     curr info = varinfo;
 inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                 (void *)inst data );
 mti ScheduleWakeup( inst data->proc, 5 );
void initForeign(
 mtiRegionIdT
                            /* The ID of the region in which this
                  region,
                           /* foreign architecture is instantiated.
 char
                           /* The last part of the string in the
                                                                  */
                  *param,
                           /* foreign attribute.
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mti AddLoadDoneCB( initInstance, 0 );
```

#### **HDL** code

```
entity for model is
end for model;
architecture a of for model is
 attribute foreign of a : architecture is "initForeign for model.sl;";
end a;
library ieee;
use ieee.std logic 1164.all;
entity top is
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array(1 to 3) of integer; type realarray is array(1 to 2) of real;
  type timearray is array( -1 to 0 ) of time;
  type rectype is record
    a : bit;
    b : integer;
    c : real;
    d : std logic;
    e : bitarray;
  end record;
end top;
architecture a of top is
  component for model
  end component;
  for all : for model use entity work.for model(a);
begin
  inst1 : for model;
  p1 : process
                       : bit := '1';
    variable bitsig
    variable intsig
                         : integer := 21;
                                    := 16.35;
    variable realsig : real
variable timesig : time
                                       := 5 \text{ ns};
    variable stdlogicsig : std logic := 'H';
    variable bitarr : bitarray := "0110";
    variable stdlogicarr : std_logic_vector( 1 to 4 ) := "01LH";
    variable intarr : intarray := ( 10, 11, 12 );
    variable realarr : realarray := ( 11.6, 101.22 );
variable timearr : timearray := ( 15 ns, 6 ns );
    variable rec
                          : rectype := ( '0', 1, 3.7, 'H', "1001" );
  begin
```

```
wait;
      end process;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 15
    # Time [0,5]:
       Variable bitsig = '1':
        Variable intsig = 21:
       Variable realsig = 1.635000e+01:
       Variable timesig = 5 ns:
       Variable stdlogicsig = 'H':
       Variable bitarr = "0110":
       Variable stdlogicarr = "01LH":
       Variable intarr = (10, 11, 12):
       Variable realarr = (1.160000e+01, 1.012200e+02):
       Variable timearr = (15 ns, 6 ns):
       Variable rec = ('0', 1, 3.700000e+00, 'H', "1001"):
    # Time [0,10]:
       Variable bitsig = '0':
        Variable intsig = 22:
        Variable realsig = 1.745000e+01:
       Variable timesig = 6 ns:
       Variable stdlogicsig = '-':
      Variable bitarr = "1001":
      Variable stdlogicarr = "1ZH-":
       Variable intarr = (11, 12, 13):
       Variable realarr = (1.270000e+01, 1.023200e+02):
       Variable timearr = (16 ns, 7 ns):
       Variable rec = ('1', 2, 4.800000e+00, '-', "0110"):
    # Time [0,15]:
       Variable bitsig = '1':
    #
        Variable intsig = 23:
    #
        Variable realsig = 1.855000e+01:
    #
       Variable timesig = 7 ns:
       Variable stdlogicsig = 'U':
       Variable bitarr = "0110":
       Variable stdlogicarr = "ZW-U":
       Variable intarr = (12, 13, 14):
       Variable realarr = (1.380000e+01, 1.034200e+02):
       Variable timearr = (17 ns, 8 ns):
       Variable rec = ('0', 3, 5.900000e+00, 'U', "1001"):
    VSIM 2> quit
```

# mti\_SignalImage()

Gets the string image of a signal's value.

## **Syntax**

value = mti\_SignalImage( signal\_id )

## **Arguments**

Name	Туре	Description
signal_id	mtiSignalIdT	A handle to a VHDL or SystemC signal

### **Return Values**

Name	Type	Description
value	char *	A string image of the specified
		signal's value

## **Description**

mti\_SignalImage() returns a pointer to a static buffer containing the string image of the value of the specified signal. The image is the same as would be returned by the VHDL attribute 'IMAGE. The returned string is valid only until the next call to any FLI function. You must not free this pointer.

```
#include <mti.h>
typedef struct signalInfoT tag {
 struct signalInfoT_tag * next;
                       * name;
 char
 mtiSignalIdT
                         sigid;
 mtiTypeIdT
                          typeid;
} signalInfoT;
typedef struct {
                            /* List of signals. */
 signalInfoT * sig info;
 mtiProcessIdT proc;
                              /* Test process id. */
} instanceInfoT;
static void checkValues( void *inst info )
  instanceInfoT *inst_data = (instanceInfoT *)inst_info;
  signalInfoT *siginfo;
  mti PrintFormatted( "Time [%d,%d]:\n", mti NowUpper(), mti Now() );
  for ( siginfo = inst_data->sig_info; siginfo; siginfo = siginfo->next ) {
   mti_PrintFormatted( " Signal %s = %s\n", siginfo->name,
                      mti_SignalImage( siginfo->sigid ) );
  }
  mti ScheduleWakeup( inst data->proc, 5 );
static signalInfoT * setupSignal( mtiSignalIdT sigid )
  signalInfoT * siginfo;
                  = (signalInfoT *) mti_Malloc( sizeof(signalInfoT) );
 siginfo
  siginfo->sigid = sigid;
 siginfo->name = mti_GetSignalNameIndirect( sigid, 0, 0 );
  siginfo->typeid = mti_GetSignalType( sigid );
 siginfo->next = 0;
 return( siginfo );
}
static void initInstance( void * param )
  instanceInfoT * inst_data;
 mtiSignalIdT sigid;
signalInfoT * curr_info;
 signalInfoT * siginfo;
                     = mti Malloc( sizeof(instanceInfoT) );
  inst data
  inst data->sig info = 0;
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
```

```
siginfo = setupSignal( sigid );
    if ( inst_data->sig_info == 0 ) {
      inst_data->sig_info = siginfo;
      curr info->next = siginfo;
    curr_info = siginfo;
  inst_data->proc = mti_CreateProcess( "Test Process", checkValues,
                                     (void *)inst data );
  mti_ScheduleWakeup( inst_data->proc, 6 );
void initForeign(
                    region,
 mtiRegionIdT
                               /* The ID of the region in which this
                               /* foreign architecture is instantiated.
  char
                              /* The last part of the string in the
                    *param,
                               /* foreign attribute.
                                                                         */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                             /* A list of ports for the foreign model. */
 mtiInterfaceListT *ports
 mti_AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array(3 downto 0) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal stdlogicarr : std logic vector( 1 to 4 ) := "01LH"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model; bitsiq <= not bitsig after 5 ns; intsiq <= intsig + 1 after 5 ns;

```
<= physsig + 1 hour after 5 ns;
      physsia
      realsig <= realsig + 1.1 after 5 ns;
timesig <= timesig + 2 ns after 5 ns;
      stdlogicsig <= not stdlogicsig after 5 ns;</pre>
      stdlogicarr <= not stdlogicarr after 5 ns;</pre>
      rec.a
                  <= not rec.a after 5 ns;
                  <= rec.b + 1 after 5 ns;
      rec.b
      rec.c
                  <= not rec.c after 5 ns;
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.7
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    VSIM 1> run 18
    # Time [0,6]:
       Signal bitsig = '0'
       Signal intsig = 43
       Signal physsig = 4 hour
       Signal realsig = 1.130000e+01
       Signal timesig = 5 ns
       Signal stdlogicsig = '0'
        Signal stdlogicarr = "1010"
        Signal rec = ('1', 1, "0110")
    # Time [0,11]:
       Signal bitsig = '1'
    #
        Signal intsig = 44
       Signal physsig = 5 hour
       Signal realsig = 1.240000e+01
       Signal timesig = 7 \text{ ns}
       Signal stdlogicsig = '1'
       Signal stdlogicarr = "0101"
        Signal rec = ('0', 2, "1001")
    # Time [0,16]:
        Signal bitsig = '0'
    #
        Signal intsig = 45
       Signal physsig = 6 hour
    #
    #
       Signal realsig = 1.350000e+01
       Signal timesig = 9 ns
       Signal stdlogicsig = '0'
        Signal stdlogicarr = "1010"
        Signal rec = ('1', 3, "0110")
    VSIM 2> quit
```

# mti\_SignallsResolved()

Indicates whether or not the specified signal is resolved.

## **Syntax**

resolved = mti\_SignalIsResolved( signal )

## **Arguments**

Name	Type	Description
mtiSignalIdT	signal	A handle to a VHDL signal

### **Return Values**

Name	Type	Description
resolved	int	1 if the signal is resolved; 0 otherwise

## **Description**

mti\_SignalIsResolved returns a 1, meaning a signal is considered to be resolved, if the signal meets one of the following criteria:

- The signal is of a resolved type (for example, std\_logic).
- The declaration of the signal includes a resolution function specification.
- The signal is a composite of an unresolved type but all of its subelements are resolved (for example, std\_logic\_vector).
- The signal is of an unresolved type but it is a subelement of a composite that is either of a resolved type or whose declaration contains a resolution function specification.

```
#include <stdio.h>
#include <mti.h>
static void printSignalInfo( char * name )
    char *
                 signame;
                 resolved;
    int
   mtiSignalIdT sigid;
    sigid = mti FindSignal( name );
    if ( sigid ) {
        signame = mti_GetSignalNameIndirect( sigid, 0, 0 );
        resolved = mti SignalIsResolved( sigid );
        mti PrintFormatted( "Signal %s is %sresolved.\n",
                           signame, resolved ? "" : "not " );
       mti VsimFree( signame );
    } else {
       mti_PrintFormatted( "Signal '%s' not found.\n" );
}
static void loadDoneCB( void * param )
    /* Unresolved scalars */
    printSignalInfo( "/top/bitsig1" );
    printSignalInfo( "/top/intsig1" );
   printSignalInfo( "/top/realsig1" );
    printSignalInfo( "/top/timesig1" );
    printSignalInfo( "/top/physsig1" );
   printSignalInfo( "/top/stdulogicsig1" );
    /* Scalars with resolved types */
    printSignalInfo( "/top/resbitsig1" );
    printSignalInfo( "/top/resintsig1" );
    printSignalInfo( "/top/resrealsig1" );
    printSignalInfo( "/top/restimesig1" );
    printSignalInfo( "/top/resphyssig1" );
    printSignalInfo( "/top/stdlogicsig1" );
    /* Resolved scalars with unresolved types */
    printSignalInfo( "/top/bitsigr" );
   printSignalInfo( "/top/intsigr" );
    printSignalInfo( "/top/realsigr" );
    printSignalInfo( "/top/timesigr" );
    printSignalInfo( "/top/physsigr" );
    printSignalInfo( "/top/stdulogicsigr" );
    /* Unresolved 1D arrays */
    printSignalInfo( "/top/bitarr1" );
    printSignalInfo( "/top/intarr1" );
    printSignalInfo( "/top/realarr1" );
    printSignalInfo( "/top/timearr1" );
    printSignalInfo( "/top/physarr1" );
   printSignalInfo( "/top/stdulogicarr1" );
```

```
/* Elements of unresolved 1D arrays */
printSignalInfo( "/top/bitarr1(3)" );
printSignalInfo( "/top/intarr1(2)" );
printSignalInfo( "/top/realarr1(-3)" );
printSignalInfo( "/top/timearr1(0)" );
printSignalInfo( "/top/physarr1(1)" );
/* 1D Arrays of resolved subelements */
printSignalInfo( "/top/rbitarr1" );
printSignalInfo( "/top/rintarr1" );
printSignalInfo( "/top/rrealarr1" );
printSignalInfo( "/top/rtimearr1" );
printSignalInfo( "/top/rphysarr1" );
printSignalInfo( "/top/stdlogicarr1" );
/* Elements of arrays of resolved subelements */
printSignalInfo( "/top/rbitarr1(6)" );
printSignalInfo( "/top/rintarr1(4)" );
printSignalInfo( "/top/rrealarr1(-1)" );
printSignalInfo( "/top/rtimearr1(1)" );
printSignalInfo( "/top/rphysarr1(3)" );
printSignalInfo( "/top/stdlogicarr1(1)" );
/* Unresolved records */
printSignalInfo( "/top/rec1" );
printSignalInfo( "/top/rec1.a" );
printSignalInfo( "/top/rec1.b" );
printSignalInfo( "/top/rec1.c" );
printSignalInfo( "/top/rec1.d" );
printSignalInfo( "/top/rec1.e" );
printSignalInfo( "/top/rec1.f" );
printSignalInfo( "/top/rec1.g" );
/* Records of resolved elements */
printSignalInfo( "/top/rec2" );
printSignalInfo( "/top/rec2.b" );
printSignalInfo( "/top/rec2.i" );
printSignalInfo( "/top/rec2.r" );
printSignalInfo( "/top/rec2.t" );
printSignalInfo( "/top/rec2.s" );
printSignalInfo( "/top/rec2.p" );
/* Records of mixed resolution */
printSignalInfo( "/top/rec3" );
printSignalInfo( "/top/rec3.f1" );
printSignalInfo( "/top/rec3.f2" );
printSignalInfo( "/top/rec3.f2.a" );
printSignalInfo( "/top/rec3.f2.b" );
printSignalInfo( "/top/rec3.f2.c" );
printSignalInfo( "/top/rec3.f2.d" );
printSignalInfo( "/top/rec3.f2.e" );
printSignalInfo( "/top/rec3.f2.f" );
printSignalInfo( "/top/rec3.f2.g" );
printSignalInfo( "/top/rec3.f3" );
printSignalInfo( "/top/rec3.f4" );
printSignalInfo( "/top/rec3.f4.b" );
printSignalInfo( "/top/rec3.f4.i" );
```

```
printSignalInfo( "/top/rec3.f4.r" );
   printSignalInfo( "/top/rec3.f4.t" );
    printSignalInfo( "/top/rec3.f4.s" );
    printSignalInfo( "/top/rec3.f4.p" );
void initForeign(
  mtiRegionIdT
                     region,
                                /* The ID of the region in which this
                                /\star foreign architecture is instantiated.
                                                                              */
                                /* The last part of the string in the
                                                                              */
  char
                    *param,
                                /* foreign attribute.
                                                                              */
  mtiInterfaceListT *generics,
                                /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports
                                /* A list of ports for the foreign model.
{
    mti_AddLoadDoneCB( loadDoneCB, 0 );
}
```

#### **HDL** code

```
library ieee;
use ieee.std logic 1164.all;
package typepkg is
  type bigtime is range 0 to integer'high
     hour;
     day
           = 24 hour;
     week = 7 \text{ day};
     month = 4 week;
     year = 12 month;
    end units:
  type int vector is array (natural range <>) of integer;
  type real vector is array (natural range <>) of real;
  type time vector is array (natural range <>) of time;
  type phys vector is array (natural range <>) of bigtime;
  FUNCTION resolve bit ( s : bit vector ) RETURN bit;
  FUNCTION resolve int (s: int vector) RETURN integer;
  FUNCTION resolve real ( s : real vector ) RETURN real;
  FUNCTION resolve time ( s : time_vector ) RETURN time;
  FUNCTION resolve phys ( s : phys vector ) RETURN bigtime;
  type bitarray is array( 3 downto 0 ) of bit;
  type intarray is array( 1 to 3 ) of integer;
  type realarray is array( -3 to -1 ) of real;
  type timearray is array( 0 to 2 ) of time;
  type hourarray is array( 1 to 2 ) of bigtime;
  subtype resbit is resolve bit bit;
  subtype resint is resolve int integer;
  subtype resreal is resolve_real real;
  subtype restime is resolve time time;
  subtype resphys is resolve phys bigtime;
  type rectype1 is record
    a : bit;
    b : integer;
    c : real;
    d : time;
    e : std logic;
    f : bigtime;
    q : std ulogic;
  end record;
  type rectype2 is record
    b : resbit;
    i : resint;
    r : resreal;
    t : restime;
    s : std logic;
    p : resphys;
  end record:
```

```
type rectype3 is record
    f1 : resbit;
    f2 : rectype1;
    f3 : integer;
    f4: rectype2;
  end record;
  type rbitarray is array( 7 downto 0 ) of resbit;
  type rintarray is array( 2 to 4 ) of resint;
  type rrealarray is array( 0 downto -2 ) of resreal;
  type rtimearray is array( 1 to 3 ) of restime;
  type rhourarray is array( 1 to 3 ) of resphys;
end package typepkg;
package body typepkg is
  FUNCTION resolve bit ( s : bit vector ) RETURN bit IS
    VARIABLE result : bit := '0';
  BEGIN
    IF (s'LENGTH = 1) THEN
      RETURN s(s'LOW);
    ELSE
      FOR i IN s'RANGE LOOP
        if (s(i) = '1') then
          result := '1';
        end if;
      END LOOP;
    END IF;
    RETURN result;
  END resolve bit;
  FUNCTION resolve int ( s : int vector ) RETURN integer IS
    VARIABLE result : integer := 0;
  BEGIN
    IF (s'LENGTH = 1) THEN
     RETURN s(s'LOW);
    ELSE
      FOR i IN s'RANGE LOOP
       result := result + s(i);
      END LOOP;
    END IF;
    RETURN result;
  END resolve int;
  FUNCTION resolve real ( s : real vector ) RETURN real IS
    VARIABLE result : real := 0.0;
  BEGIN
    IF (s'LENGTH = 1) THEN
      RETURN s(s'LOW);
    ELSE
      FOR i IN s'RANGE LOOP
        result := result + s(i);
      END LOOP;
    END IF;
    RETURN result;
  END resolve real;
```

```
FUNCTION resolve time ( s : time vector ) RETURN time IS
     VARIABLE result : time := 0 ns;
  BEGIN
     IF (s'LENGTH = 1) THEN
       RETURN s(s'LOW);
     ELSE
       FOR i IN s'RANGE LOOP
          result := result + s(i);
       END LOOP;
     END IF;
     RETURN result;
  END resolve time;
  FUNCTION resolve phys (s: phys vector) RETURN bigtime IS
     VARIABLE result : bigtime := 0 hour;
     IF (s'LENGTH = 1) THEN
       RETURN s(s'LOW);
       FOR i IN s'RANGE LOOP
         result := result + s(i);
       END LOOP;
     END IF;
     RETURN result;
  END resolve phys;
end package body typepkg;
library ieee;
use ieee.std logic 1164.all;
use work.typepkg.all;
entity top is
end top;
architecture a of top is
-- Unresolved scalars
  signal bitsig1 : bit := '1';
signal intsig1 : integer := 21;
signal realsig1 : real := 21.21;
signal timesig1 : time := 21 ns;
signal physsig1 : bigtime := 21 hour;
  signal stdulogicsig1 : std ulogic := 'L';
-- Scalars with resolved types
  signal resbitsig1 : resbit := '0';
signal resintsig1 : resint := 42;
signal resrealsig1 : resreal := 11.9;
  signal restimesig1 : restime := 64 ns;
signal resphyssig1 : resphys := 1 day;
  signal stdlogicsig1 : std logic := 'H';
-- Resolved scalars with unresolved types
  signal bitsigr : resolve_bit bit := '1'
signal intsigr : resolve_int integer := 17;
signal realsigr : resolve_real real := 6.2!
                                                              := '1';
                                                               := 6.25;
```

```
signal timesigr : resolve_time time := 2 ns;
signal physsigr : resolve_phys bigtime := 2 week;
  -- Unresolved 1D arrays
  signal bitarr1 : bitarray := "0110";
  signal intarr1
                        : intarray := ( 10, 11, 12 );
  signal realarr1
                        : realarray := ( 7.7, 3.2, -8.1 );
  signal timearr1 : timearray := ( 4 ns, 5 ns, 6 ns );
signal physarr1 : hourarray := ( 40 hour, 50 hour );
  signal stdulogicarr1 : std ulogic vector( 3 downto 0 ) := "HL01";
-- 1D Arrays of resolved subelements
  signal rbitarr1 : rbitarray := "10110110";
  signal rintarr1 : rintarray := (30, 41, 52);

signal rrealarr1 : rrealarray := (17.6, -43.8, 9.1);

signal rtimearr1 : rtimearray := (1 ns, 3 ns, 5 ns);

signal rphysarr1 : rhourarray := (1 day, 10 hour, 2 week);
  signal stdlogicarr1 : std logic vector( 1 to 4 ) := "-X0U";
-- Unresolved records
  signal rec1 : rectype1 := ( '0', 1, 1.1, 1 ns, 'X', 1 hour, 'L' );
-- Records of resolved elements
                        : rectype2 := ( '1', 5, 2.01, 3 ns, 'H', 2 hour );
  signal rec2
-- Records of mixed resolution
  signal rec3
                         : rectype3 := ( '1',
                                        ('1', 4, 8.5, 19 ns, 'L', 1 day, 'Z'),
                                           ('0', 81, 6.25, 7 ns, '1', 4 hour)
                                         );
begin
  bitsiq1 <= not bitsiq1 after 5 ns;</pre>
end a;
```

#### Simulation output

```
% vsim -c top -foreign "initForeign for model.sl"
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.7c
# vsim -foreign {initForeign for model.sl} -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.typepkg(body)
# Loading work.top(a)
# Loading ./for_model.sl
# Signal bitsig1 is not resolved.
# Signal intsig1 is not resolved.
# Signal realsig1 is not resolved.
# Signal timesig1 is not resolved.
# Signal physsig1 is not resolved.
# Signal stdulogicsig1 is not resolved.
# Signal resbitsig1 is resolved.
# Signal resintsig1 is resolved.
# Signal resrealsig1 is resolved.
# Signal restimesig1 is resolved.
# Signal resphyssig1 is resolved.
# Signal stdlogicsig1 is resolved.
# Signal bitsigr is resolved.
# Signal intsigr is resolved.
# Signal realsigr is resolved.
# Signal timesigr is resolved.
# Signal physsigr is resolved.
# Signal stdulogicsigr is resolved.
# Signal bitarr1 is not resolved.
# Signal intarr1 is not resolved.
# Signal realarr1 is not resolved.
# Signal timearr1 is not resolved.
# Signal physarr1 is not resolved.
# Signal stdulogicarr1 is not resolved.
# Signal bitarr1(3) is not resolved.
# Signal intarr1(2) is not resolved.
# Signal realarr1(-3) is not resolved.
# Signal timearr1(0) is not resolved.
# Signal physarr1(1) is not resolved.
# Signal rbitarr1 is resolved.
# Signal rintarr1 is resolved.
# Signal rrealarr1 is resolved.
# Signal rtimearr1 is resolved.
# Signal rphysarr1 is resolved.
# Signal stdlogicarr1 is resolved.
# Signal rbitarr1(6) is resolved.
# Signal rintarr1(4) is resolved.
# Signal rrealarr1(-1) is resolved.
# Signal rtimearr1(1) is resolved.
# Signal rphysarr1(3) is resolved.
# Signal stdlogicarr1(1) is resolved.
# Signal rec1 is not resolved.
# Signal recl.a is not resolved.
# Signal rec1.b is not resolved.
# Signal rec1.c is not resolved.
```

```
# Signal rec1.d is not resolved.
# Signal recl.e is resolved.
# Signal rec1.f is not resolved.
# Signal rec1.g is not resolved.
# Signal rec2 is resolved.
# Signal rec2.b is resolved.
# Signal rec2.i is resolved.
# Signal rec2.r is resolved.
# Signal rec2.t is resolved.
# Signal rec2.s is resolved.
# Signal rec2.p is resolved.
# Signal rec3 is not resolved.
# Signal rec3.f1 is resolved.
# Signal rec3.f2 is not resolved.
# Signal rec3.f2.a is not resolved.
# Signal rec3.f2.b is not resolved.
# Signal rec3.f2.c is not resolved.
# Signal rec3.f2.d is not resolved.
# Signal rec3.f2.e is resolved.
# Signal rec3.f2.f is not resolved.
# Signal rec3.f2.g is not resolved.
# Signal rec3.f3 is not resolved.
# Signal rec3.f4 is resolved.
# Signal rec3.f4.b is resolved.
# Signal rec3.f4.i is resolved.
# Signal rec3.f4.r is resolved.
# Signal rec3.f4.t is resolved.
# Signal rec3.f4.s is resolved.
# Signal rec3.f4.p is resolved.
VSIM 1> quit
```

# mti\_TickDir()

Gets the direction of a type.

## **Syntax**

direction = mti\_TickDir( type\_id )

## **Arguments**

Name	Type	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

### **Return Values**

Name	Type	Description
direction	mtiInt32T	+1 for ascending, -1 for
		descending, or 0 for no direction

# **Description**

mti\_TickDir() returns the index direction of an array type or the range direction of any type that has a range.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                            return "Time";
    default:
                            return "UNKNOWN";
}
static char * getDirStr( mtiTypeIdT typeid )
  switch( mti_TickDir( typeid ) ) {
    case -1: return "Descending";
    case 0: return "No direction";
    case 1: return "Ascending";
    default: return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSiqnalIdT siqid;
  mtiTypeIdT
              typeid;
  mti PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti NextSignal() ) {
    typeid = mti GetSignalType( sigid );
    mti_PrintFormatted( "%14s: type %-12s; direction = %s (%d)\n",
                        mti GetSignalName( sigid ),
                        getTypeStr( typeid ),
                        getDirStr( typeid ), mti TickDir( typeid ) );
}
void initForeign(
  mtiRegionIdT
                                /* The ID of the region in which this
                      region,
                                /* foreign architecture is instantiated.
                                /* The last part of the string in the
  char
                                                                            * /
                     *param,
                                /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                               /* A list of ports for the foreign model. */
  mtiInterfaceListT *ports
  mti AddLoadDoneCB( initInstance, 0 );
}
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( 3 downto 0 ) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 0 ) := "01LH"; signal uparray : bit vector( 1 to 4 ) := "0101"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin

inst1 : for model;

end a;

### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Signals:
            bitsig: type Enumeration; direction = Ascending (1)
             intsig: type Scalar ; direction = Ascending (1)
           physsig: type Physical ; direction = Ascending (1) realsig: type Real ; direction = Ascending (1) timesig: type Time ; direction = Ascending (1)
#
#
#
     stdlogicsig: type Enumeration; direction = Ascending (1)
#
    bitarr: type Array ; direction = Descending (-1)
stdlogicarr: type Array ; direction = Descending (-1)
uparray: type Array ; direction = Ascending (1)
rec: type Record ; direction = No direction (0)
#
#
VSIM 1> quit
```

# mti\_TickHigh()

Gets the high value of a ranged type.

## **Syntax**

high = mti\_TickHigh( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

### **Return Values**

Name	Type	Description
high	mtiInt32T	The high value of the range of the specified type; 0 for real, time, and record types

## **Description**

 $mti\_TickHigh()$  returns the value of type'HIGH for ranged types. For real, time, and record types,  $mti\_TickHigh()$  returns 0.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                             return "Time";
    default:
                             return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSignalIdT sigid;
  mtiTypeIdT
              typeid;
  mti_PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    typeid = mti_GetSignalType( sigid );
    mti PrintFormatted( "%14s: type %-12s; low = %d, high = %d\n",
                        mti GetSignalName( sigid ), getTypeStr( typeid ),
                        mti TickLow( typeid ), mti TickHigh( typeid ));
void initForeign(
  mtiRegionIdT
                      region,
                                /* The ID of the region in which this
                                 /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                     *param,
                                 /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( -2 downto -5 ) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 0 ) := "01LH"; signal uparray : bit vector( 1 to 4 ) := "0101"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model;

end a;

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Signals:
          bitsig: type Enumeration ; low = 0, high = 1
           intsig: type Scalar ; low = -2147483648, high = 2147483647
          physsig: type Physical ; low = 0, high = 2147483647 realsig: type Real ; low = 0, high = 0 timesig: type Time ; low = 0, high = 0
#
#
          timesig: type Time
                                         ; low = 0, high = 0
#
    stdlogicsig: type Enumeration; low = 0, high = 8
#
          bitarr: type Array ; low = -5, high = -2
#
   stdlogicarr: type Array ; low = 0, high = 3
uparray: type Array ; low = 1, high = 4
rec: type Record ; low = 0, high = 0
#
#
VSIM 1> quit
```

# mti\_TickLeft()

Gets the left value of a ranged type.

## **Syntax**

left = mti\_TickLeft( type\_id )

## **Arguments**

Name	Type	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

### **Return Values**

Name	Type	Description
left	mtiInt32T	The left value of the range of the specified type; 0 for real, time, and record types

## **Description**

mti\_TickLeft() returns the value of type'LEFT for ranged types. For real, time, and record types, mti\_TickLeft() returns 0.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                             return "Time";
    default:
                             return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSignalIdT sigid;
  mtiTypeIdT
              typeid;
  mti_PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    typeid = mti_GetSignalType( sigid );
    mti PrintFormatted( "%14s: type %-12s; left = %d, right = %d\n",
                        mti GetSignalName( sigid ), getTypeStr( typeid ),
                        mti_TickLeft( typeid ), mti_TickRight( typeid ));
void initForeign(
  mtiRegionIdT
                      region,
                                /* The ID of the region in which this
                                 /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                     *param,
                                 /* foreign attribute.
                                                                             * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( -2 downto -5 ) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 0 ) := "01LH"; signal uparray : bit vector( 1 to 4 ) := "0101"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin

inst1 : for model;

end a;

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Signals:
            bitsig: type Enumeration; left = 0, right = 1
           intsig: type Scalar ; left = -2147483648, right = 2147483647
           physsig: type Physical ; left = 0, right = 2147483647 realsig: type Real ; left = 0, right = 0 timesig: type Time ; left = 0, right = 0
#
#
                                             ; left = 0, right = 0
#
           timesig: type Time
    stdlogicsig: type Enumeration; left = 0, right = 8
#
    bitarr: type Array ; left = -2, right = -5

stdlogicarr: type Array ; left = 3, right = 0

uparray: type Array ; left = 1, right = 4

rec: type Record ; left = 0, right = 0
#
#
#
VSIM 1> quit
```

# mti\_TickLength()

Gets the length of a type.

## **Syntax**

length = mti\_TickLength( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

#### **Return Values**

Name	Type	Description
length	mtiInt32T	The length of the range of the specified type; the number of fields for record types; 0 for real and time types

## **Description**

 $mti\_TickLength()$  returns the value of type'LENGTH (type'HIGH - type'LOW + 1). For record types, the number of fields is returned. For SystemC types, the size of the type in bits is returned. For real and time types, 0 is returned.

For non-SystemC types, mti\_TickLength() returns 0 if the length of the range is greater than will fit in a 32-bit integer.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                            return "Time";
    default:
                             return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSignalIdT sigid;
  mtiTypeIdT
              typeid;
  mti_PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    typeid = mti_GetSignalType( sigid );
    mti PrintFormatted( "%14s: type %-12s; length = %d\n",
                        mti GetSignalName( sigid ), getTypeStr( typeid ),
                        mti TickLength( typeid ));
void initForeign(
  mtiRegionIdT
                     region,
                                /* The ID of the region in which this
                                /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                     *param,
                                 /* foreign attribute.
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

## HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( -2 downto -5 ) of bit; type intrange is range 0 to 255; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day;month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std\_logic := 'H'; signal rangesig : intrange := 128; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 2 ) := "01"; signal uparray : bit vector( 1 to 5 ) := "01010"; signal rec : rectype := ( '0', 0, "1001" ); component for model end component; for all : for model use entity work.for model(a); begin

```
inst1 : for model;
     end a;
Simulation output
     % vsim -c top
     Reading .../modeltech/tcl/vsim/pref.tcl
     # 5.4b
     # vsim -c top
     # Loading .../modeltech/sunos5/../std.standard
     # Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
     # Loading work.top(a)
     # Loading work.for model(a)
     # Loading ./for model.sl
     # Design Signals:
                bitsig: type Enumeration ; length = 2
     #
                physsig: type Physical ; length = 0 realsig: type Real ; length = 0 timesig: type Time ; length = 0
     #
     #
     #
     #
         stdlogicsig: type Enumeration ; length = 9
     #
             rangesig: type Scalar ; length = 256
           bitarr: type Array ; length = 4
stdlogicarr: type Array ; length = 2
uparray: type Array ; length = 5
rec: type Record ; length = 3
     #
     VSIM 1> quit
```

# mti\_TickLow()

Gets the low value of a ranged type.

## **Syntax**

low = mti\_TickLow( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

### **Return Values**

Name	Type	Description
low	mtiInt32T	The low value of the range of the specified type; 0 for real, time, and record types

# **Description**

 $mti\_TickLow()$  returns the value of type'LOW for ranged types. For real, time, and record types,  $mti\_TickLow()$  returns 0.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                             return "Time";
    default:
                             return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSignalIdT sigid;
  mtiTypeIdT
              typeid;
  mti_PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    typeid = mti_GetSignalType( sigid );
    mti_PrintFormatted( "%14s: type %-12s; low = %d, high = %d\n",
                      mti GetSignalName( sigid ), getTypeStr( typeid ),
                       mti_TickLow( typeid ), mti_TickHigh( typeid ));
void initForeign(
  mtiRegionIdT
                      region,
                                /* The ID of the region in which this
                                 /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                     *param,
                                 /* foreign attribute.
                                                                             * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( -2 downto -5 ) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 0 ) := "01LH"; signal uparray : bit vector( 1 to 4 ) := "0101"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin

inst1 : for model;

end a;

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Signals:
           bitsig: type Enumeration ; low = 0, high = 1
           intsig: type Scalar ; low = -2147483648, high = 2147483647
          physsig: type Physical ; low = 0, high = 2147483647 realsig: type Real ; low = 0, high = 0 timesig: type Time ; low = 0, high = 0
#
#
          timesig: type Time
                                         ; low = 0, high = 0
#
    stdlogicsig: type Enumeration; low = 0, high = 8
#
          bitarr: type Array ; low = -5, high = -2
#
   stdlogicarr: type Array ; low = 0, high = 3
uparray: type Array ; low = 1, high = 4
rec: type Record ; low = 0, high = 0
#
#
VSIM 1> quit
```

# mti\_TickRight()

Gets the right value of a ranged type.

## **Syntax**

right = mti\_TickRight( type\_id )

## **Arguments**

Name	Туре	Description
type_id	mtiTypeIdT	A handle to a VHDL or SystemC type

### **Return Values**

Name	Type	Description
right	mtiInt32T	The right value of the range of the specified type; 0 for real, time, and record types

## **Description**

 $mti\_TickRight()$  returns the value of type'RIGHT for ranged types. For real, time, and record types,  $mti\_TickRight()$  returns 0.

```
#include <mti.h>
static char * getTypeStr( mtiTypeIdT typeid )
  switch ( mti GetTypeKind( typeid ) ) {
    case MTI_TYPE_SCALAR: return "Scalar";
   case MTI_TYPE_ARRAY: return "Array";
case MTI_TYPE_RECORD: return "Record";
case MTI_TYPE_ENUM: return "Enumeration";
    case MTI_TYPE_PHYSICAL: return "Physical";
    case MTI_TYPE_REAL: return "Real";
    case MTI_TYPE_TIME:
                            return "Time";
    default:
                             return "UNKNOWN";
}
static void initInstance( void * param )
  mtiSignalIdT sigid;
  mtiTypeIdT
              typeid;
  mti_PrintMessage( "Design Signals:\n" );
  for ( sigid = mti FirstSignal( mti GetTopRegion() );
        sigid; sigid = mti_NextSignal() ) {
    typeid = mti_GetSignalType( sigid );
    mti PrintFormatted( "%14s: type %-12s; left = %d, right = %d\n",
                        mti GetSignalName( sigid ), getTypeStr( typeid ),
                        mti_TickLeft( typeid ), mti_TickRight( typeid ));
void initForeign(
  mtiRegionIdT
                     region,
                                /* The ID of the region in which this
                                /* foreign architecture is instantiated.
  char
                                /* The last part of the string in the
                     *param,
                                /* foreign attribute.
                                                                             * /
  mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
  mtiInterfaceListT *ports /* A list of ports for the foreign model. */
  mti AddLoadDoneCB( initInstance, 0 );
```

# HDL code entity for model is end for model; architecture a of for model is attribute foreign of a : architecture is "initForeign for model.sl;"; end a; library ieee; use ieee.std logic 1164.all; entity top is type bitarray is array( -2 downto -5 ) of bit; type rectype is record a : bit; b : integer; c : bitarray; end record; type bigtime is range 0 to integer'high units hour; day = 24 hour; week = 7 day; month = 4 week; year = 12 month; end units; end top; architecture a of top is signal bitsig : bit := '1'; signal intsig : integer := 42; signal physsig : bigtime := 3 hour; signal realsig : real := 10.2; signal timesig : time := 3 ns; signal stdlogicsig : std logic := 'H'; signal bitarr : bitarray := "1100"; signal stdlogicarr : std logic vector( 3 downto 0 ) := "01LH"; signal uparray : bit vector( 1 to 4 ) := "0101"; : rectype := ( '0', 0, "1001" ); signal rec component for model end component; for all : for model use entity work.for model(a); begin inst1 : for model;

end a;

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
# Design Signals:
            bitsig: type Enumeration ; left = 0, right = 1
            intsig: type Scalar ; left = -2147483648, right = 2147483647
           physsig: type Physical ; left = 0, right = 2147483647 realsig: type Real ; left = 0, right = 0 timesig: type Time ; left = 0, right = 0
#
#
#
    stdlogicsig: type Enumeration; left = 0, right = 8
#
    bitarr: type Array ; left = -2, right = -5

stdlogicarr: type Array ; left = 3, right = 0

uparray: type Array ; left = 1, right = 4

rec: type Record ; left = 0, right = 0
#
#
#
VSIM 1> quit
```

# mti\_TimeToString()

Returns a conversion of a specified time value, formatted according to specified flags.

## **Syntax**

value = mti\_TimeToString( time\_value, flags)

## **Arguments**

Name	Туре	Description
time_value	mtiTime64T *	The time value to be converted
flags	mtiTimeFlagT	The type of formatting for the specified time value.

### **Return Values**

Name	Type	Description
value	char *	A version of your specified time,
		formatted based on your settings.

## **Description**

mti\_NowFormatted() returns the current simulation time using the settings as specified in the function. The return value is stored in a buffer and should be used immediately.

You can specify any number of flag arguments in a pipe ( | ) separated list.

The argument *flag* can include any of the following:

MTI_TIME_BEST_UNITS	Determines the best unit to use for display.
MTI_TIME_INSERT_COMMAS	Inserts commas every three digits.
MTI_TIME_NO_DEF_UNIT	Does not display the default units.
MTI_TIME_FREQUENCY	Displays the time as 1/time in hz.

# mti\_VsimFree()

Frees simulator-allocated memory.

## **Syntax**

mti\_VsimFree( pointer )

## **Arguments**

Name	Type	Description
pointer	void *	A pointer to memory previously allocated with malloc() by an FLI function

### **Return Values**

Nothing

## **Description**

mti\_VsimFree() returns the specified block of memory allocated with malloc() by an FLI function to the general memory pool.

You cannot use mti\_VsimFree() for memory allocated by calls to mti\_Malloc() nor for memory allocated with malloc() by a user-written application. The documentation for each FLI function that allocates memory indicates whether that memory should be freed with mti\_Free() or mti\_VsimFree() or whether it should not be freed.

```
#include <stdlib.h>
#include <mti.h>
typedef enum {
 STD LOGIC U,
  STD LOGIC X,
  STD LOGIC 0,
  STD LOGIC 1,
  STD LOGIC Z,
  STD LOGIC W,
  STD LOGIC L,
  STD_LOGIC_H,
  STD LOGIC D
} standardLogicType;
typedef struct {
 mtiSignalIdT sigid;
  mtiProcessIdT procid;
} instanceInfoT;
char * convertStdLogicValue( mtiInt32T sigval )
  char * retval;
  switch ( sigval ) {
    case STD LOGIC U: retval = "'U'"; break;
    case STD_LOGIC_X: retval = "'X'"; break;
    case STD LOGIC 0: retval = "'0'"; break;
    case STD LOGIC 1: retval = "'1'"; break;
    case STD_LOGIC_Z: retval = "'Z'"; break;
    case STD LOGIC W: retval = "'W'"; break;
    case STD_LOGIC_L: retval = "'L'"; break; case STD_LOGIC_H: retval = "'H'"; break; case STD_LOGIC_D: retval = "'-'"; break;
    default: retval = "?"; break;
  return retval;
void watchSignal( void * param )
                * region_name;
  instanceInfoT * inst = (instanceInfoT*)param;
                  sigval;
  mtiInt32T
  region name = mti GetRegionFullName( mti GetSignalRegion(inst->sigid) );
             = mti GetSignalValue( inst->sigid );
  mti_PrintFormatted( "Time [%d,%d] delta %d: Signal %s/%s is %s\n",
                      mti_NowUpper(), mti_Now(), mti_Delta(),
                      region name, mti GetSignalName(inst->sigid),
                      convertStdLogicValue( sigval ) );
  mti VsimFree( region name );
```

```
if ( mti Now() >= 30 ) {
        mti_PrintMessage( "Turning off signal watcher.\n" );
        mti Free( inst );
      } else {
        mti_ScheduleWakeup( inst->procid, 5 );
    void initForeign(
      mtiRegionIdT
                         region,
                                  /* The ID of the region in which this
                                   /* foreign architecture is instantiated.
      char
                                   /* The last part of the string in the
                        *param,
                                   /* foreign attribute.
      mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
                                 /* A list of ports for the foreign model. */
      mtiInterfaceListT *ports
      instanceInfoT * inst;
                   = (instanceInfoT *) mti_Malloc( sizeof(instanceInfoT) );
      inst->sigid = mti FindSignal( "/top/s1" );
      inst->procid = mti_CreateProcess( "sigWatcher", watchSignal, inst );
HDL code
    entity for model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    begin
    end a;
    library ieee;
    use ieee.std logic 1164.all;
    entity top is
    end top;
    architecture a of top is
       signal s1 : std logic := '0';
       component for model is
       end component;
       for all : for model use entity work.for model(a);
    begin
       s1 <= not s1 after 5 ns;</pre>
       i1 : for model;
     end a;
```

#### Simulation output

```
% vsim -c top
Reading .../modeltech/tcl/vsim/pref.tcl
# 5.4b
# vsim -c top
# Loading .../modeltech/sunos5/../std.standard
# Loading .../modeltech/sunos5/../ieee.std logic 1164(body)
# Loading work.top(a)
# Loading work.for model(a)
# Loading ./for model.sl
VSIM 1> run 50
# Time [0,0] delta 0: Signal /top/s1 is '0'
\# Time [0,5] delta 0: Signal /top/s1 is '1'
# Time [0,10] delta 0: Signal /top/s1 is '0'
# Time [0,15] delta 0: Signal /top/s1 is '1'
# Time [0,20] delta 0: Signal /top/s1 is '0'
# Time [0,25] delta 0: Signal /top/s1 is '1'
# Time [0,30] delta 0: Signal /top/s1 is '0'
# Turning off signal watcher.
VSIM 2> quit
```

# mti\_WriteProjectEntry()

Writes an entry into the project (.ini) file.

## **Syntax**

mti\_WriteProjectEntry( key, value )

## **Arguments**

Name	Type	Description
key	char *	A string containing a keyword
value	char *	A string containing the value of the keyword

### **Return Values**

Nothing

## **Description**

mti\_WriteProjectEntry() writes an entry into the *modelsim.ini* project file in the form:

key = value

The FLI writes the new entry at the end of the [vsim] section.

```
#include <mti.h>
void loadDoneCallback( void * param )
 char * entry;
 entry = mti_FindProjectEntry( "vsim", "MyConfig", 0 );
 mti PrintFormatted( "MyConfig = %s\n", entry );
 mti VsimFree( entry );
 entry = mti_FindProjectEntry( "vsim", "MyDesign", 0 );
 mti_PrintFormatted( "MyDesign = %s\n", entry );
 mti_VsimFree( entry );
 entry = mti FindProjectEntry( "vsim", "MyMemory", 0 );
 mti_PrintFormatted( "MyMemory = %s\n", entry );
 mti VsimFree( entry );
void initForeign(
 mtiRegionIdT
                   region,
                            /* The ID of the region in which this
                            /* foreign architecture is instantiated.
                                                                   * /
 char
                            /* The last part of the string in the
                                                                    */
                  *param,
                            /* foreign attribute.
                                                                    */
 mtiInterfaceListT *generics, /* A list of generics for the foreign model.*/
 mti AddLoadDoneCB( loadDoneCallback, 0 );
 mti_WriteProjectEntry( "MyConfig", "Solaris" );
 mti_WriteProjectEntry( "MyDesign", "cpu" );
 mti WriteProjectEntry( "MyMemory", "4Meg" );
```

#### **HDL** code

```
entity for_model is
    end for model;
    architecture a of for model is
      attribute foreign of a : architecture is "initForeign for model.sl";
    end a;
    entity top is
    end top;
    architecture a of top is
      signal s1 : bit := '0';
      component for model is
      end component;
      for all : for model use entity work.for model(a);
    begin
      i1 : for model;
      s1 <= not s1 after 5 ns;</pre>
    end a;
Simulation output
    % vsim -c top
    Reading .../modeltech/tcl/vsim/pref.tcl
    # 5.4b
    # vsim -c top
    # Loading .../modeltech/sunos5/../std.standard
    # Loading work.top(a)
    # Loading work.for model(a)
    # Loading ./for model.sl
    # MyConfig = Solaris
    # MyDesign = cpu
    # MyMemory = 4Meg
    VSIM 1> quit
    % grep My modelsim.ini
    MyConfig = Solaris
    MyDesign = cpu
    MyMemory = 4Meg
```

<ul> <li>Numerics</li> <li>64-bit ModelSim time values, 37 using with 32-bit FLI apps, 37</li> </ul>	— D — data types, VHDL, mapping to, 24 debugging FLI code, 44 desensitizing a process, 203 driver
— A — array type creating, 140	creating, 146 finding, 212 scheduling a transaction, 729, 736 subelements, 325
C initialization function, 17 call stack trace back, 135 callback elaboration done, 78 environment change, 67 input ready, 71 output ready, 82 run status change, 104 simulator checkpoint, 100 simulator exit, 84 simulator restart, 88 simulator warm restore, 92 simulator warm restore done, 96 socket input ready, 107 socket output ready, 114	driver functions, 49  — E — elaboration done callback, 78 enumeration object values, 25 enumeration type creating, 153 environment change callback, 67 Environment variables within FOREIGN attribute string, 17 error, 208 examples, 32 executing a command, 131 exiting the simulator, 639  — F —
callback functions, 51 checkpoint/restore     using with the FLI, 26 checkpoint/restore functions, 52 code examples, 32 cold restore, 575 command     executing, 131, 136     user-defined, 61, 116 communication and command functions, 54 compiling and linking     C++ applications, 34     Capplications, 32	fatal error, 208 foreign architectures, 16 FOREIGN attribute, declaring, 16 foreign subprograms, 19 function categories     callback, 51     checkpoint/restore, 52     communication and command, 54     driver, 49     memory management, 52     miscellaneous, 54     process, 48     region, 47     signal, 48     time and event, 53

type, 50	mti_Cmd(), 131
variable, 50	mti_Command(), 136
	mti_CreateArrayType(), 140
— H —	mti_CreateDriver(), 146
halting the simulator, 127, 208, 639	mti_CreateEnumType(), 153
-1-	mti_CreateProcess(), 159
input prompt, 124	mti_CreateProcessWithPriority(), 165
input ready callback, 71	mti_CreateRealType(), 179
iteration count, 199	mti_CreateRegion(), 182
	mti_CreateScalarType(), 187
— L —	mti_CreateSignal(), 190
library	mti_Delta(), 199
keep loaded, 589	mti_Desensitize(), 203
linking	mti_FatalError(), 208
C++ applications, 34	mti_FindDriver(), 212
Capplications, 32	mti_FindPort(), 216
LP64 data model, 37	mti_FindProjectEntry(), 220
— M —	mti_FindRegion(), 225
	mti_FindSignal(), 230
mapping to VHDL data types, 24	mti_FindVar(), 236
memory	mti_FirstLowerRegion(), 241
allocating, 593	mti_FirstProcess(), 245
freeing, 275, 813	mti_FirstSignal(), 250
reallocating, 642	mti_FirstVar(), 255, 262
memory management functions, 52	mti_ForceSignal(), 263
MinGW gcc, 33, 35 miscellaneous functions, 54	mti_Free(), 275
	mti_GetArrayElementType(), 279
mt i_GetArraySignalValue(), 285 mti_AddCommand(), 61	mti_GetArrayVarValue(), 294
mti_AddDPISaveRestoreCB(), 65	mti_GetCallingRegion(), 302
mti_AddEnvCB(), 67	mti_GetCheckpointFilename(), 308
mti_AddInputReadyCB(), 71	mti_GetCurrentRegion(), 312
mti_AddLoadDoneCB(), 78	mti_GetDriverNames(), 318
mti_AddOutputReadyCB(), 82	mti_GetDriverSubelements(), 325
mti_AddQuitCB(), 84	mti_GetDriverValues(), 329
mti_AddRestartCB(), 88	mti_GetDrivingSignals(), 335
mti_AddRestoreCB(), 92	mti_GetEnumValues(), 340
mti_AddRestoreDoneCB(), 96	mti_GetEquivSignal(), 348
mti AddSaveCB(), 100	mti_GetGenericList(), 349
mti_AddSimStatusCB(), 104	mti_GetLibraryName(), 356
mti_AddSocketInputReadyCB(), 107	mti_GetNextEventTime(), 362
mti_AddSocketOutputReadyCB(), 114	mti_GetNextNextEventTime(), 367
mti_AddTclCommand(), 116	mti_GetNumRecordElements(), 372
mti_AskStdin(), 124	mti_GetParentSignal(), 379
mti_Break(), 127	mti_GetPhysicalData(), 385
mti CallStack(), 135	mti_GetPrimaryName(), 391

mti_GetProcessName(), 395	mti_PrintMessage(), 635
mti_GetProductVersion(), 403	mti_Quit(), 639
mti_GetRegionFullName(), 405	mti_Realloc(), 642
mti_GetRegionKind(), 409	mti_ReleaseSignal(), 646
mti_GetRegionName(), 425	mti_RemoveEnvCB(), 656
mti_GetRegionSourceName(), 429	mti_RemoveLoadDoneCB(), 659
mti_GetResolutionLimit(), 433	mti_RemoveQuitCB(), 663
mti_GetRunStopTime(), 437	mti_RemoveRestartCB(), 667
mti_GetSecondaryName(), 440	mti_RemoveRestoreCB(), 670
mti_GetSignalMode(), 445	mti_RemoveRestoreDoneCB(), 673
mti_GetSignalName(), 451	mti_RemoveSaveCB(), 677
mti_GetSignalNameIndirect(), 456	mti_RemoveSimStatusCB(), 681
mti_GetSignalRegion(), 462	mti_RestoreBlock(), 684
mti_GetSignalSubelements(), 466	mti_RestoreChar(), 688
mti_GetSignalType(), 472	mti_RestoreLong(), 692
mti_GetSignalValue(), 478	mti_RestoreProcess(), 696
mti_GetSignalValueIndirect(), 485	mti_RestoreShort(), 701
mti_GetTopRegion(), 494	mti_RestoreString(), 705
mti_GetTypeKind(), 499	mti_SaveBlock(), 709
mti_GetVarAddr(), 504	mti_SaveChar(), 713
mti_GetVarImage(), 513	mti_SaveLong(), 717
mti_GetVarImageById(), 519	mti_SaveShort(), 721
mti_GetVarKind(), 525	mti_SaveString(), 725
mti_GetVarName(), 526	mti_ScheduleDriver(), 729
mti_GetVarSubelements(), 532	mti_ScheduleDriver64(), 736
mti_GetVarType(), 539	mti_ScheduleWakeup(), 742, 746
mti_GetVarValue(), 543	mti_ScheduleWakeup64(), 746
mti_GetVarValueIndirect(), 551	mti_Sensitize(), 750
mti_GetWlfFilename(), 560	mti_SetDriverOwner(), 754
mti_HigherRegion(), 562	mti_SetSignalValue(), 759
mti_Image(), 566	mti_SetVarValue(), 766
mti_Interp(), 571	mti_SignalImage(), 773
mti_IsColdRestore(), 575	mti_TickDir(), 788
mti_IsFirstInit(), 579	mti_TickHigh(), 792
mti_IsRestore(), 583, 587, 588	mti_TickLeft(), 796
mti_KeepLoaded(), 589	mti_TickLength(), 800
mti_Malloc(), 593	mti_TickLow(), 804
mti_NextProcess(), 596	mti_TickRight(), 808
mti_NextRegion(), 600	mti_VsimFree(), 813
mti_NextSignal(), 604	mti_WriteProjectEntry(), 817
mti_NextVar(), 608	0
mti_Now(), 614	- 0 -
mti_NowIndirect(), 619, 620, 812	output ready callback, 82
mti_NowUpper(), 625	— P —
mti_PrintFormatted(), 631	port signal, 216

process	simulator exit callback, 84
creating, 159	simulator iteration count, 199
desensitizing, 203	simulator restart callback, 88
first in region, 245	simulator version, 403
next in region, 596	simulator warm restore callback, 92
prioritizing, 165	simulator warm restore done callback, 96
sensitizing, 750	socket input ready callback, 107
waking up, 742, 746	socket output ready callback, 114
process functions, 48	stopping the simulator, 127, 208, 639
project file	subprograms, foreign, 19
finding an entry, 220	SystemC
writing an entry, 817	support for, 31
— R —	-T-
real type	Tcl_Interp pointer, 571
creating, 179	time and event functions, 53
region	time step, 199
creating, 182	tracing foreign language calls, 43
finding, 225	type functions, 50
getting next, 600	types
getting parent, 562	array, 140
top-level, 494	enumeration, 153
region functions, 47	real, 179
region handle, using with PLI functions, 225,	scalar, 187
241, 302, 566, 604	scarar, 107
Restart, effect on FLI application code, 29	— U —
retore, 583	user input, 124
	user-defined command, 61, 116
run status change callback, 104	
-S-	— V —
scalar type	variable
creating, 187	finding, 236
sensitizing a process, 750	setting the value, 766
shared object files, location of, 17	shared objects
signal	MGC_HOME, and MGC_WD, 17
creating, 190	variable functions, 50
find a port signal, 216	Variables
finding, 230	shared objects
forcing a value, 263	LD_LIBRARY_PATH, and
releasing a force, 646	SHLIB_PATH, 17
setting a value, 759	Verilog region, accessing objects in, 225, 241
subelements, 466	302, 566, 604
type, 472	version
· ·	finding, 403
value, 478, 485 signal functions, 48	VHDL data types, mapping to, 24
simulator checkpoint callback 100	

-w-

waveform logfile, 560 wlf file, 560



# **End-User License Agreement**

The latest version of the End-User License Agreement is available on-line at: www.mentor.com/eula

#### IMPORTANT INFORMATION

USE OF ALL SOFTWARE IS SUBJECT TO LICENSE RESTRICTIONS. CAREFULLY READ THIS LICENSE AGREEMENT BEFORE USING THE PRODUCTS. USE OF SOFTWARE INDICATES CUSTOMER'S COMPLETE AND UNCONDITIONAL ACCEPTANCE OF THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT. ANY ADDITIONAL OR DIFFERENT PURCHASE ORDER TERMS AND CONDITIONS SHALL NOT APPLY.

#### **END-USER LICENSE AGREEMENT ("Agreement")**

This is a legal agreement concerning the use of Software (as defined in Section 2) and hardware (collectively "Products") between the company acquiring the Products ("Customer"), and the Mentor Graphics entity that issued the corresponding quotation or, if no quotation was issued, the applicable local Mentor Graphics entity ("Mentor Graphics"). Except for license agreements related to the subject matter of this license agreement which are physically signed by Customer and an authorized representative of Mentor Graphics, this Agreement and the applicable quotation contain the parties' entire understanding relating to the subject matter and supersede all prior or contemporaneous agreements. If Customer does not agree to these terms and conditions, promptly return or, in the case of Software received electronically, certify destruction of Software and all accompanying items within five days after receipt of Software and receive a full refund of any license fee paid.

#### 1. ORDERS, FEES AND PAYMENT.

- 1.1. To the extent Customer (or if agreed by Mentor Graphics, Customer's appointed third party buying agent) places and Mentor Graphics accepts purchase orders pursuant to this Agreement (each an "Order"), each Order will constitute a contract between Customer and Mentor Graphics, which shall be governed solely and exclusively by the terms and conditions of this Agreement, any applicable addenda and the applicable quotation, whether or not those documents are referenced on the Order. Any additional or conflicting terms and conditions appearing on an Order or presented in any electronic portal or automated order management system, whether or not required to be electronically accepted, will not be effective unless agreed in writing and physically signed by an authorized representative of Customer and Mentor Graphics.
- 1.2. Amounts invoiced will be paid, in the currency specified on the applicable invoice, within 30 days from the date of such invoice. Any past due invoices will be subject to the imposition of interest charges in the amount of one and one-half percent per month or the applicable legal rate currently in effect, whichever is lower. Prices do not include freight, insurance, customs duties, taxes or other similar charges, which Mentor Graphics will state separately in the applicable invoice. Unless timely provided with a valid certificate of exemption or other evidence that items are not taxable, Mentor Graphics will invoice Customer for all applicable taxes including, but not limited to, VAT, GST, sales tax, consumption tax and service tax. Customer will make all payments free and clear of, and without reduction for, any withholding or other taxes; any such taxes imposed on payments by Customer hereunder will be Customer's sole responsibility. If Customer appoints a third party to place purchase orders and/or make payments on Customer's behalf, Customer shall be liable for payment under Orders placed by such third party in the event of default.
- 1.3. All Products are delivered FCA factory (Incoterms 2010), freight prepaid and invoiced to Customer, except Software delivered electronically, which shall be deemed delivered when made available to Customer for download. Mentor Graphics retains a security interest in all Products delivered under this Agreement, to secure payment of the purchase price of such Products, and Customer agrees to sign any documents that Mentor Graphics determines to be necessary or convenient for use in filing or perfecting such security interest. Mentor Graphics' delivery of Software by electronic means is subject to Customer's provision of both a primary and an alternate e-mail address.
- 2. **GRANT OF LICENSE.** The software installed, downloaded, or otherwise acquired by Customer under this Agreement, including any updates, modifications, revisions, copies, documentation, setup files and design data ("Software") are copyrighted, trade secret and confidential information of Mentor Graphics or its licensors, who maintain exclusive title to all Software and retain all rights not expressly granted by this Agreement. Except for Software that is embeddable ("Embedded Software"), which is licensed pursuant to separate embedded software terms or an embedded software supplement, Mentor Graphics grants to Customer, subject to payment of applicable license fees, a nontransferable, nonexclusive license to use Software solely: (a) in machine-readable, object-code form (except as provided in Subsection 4.2); (b) for Customer's internal business purposes; (c) for the term of the license; and (d) on the computer hardware and at the site authorized by Mentor Graphics. A site is restricted to a one-half mile (800 meter) radius. Customer may have Software temporarily used by an employee for telecommuting purposes from locations other than a Customer office, such as the employee's residence, an airport or hotel, provided that such employee's primary place of employment is the site where the Software is authorized for use. Mentor Graphics' standard policies and programs, which vary depending on Software, license fees paid or services purchased, apply to the following: (a) relocation of Software; (b) use of Software, which may be limited, for example, to execution of a single session by a single user on the authorized hardware or for a restricted period of time (such limitations may be technically implemented through the use of authorization codes or similar devices); and (c) support services provided, including eligibility to receive telephone support, updates, modifications, and revisions. For the avoidance of doubt, if Customer provides any feedback or requests any change or enhancement to Products, whether in the

#### 3. BETA CODE.

- 3.1. Portions or all of certain Software may contain code for experimental testing and evaluation (which may be either alpha or beta, collectively "Beta Code"), which may not be used without Mentor Graphics' explicit authorization. Upon Mentor Graphics' authorization, Mentor Graphics grants to Customer a temporary, nontransferable, nonexclusive license for experimental use to test and evaluate the Beta Code without charge for a limited period of time specified by Mentor Graphics. Mentor Graphics may choose, at its sole discretion, not to release Beta Code commercially in any form.
- 3.2. If Mentor Graphics authorizes Customer to use the Beta Code, Customer agrees to evaluate and test the Beta Code under normal conditions as directed by Mentor Graphics. Customer will contact Mentor Graphics periodically during Customer's use of the Beta Code to discuss any malfunctions or suggested improvements. Upon completion of Customer's evaluation and testing, Customer will send to Mentor Graphics a written evaluation of the Beta Code, including its strengths, weaknesses and recommended improvements.
- 3.3. Customer agrees to maintain Beta Code in confidence and shall restrict access to the Beta Code, including the methods and concepts utilized therein, solely to those employees and Customer location(s) authorized by Mentor Graphics to perform beta testing. Customer agrees that any written evaluations and all inventions, product improvements, modifications or developments that Mentor Graphics conceived or made during or subsequent to this Agreement, including those based partly or wholly on Customer's feedback, will be the exclusive property of Mentor Graphics. Mentor Graphics will have exclusive rights, title and interest in all such property. The provisions of this Subsection 3.3 shall survive termination of this Agreement.

#### 4. RESTRICTIONS ON USE.

- Customer may copy Software only as reasonably necessary to support the authorized use. Each copy must include all notices and legends embedded in Software and affixed to its medium and container as received from Mentor Graphics. All copies shall remain the property of Mentor Graphics or its licensors. Except for Embedded Software that has been embedded in executable code form in Customer's product(s), Customer shall maintain a record of the number and primary location of all copies of Software, including copies merged with other software, and shall make those records available to Mentor Graphics upon request. Customer shall not make Products available in any form to any person other than Customer's employees and on-site contractors, excluding Mentor Graphics competitors, whose job performance requires access and who are under obligations of confidentiality. Customer shall take appropriate action to protect the confidentiality of Products and ensure that any person permitted access does not disclose or use Products except as permitted by this Agreement. Customer shall give Mentor Graphics written notice of any unauthorized disclosure or use of the Products as soon as Customer becomes aware of such unauthorized disclosure or use. Customer acknowledges that Software provided hereunder may contain source code which is proprietary and its confidentiality is of the highest importance and value to Mentor Graphics. Customer acknowledges that Mentor Graphics may be seriously harmed if such source code is disclosed in violation of this Agreement. Except as otherwise permitted for purposes of interoperability as specified by applicable and mandatory local law, Customer shall not reverse-assemble, disassemble, reverse-compile, or reverse-engineer any Product, or in any way derive any source code from Software that is not provided to Customer in source code form. Log files, data files, rule files and script files generated by or for the Software (collectively "Files"), including without limitation files containing Standard Verification Rule Format ("SVRF") and Tcl Verification Format ("TVF") which are Mentor Graphics' trade secret and proprietary syntaxes for expressing process rules, constitute or include confidential information of Mentor Graphics. Customer may share Files with third parties, excluding Mentor Graphics competitors, provided that the confidentiality of such Files is protected by written agreement at least as well as Customer protects other information of a similar nature or importance, but in any case with at least reasonable care. Customer may use Files containing SVRF or TVF only with Mentor Graphics products. Under no circumstances shall Customer use Products or Files or allow their use for the purpose of developing, enhancing or marketing any product that is in any way competitive with Products, or disclose to any third party the results of, or information pertaining to, any benchmark.
- 4.2. If any Software or portions thereof are provided in source code form, Customer will use the source code only to correct software errors and enhance or modify the Software for the authorized use, or as permitted for Embedded Software under separate embedded software terms or an embedded software supplement. Customer shall not disclose or permit disclosure of source code, in whole or in part, including any of its methods or concepts, to anyone except Customer's employees or on-site contractors, excluding Mentor Graphics competitors, with a need to know. Customer shall not copy or compile source code in any manner except to support this authorized use.
- 4.3. Customer agrees that it will not subject any Product to any open source software ("OSS") license that conflicts with this Agreement or that does not otherwise apply to such Product.
- 4.4. Customer may not assign this Agreement or the rights and duties under it, or relocate, sublicense, or otherwise transfer the Products, whether by operation of law or otherwise ("Attempted Transfer"), without Mentor Graphics' prior written consent and payment of Mentor Graphics' then-current applicable relocation and/or transfer fees. Any Attempted Transfer without Mentor Graphics' prior written consent shall be a material breach of this Agreement and may, at Mentor Graphics' option, result in the immediate termination of the Agreement and/or the licenses granted under this Agreement. The terms of this Agreement, including without limitation the licensing and assignment provisions, shall be binding upon Customer's permitted successors in interest and assigns.
- 4.5. The provisions of this Section 4 shall survive the termination of this Agreement.
- 5. **SUPPORT SERVICES.** To the extent Customer purchases support services, Mentor Graphics will provide Customer with updates and technical support for the Products, at the Customer site(s) for which support is purchased, in accordance with Mentor Graphics' then current End-User Support Terms located at <a href="http://supportnet.mentor.com/supportterms">http://supportnet.mentor.com/supportterms</a>.
- 6. OPEN SOURCE SOFTWARE. Products may contain OSS or code distributed under a proprietary third party license agreement, to which additional rights or obligations ("Third Party Terms") may apply. Please see the applicable Product documentation (including license files, header files, read-me files or source code) for details. In the event of conflict between the terms of this Agreement

(including any addenda) and the Third Party Terms, the Third Party Terms will control solely with respect to the OSS or third party code. The provisions of this Section 6 shall survive the termination of this Agreement.

#### 7 LIMITED WARRANTY

- 7.1. Mentor Graphics warrants that during the warranty period its standard, generally supported Products, when properly installed, will substantially conform to the functional specifications set forth in the applicable user manual. Mentor Graphics does not warrant that Products will meet Customer's requirements or that operation of Products will be uninterrupted or error free. The warranty period is 90 days starting on the 15th day after delivery or upon installation, whichever first occurs. Customer must notify Mentor Graphics in writing of any nonconformity within the warranty period. For the avoidance of doubt, this warranty applies only to the initial shipment of Software under an Order and does not renew or reset, for example, with the delivery of (a) Software updates or (b) authorization codes or alternate Software under a transaction involving Software re-mix. This warranty shall not be valid if Products have been subject to misuse, unauthorized modification, improper installation or Customer is not in compliance with this Agreement. MENTOR GRAPHICS' ENTIRE LIABILITY AND CUSTOMER'S EXCLUSIVE REMEDY SHALL BE, AT MENTOR GRAPHICS' OPTION, EITHER (A) REFUND OF THE PRICE PAID UPON RETURN OF THE PRODUCTS TO MENTOR GRAPHICS OR (B) MODIFICATION OR REPLACEMENT OF THE PRODUCTS THAT DO NOT MEET THIS LIMITED WARRANTY. MENTOR GRAPHICS MAKES NO WARRANTIES WITH RESPECT TO: (A) SERVICES; (B) PRODUCTS PROVIDED AT NO CHARGE; OR (C) BETA CODE; ALL OF WHICH ARE PROVIDED "AS IS."
- 7.2. THE WARRANTIES SET FORTH IN THIS SECTION 7 ARE EXCLUSIVE. NEITHER MENTOR GRAPHICS NOR ITS LICENSORS MAKE ANY OTHER WARRANTIES EXPRESS, IMPLIED OR STATUTORY, WITH RESPECT TO PRODUCTS PROVIDED UNDER THIS AGREEMENT. MENTOR GRAPHICS AND ITS LICENSORS SPECIFICALLY DISCLAIM ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT OF INTELLECTUAL PROPERTY.
- 8. LIMITATION OF LIABILITY. TO THE EXTENT PERMITTED UNDER APPLICABLE LAW, IN NO EVENT SHALL MENTOR GRAPHICS OR ITS LICENSORS BE LIABLE FOR INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES (INCLUDING LOST PROFITS OR SAVINGS) WHETHER BASED ON CONTRACT, TORT OR ANY OTHER LEGAL THEORY, EVEN IF MENTOR GRAPHICS OR ITS LICENSORS HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN NO EVENT SHALL MENTOR GRAPHICS' OR ITS LICENSORS' LIABILITY UNDER THIS AGREEMENT EXCEED THE AMOUNT RECEIVED FROM CUSTOMER FOR THE HARDWARE, SOFTWARE LICENSE OR SERVICE GIVING RISE TO THE CLAIM. IN THE CASE WHERE NO AMOUNT WAS PAID, MENTOR GRAPHICS AND ITS LICENSORS SHALL HAVE NO LIABILITY FOR ANY DAMAGES WHATSOEVER. THE PROVISIONS OF THIS SECTION 8 SHALL SURVIVE THE TERMINATION OF THIS AGREEMENT.

#### 9. THIRD PARTY CLAIMS.

- 9.1. Customer acknowledges that Mentor Graphics has no control over the testing of Customer's products, or the specific applications and use of Products. Mentor Graphics and its licensors shall not be liable for any claim or demand made against Customer by any third party, except to the extent such claim is covered under Section 10.
- 9.2. In the event that a third party makes a claim against Mentor Graphics arising out of the use of Customer's products, Mentor Graphics will give Customer prompt notice of such claim. At Customer's option and expense, Customer may take sole control of the defense and any settlement of such claim. Customer WILL reimburse and hold harmless Mentor Graphics for any LIABILITY, damages, settlement amounts, costs and expenses, including reasonable attorney's fees, incurred by or awarded against Mentor Graphics or its licensors in connection with such claims.
- 9.3. The provisions of this Section 9 shall survive any expiration or termination of this Agreement.

#### 10. INFRINGEMENT.

- 10.1. Mentor Graphics will defend or settle, at its option and expense, any action brought against Customer in the United States, Canada, Japan, or member state of the European Union which alleges that any standard, generally supported Product acquired by Customer hereunder infringes a patent or copyright or misappropriates a trade secret in such jurisdiction. Mentor Graphics will pay costs and damages finally awarded against Customer that are attributable to such action. Customer understands and agrees that as conditions to Mentor Graphics' obligations under this section Customer must: (a) notify Mentor Graphics promptly in writing of the action; (b) provide Mentor Graphics all reasonable information and assistance to settle or defend the action; and (c) grant Mentor Graphics sole authority and control of the defense or settlement of the action.
- 10.2. If a claim is made under Subsection 10.1 Mentor Graphics may, at its option and expense: (a) replace or modify the Product so that it becomes noninfringing; (b) procure for Customer the right to continue using the Product; or (c) require the return of the Product and refund to Customer any purchase price or license fee paid, less a reasonable allowance for use.
- 10.3. Mentor Graphics has no liability to Customer if the action is based upon: (a) the combination of Software or hardware with any product not furnished by Mentor Graphics; (b) the modification of the Product other than by Mentor Graphics; (c) the use of other than a current unaltered release of Software; (d) the use of the Product as part of an infringing process; (e) a product that Customer makes, uses, or sells; (f) any Beta Code or Product provided at no charge; (g) any software provided by Mentor Graphics' licensors who do not provide such indemnification to Mentor Graphics' customers; (h) OSS, except to the extent that the infringement is directly caused by Mentor Graphics' modifications to such OSS; or (i) infringement by Customer that is deemed willful. In the case of (i), Customer shall reimburse Mentor Graphics for its reasonable attorney fees and other costs related to the action.
- 10.4. THIS SECTION 10 IS SUBJECT TO SECTION 8 ABOVE AND STATES THE ENTIRE LIABILITY OF MENTOR GRAPHICS AND ITS LICENSORS, AND CUSTOMER'S SOLE AND EXCLUSIVE REMEDY, FOR DEFENSE,

SETTLEMENT AND DAMAGES, WITH RESPECT TO ANY ALLEGED PATENT OR COPYRIGHT INFRINGEMENT OR TRADE SECRET MISAPPROPRIATION BY ANY PRODUCT PROVIDED UNDER THIS AGREEMENT.

#### 11. TERMINATION AND EFFECT OF TERMINATION.

- 11.1. If a Software license was provided for limited term use, such license will automatically terminate at the end of the authorized term. Mentor Graphics may terminate this Agreement and/or any license granted under this Agreement immediately upon written notice if Customer: (a) exceeds the scope of the license or otherwise fails to comply with the licensing or confidentiality provisions of this Agreement, or (b) becomes insolvent, files a bankruptcy petition, institutes proceedings for liquidation or winding up or enters into an agreement to assign its assets for the benefit of creditors. For any other material breach of any provision of this Agreement, Mentor Graphics may terminate this Agreement and/or any license granted under this Agreement upon 30 days written notice if Customer fails to cure the breach within the 30 day notice period. Termination of this Agreement or any license granted hereunder will not affect Customer's obligation to pay for Products shipped or licenses granted prior to the termination, which amounts shall be payable immediately upon the date of termination.
- 11.2. Upon termination of this Agreement, the rights and obligations of the parties shall cease except as expressly set forth in this Agreement. Upon termination of this Agreement and/or any license granted under this Agreement, Customer shall ensure that all use of the affected Products ceases, and shall return hardware and either return to Mentor Graphics or destroy Software in Customer's possession, including all copies and documentation, and certify in writing to Mentor Graphics within ten business days of the termination date that Customer no longer possesses any of the affected Products or copies of Software in any form.
- 12. **EXPORT.** The Products provided hereunder are subject to regulation by local laws and European Union ("E.U.") and United States ("U.S.") government agencies, which prohibit export, re-export or diversion of certain products, information about the products, and direct or indirect products thereof, to certain countries and certain persons. Customer agrees that it will not export or re-export Products in any manner without first obtaining all necessary approval from appropriate local, E.U. and U.S. government agencies. If Customer wishes to disclose any information to Mentor Graphics that is subject to any E.U., U.S. or other applicable export restrictions, including without limitation the U.S. International Traffic in Arms Regulations (ITAR) or special controls under the Export Administration Regulations (EAR), Customer will notify Mentor Graphics personnel, in advance of each instance of disclosure, that such information is subject to such export restrictions.
- 13. U.S. GOVERNMENT LICENSE RIGHTS. Software was developed entirely at private expense. The parties agree that all Software is commercial computer software within the meaning of the applicable acquisition regulations. Accordingly, pursuant to U.S. FAR 48 CFR 12.212 and DFAR 48 CFR 227.7202, use, duplication and disclosure of the Software by or for the U.S. government or a U.S. government subcontractor is subject solely to the terms and conditions set forth in this Agreement, which shall supersede any conflicting terms or conditions in any government order document, except for provisions which are contrary to applicable mandatory federal laws.
- 14. **THIRD PARTY BENEFICIARY.** Mentor Graphics Corporation, Mentor Graphics (Ireland) Limited, Microsoft Corporation and other licensors may be third party beneficiaries of this Agreement with the right to enforce the obligations set forth herein.
- 15. **REVIEW OF LICENSE USAGE.** Customer will monitor the access to and use of Software. With prior written notice and during Customer's normal business hours, Mentor Graphics may engage an internationally recognized accounting firm to review Customer's software monitoring system and records deemed relevant by the internationally recognized accounting firm to confirm Customer's compliance with the terms of this Agreement or U.S. or other local export laws. Such review may include FlexNet (or successor product) report log files that Customer shall capture and provide at Mentor Graphics' request. Customer shall make records available in electronic format and shall fully cooperate with data gathering to support the license review. Mentor Graphics shall bear the expense of any such review unless a material non-compliance is revealed. Mentor Graphics shall treat as confidential information gained as a result of any request or review and shall only use or disclose such information as required by law or to enforce its rights under this Agreement. The provisions of this Section 15 shall survive the termination of this Agreement.
- 16. CONTROLLING LAW, JURISDICTION AND DISPUTE RESOLUTION. The owners of certain Mentor Graphics intellectual property licensed under this Agreement are located in Ireland and the U.S. To promote consistency around the world, disputes shall be resolved as follows: excluding conflict of laws rules, this Agreement shall be governed by and construed under the laws of the State of Oregon, U.S., if Customer is located in North or South America, and the laws of Ireland if Customer is located outside of North or South America or Japan, and the laws of Japan if Customer is located in Japan. All disputes arising out of or in relation to this Agreement shall be submitted to the exclusive jurisdiction of the courts of Portland, Oregon when the laws of Oregon apply, or Dublin, Ireland when the laws of Ireland apply, or the Tokyo District Court when the laws of Japan apply. Notwithstanding the foregoing, all disputes in Asia (excluding Japan) arising out of or in relation to this Agreement shall be resolved by arbitration in Singapore before a single arbitrator to be appointed by the chairman of the Singapore International Arbitration Centre ("SIAC") to be conducted in the English language, in accordance with the Arbitration Rules of the SIAC in effect at the time of the dispute, which rules are deemed to be incorporated by reference in this section. Nothing in this section shall restrict Mentor Graphics' right to bring an action (including for example a motion for injunctive relief) against Customer in the jurisdiction where Customer's place of business is located. The United Nations Convention on Contracts for the International Sale of Goods does not apply to this Agreement.
- 17. **SEVERABILITY.** If any provision of this Agreement is held by a court of competent jurisdiction to be void, invalid, unenforceable or illegal, such provision shall be severed from this Agreement and the remaining provisions will remain in full force and effect.
- 18. MISCELLANEOUS. This Agreement contains the parties' entire understanding relating to its subject matter and supersedes all prior or contemporaneous agreements. Any translation of this Agreement is provided to comply with local legal requirements only. In the event of a dispute between the English and any non-English versions, the English version of this Agreement shall govern to the extent not prohibited by local law in the applicable jurisdiction. This Agreement may only be modified in writing, signed by an authorized representative of each party. Waiver of terms or excuse of breach must be in writing and shall not constitute subsequent consent, waiver or excuse.