# Qsyn: A Developer-Friendly Quantum Circuit Synthesis Framework for NISQ Era and Beyond

Mu-Te Lau\*<sup>†</sup>, Chin-Yi Cheng\*<sup>†</sup>, Cheng-Hua Lu\*<sup>‡</sup>, Chia-Hsu Chuang\*<sup>†</sup>, Yi-Hsiang Kuo<sup>†</sup>, Hsiang-Chun Yang<sup>†</sup>, Chien-Tung Kuo<sup>†</sup>, Hsin-Yu Chen<sup>†</sup>, Chen-Ying Tung<sup>†</sup>, Cheng-En Tsai<sup>†</sup>, Guan-Hao Chen<sup>†</sup>, Leng-Kai Lin<sup>†</sup>, Ching-Huan Wang<sup>†</sup>, Tzu-Hsu Wang<sup>†</sup>, Chung-Yang Ric Huang<sup>†</sup>

<sup>†</sup>National Taiwan University, R.O.C., <sup>‡</sup>Stanford University, U.S. josh.lau2011@gmail.com, chin-yi.cheng@utexas.edu, cyhuang@ntu.edu.tw

Abstract—In this paper, we introduce a new quantum circuit synthesis (QCS) framework, Qsyn, for developers to research, develop, test, experiment, and then contribute their QCS algorithms and tools to the framework. Our framework is more developer-friendly than other modern QCS frameworks in three aspects: (1) We design a rich command-line interface so that developers can easily design various testing scenarios and flexibly conduct experiments on their algorithms. (2) We offer detailed access to many data representations on different abstract levels of quantum circuits so that developers can optimize their algorithms to the extreme. (3) We define a rigid developing flow and environment so that developers can ensure their development qualities with the best modern software engineering practices. We illustrate the friendliness of our framework with a showcase of developing a T-Count Optimization algorithm and demonstrate our performance superiority with fair comparisons to other modern QCS frameworks.

Index Terms—Quantum Computing, Quantum Circuit Synthesis, Quantum Software

#### I. INTRODUCTION

Quantum circuit synthesis (QCS) is indispensable for realizing quantum advantage. A QCS flow transforms high-level descriptions of quantum algorithms into low-level instructions directly executable on quantum hardware. A well-designed QCS process is crucial to unlocking a quantum system's full potential. It facilitates more efficient computation, greater error tolerance, and, ultimately, a stronger quantum advantage.

To realize this envision, past research has proposed several QCS algorithms, with many of them also publishing corresponding tools [1]–[12]. However, most of these tools focused on particular features and did not provide friendly user experiences. What is worse, the different input/output formats and varying programming languages hamper their interoperability with each other.

IBM has published Qiskit [13], one of the first frameworks that provides an end-to-end QCS flow. Its transpiler converts the input quantum circuit to make it executable on IBM's own quantum devices [14]. Other synthesis frameworks, such as Microsoft's Q# [15], Rigetti's PyQuil [16], Google's Cirq [17], and numerous others [18]–[20], also provide similar flows,

The authors would like to thank Prof. Hao-Chung Cheng for his invaluable feedback from the users' perspectives during the development of Qsyn. This work is supported by the National Science and Technology Council, Taiwan. Project No.: NSTC 112-2119-M-002-017.

often tailored to their respective quantum devices. On the other hand, projects such as Quantinuum's  $t | \text{ket} \rangle$  [21], [22], SoftwareQ Inc's staq [23], PyZX [24], and many more [25]–[27] focus on offering general QCS functionalities that do not tie to any particular devices. They derive a common hardware-agnostic representation before converting to backends.

While these frameworks provide complete features for QCS, their primary target users are quantum algorithm/circuit designers, who focus on utilizing these existing tools to implement quantum algorithms and/or synthesize them into quantum circuits. However, to push the advancement of the QCS algorithms in the future, we need a framework that offers a friendly environment for more QCS algorithm/tool developers (called "developers" in the following) to easily contribute their advanced ideas and conduct thorough experiments. In contrast to the existing QCS frameworks, such a "developer-friendly" framework should provide the following features:

- A unified and convenient platform to conduct experiments. Currently, QCS algorithms are typically implemented from scratch, using various programming languages and underlying data structures. This severely complicates the assessment of the algorithms' runtime and memory efficiency and drags development since new developers routinely spend time reinventing the wheel.
- 2) An interface to access low-level data directly. While existing frameworks provide easy-to-use QCS functionalities for end users, developers of QCS algorithms would greatly benefit from the ability to inspect and analyze the algorithms' behavior in runtime.

We have open-sourced Qsyn, a developer-friendly QCS framework, to aid further development in this field. Our main contributions are:

- Providing a unified and user-friendly developing environment so researchers and developers can efficiently prototype, implement, and thoroughly evaluate their QCS algorithms with standardized tools, language, and data structures.
- Assisting the developers with a robust and intuitive interface that can access low-level data directly to provide developers with unique insights into the behavior of their algorithms during runtime.

3) Enforcing robust quality-assurance practices, such as regression tests, continuous integration-and-continuous delivery (CI/CD) flows, linting, etc. These methodologies ensure that we provide reliable and efficient functionalities and that new features adhere to the same quality we strive for.

With Qsyn, developers can easily accelerate the implementation and evaluation of new QCS algorithms by leveraging the provided data structures and development environments. Our series of efforts are inspired by ABC [28] and Yosys [29], two logic synthesis and verification frameworks widely adopted in the field of electronic design automation (EDA).

The rest of this paper is organized as follows. Section II introduces the background knowledge on the QCS problem. Section III discusses the main functionalities of Qsyn, and Section IV highlights our advantage over other similar frameworks. We demonstrate in Section V a typical workflow of developing QCS algorithms in Qsyn, and detail in Section VI the experimental evaluation of our synthesis framework. Section VII wraps up our work and gives future directions.

#### II. BACKGROUND

Quantum circuit synthesis (QCS) is a multiple-step process that transforms high-level quantum algorithms into optimized and executable circuits for quantum computing devices. In the burgeoning field of quantum computing, the challenge of this task is accentuated by the ever-evolving quantum device architectures. In this context, we first explore QCS for noisy intermediate-scale quantum (NISQ) devices before describing the challenges of moving beyond NISQ devices. Then, we discuss the strategic structuring of QCS frameworks to foster development in this rapidly evolving domain.

## A. Quantum circuit synthesis

Fig. 1 illustrates a typical QCS flow. The process starts by parsing a high-level quantum circuit from an abstract language, then synthesizing it into basic gate types, and finally adapting it to the target quantum device's gate set and connectivity.

1) High-level synthesis: Quantum algorithms are usually represented as quantum circuits with large and complex components, such as Boolean oracles and unitary matrices. To execute these components on quantum devices and simplify optimization processes at later stages, they are first synthesized into simpler quantum gates, such as multiple-controlled Toffoli (MCT) gates, Clifford gates, and single-qubit rotation gates.

While the synthesis methods vary based on the type of components, they all typically produce a large number of MCT gates. Therefore, the goal at this stage is to reduce the number of MCT gates, especially those with many controls, as their low-level implementation includes using numerous small-angle rotation gates and/or ancillae, which significantly increases the circuit size.

2) Gate-level logical circuit synthesis: The gate-level synthesis stage produces optimized quantum circuits containing only fundamental gates. A common target is the Clifford+ $R_Z$ 




Fig. 1. A typical quantum circuit synthesis flow.

gate set generated by  $\{CX, H, R_Z(\theta)\}$ . Common synthesis approaches include ZX-calculus-based [12], [30], Pauli rotation-based [31], [32], phase-polynomial-based [3], [9], [10], and circuit transformation-based methodologies [11], [33], etc. The first two methods address Clifford+ $R_Z$  circuits, while the phase polynomial-based can only address Clifford+T circuits but can achieve even better optimization results in exchange. The commonality of these three approaches is that they all transform the quantum circuit into a certain data representation. In contrast, the circuit transformation-based methods directly work on the netlist of the quantum circuit. The power and limitations of the circuit transformation-based approach vary significantly between algorithms.

Traditionally, metrics for evaluating circuit performance include the number of T gates or non-Clifford rotation gates, i.e., T-count and  $R_Z$ -count, for they are costly to implement on proposed fault-tolerant quantum devices [2], [34]. However, recent research has emphasized other metrics, such as circuit depths, H counts [32], and two-qubit gate counts [30], which help achieve smaller circuit sizes and lower execution times.

3) Device mapping: The final stage of QCS involves adapting the optimized circuit to a specific quantum device, ensuring its compatibility with the device's native gate set and qubit connectivity. This stage primarily contains two tasks: technology mapping and qubit mapping.

Technology mapping involves converting a circuit to the target device's native gate set, a set of gates natively supported by a specific device. For example, IBM's early quantum devices adopt  $\{CX, R_Z(\theta), S_X, X, I\}$ , while more recent devices replace the CX gate with the echoed cross-resonance gate (ECR) for better operational accuracy [14], [35].

On the other hand, qubit mapping aims to conform a quantum circuit to the quantum devices' connectivity because two-qubit gates are applicable only to adjacent pairs of physical qubits. On NISQ devices, the qubit mapping problem involves assigning the logical qubits to physical ones and inserting necessary SWAP gates to enable two-qubit operations.

The primary objective of the device mapping stage is to

optimize circuit fidelity. For smaller quantum circuits, fidelity measurement serves as a direct indicator of reliability on the target device. However, for larger circuits, where direct fidelity measurement is impractical, it is common to adopt other metrics, such as counting the number of inserted SWAP gates or evaluating the depth of the mapped quantum circuits. *B. Synthesis for devices beyond NISQ era* 

The need for advanced synthesis strategies becomes critical as quantum computing technology evolves beyond near-intermediate-scale quantum (NISQ) devices, including the consideration of fault-tolerant mechanisms, distributive computations, and low-level control of devices.

1) Fault-tolerant architectures: Research has proposed integrating a quantum error correction (QEC) layer for fault-tolerant, large-scale quantum devices. This incorporation fundamentally modifies the QCS problem due to distinct gate implementations in fault-tolerant settings.

For instance, although arbitrary Z-axis rotations  $(R_Z(\theta))$  are relatively simple on NISQ devices, their implementation in fault-tolerant systems usually involves complex techniques, such as state distillation [2], [34], and thereby the resource demand significantly increases as the rotation angles get finer. As a result, circuits must be adapted to gate sets like Clifford+T, i.e.,  $\{CX, H, T\}$  [5], [36]. Additionally, QEC utilizes unique protocols, such as lattice surgery or double-defect braiding, to implement Clifford gates while maintaining the robustness of the QEC [37], [38]. These methods impose specific connectivity and locality requirements that influence the QCS algorithm design.

- 2) Distributive quantum devices: Due to physical and engineering constraints, centralized quantum processors face significant challenges concerning scalability and error rates. Leveraging on entanglements, distributive quantum devices present a feasible alternative by distributing computational tasks across multiple nodes, potentially enhancing the fault tolerance and reducing the quantum error rate [39]–[43]. Some budding compilation frameworks also target the distributed quantum compilation paradigm [44], [45].
- 3) Low-level control: In addition to scaling up the device sizes, research has proposed device-specific strategies to maximize the capabilities of NISQ devices by considering their low-level characteristics. For example, direct pulse control of superconducting devices [46], [47] can significantly shorten execution time, a critical factor for operations in limited coherence. Moreover, Echoed Cross-Resonance (ECR) mitigates unwanted crosstalking and dephasing, improving the gate fidelity in superconducting NISQ devices [35]. In addition to exploiting existing technologies, these approaches also make the existing device more robust, aiding in the development of distributive quantum devices.

#### C. QCS framework for NISQ era and beyond

Looking from the perspectives of scalability and applicability, going beyond the NISQ era in quantum computing is analogous to the advent of the VLSI era in classical electronic computing. Therefore, to construct a QCS framework for the

NISQ era and beyond, it is plausible for us to learn from the history of the successful development of the VLSI industry.

To the best of our knowledge, Electronics Design Automation (EDA) was the key enabler for the rapid growth of VLSI technologies in the past decades. However, in addition to the EDA tools from various EDA vendors, open-source frameworks also played an essential role in these advancements.

Particularly in the logic synthesis of the classical circuits, MIS from UC Berkeley [48] and follow-up frameworks such as SIS [49], VIS [50] and ABC [28] have inspired numerous researchers to participate and contribute in this area, even nurturing many advanced commercial tools and synthesis startups. It is fair to acknowledge that these open-source frameworks were the mothers of modern logic synthesis technologies.

In short, as we are moving beyond the NISQ era in the foreseeable future, what we need for QCS will not just be proprietary tools or techniques but a developer-friendly framework so that more ideas and experiments can be realized on top of it with ease. Hence, in this subsection, we will review the basic, but crucial aspects of constructing a developer-friendly framework. It will help establish the cornerstones of the QCS framework for the NISQ era and beyond.

1) Programmable and extensible user interface for algorithm designs and experiments: The first essential feature of a developer-friendly framework is an easily programmable and extensible user interface so that developers can design varied scenarios for the algorithms and experiments. One common approach among QCS frameworks is providing a library, e.g., IBM's Qiskit [13], where developers can leverage synthesis APIs to program to their needs. They can also extend Qiskit's capability by contributing new algorithms. Another common approach is devising a compiler for quantum programming languages. such as ScaffCC [26] for the Scaffold language [51]. Developers can program the compiler's behavior by supplying optimization passes as compiler flags or extend the compiler's ability by supplying new algorithms as flags.

The library-based approach excels at programmability and extensibility by adopting popular programming languages that developers can swiftly maneuver. However, whether developers can fully grasp the framework heavily depends on the quality of the documentation. On the other hand, programming and extending a compiler is not as easy, though developers may learn the available synthesis strategies quicker through the more centralized compiler options.

2) Diverse data representations with secure low-level access and operation: Since QCS is a multi-stage process that transforms high-level quantum algorithms into optimized and executable circuits for quantum computing devices, there will be diverse data representations for different stages, algorithms, and even hardware technologies. For example, in high-level synthesis, we need multiple-controlled Toffoli (MCT) gates to represent Boolean oracles and unitary matrices to describe the linear transformations of specific algorithms. For gate-level optimization, the data structure of the quantum gates should be able to handle various basic gate types for different quantum devices and can be converted to different logical structures,

such as ZX-diagrams, Pauli rotations, phase polynomials, etc., | qsyn> qcir read -h for different synthesis algorithms.

More importantly, a developer-friendly QCS framework should offer secure low-level data access and operation during the runtime of the algorithms. Such a framework can boost troubleshooting and fine-tuning efficiencies in development. It also enables developers to probe, diagnose, and rectify discrepancies or bottlenecks instantly.

3) Good mechanism to coalesce development efforts: A <sup>13</sup> well-established framework should be open to incorporating <sup>14</sup> the efforts of external developers in order to build an ecosys- <sup>16</sup> tem and participate in advancing the field. This requires a <sup>17</sup> good mechanism to maintain the code quality and framework's stability so as to minimize the friction among developers and thus maximize the synergistic effects of the community.

A great example would be the MQT-QMAP project [4], which serves as a common platform for researchers of qubit mapping algorithms. It provides varied data structures and utilities so that numerous cutting-edge studies can be devised on MQT-QMAP. The QCS field, as a whole, would also benefit from having such a holistic development environment.

## III. QSYN: A DEVELOPER-FRIENDLY QUANTUM CIRCUIT of the print -- stat SYNTHESIS FRAMEWORK

We present Qsyn<sup>1</sup>, an open-source QCS framework that provides a swift development experience of QCS algorithms. Qsyn aims to coalesce the efforts in the QCS field by providing unified data structures and a flexible command-line interface (CLI) so that developers can easily create new algorithms, implement them as commands, and benchmark them against existing approaches.

## A. Installation and usage

Qsyn is written with the up-to-date C++-20 standard to ensure developers can leverage modern programming practices, such as functional programming and range adaptors, to speed up development. Qsyn is easy to compile and adopts CMake for the developers to import other libraries and manage dependencies.

To use Qsyn, the user just downloads the source code from the GitHub repository and compiles it by running make in the project root directory, which triggers our suggested CMake compilation flow. After successful compilation, the user can run the ./qsyn binary and be greeted by a command-line interface where they can type in commands. A good way to start navigating would be using help to list all available commands:

```
qsyn> help
```

Additionally, appending the -h or --help flag behind any command will print out its usage and detailed explanation. For example, the user can learn how to use the qcir read command by invoking the following command call:

```
qsyn> qcir read -h
Usage: qcir read [-h] [-r] <string filepath>

Description:
read a quantum circuit and construct the corresponding netlist

Positional Arguments:
string filepath the filepath to the quantum circuit file. Supported extension: .qasm, .qc

Options:
flag -h, --help show this help message flag -r, --replace if specified, replace the current circuit; otherwise store a new one
```

Qsyn also supports reading commands from scripts. For example, the following script, which we have also provided in examples/zxopt.qsyn in the project folder, runs a ZX-calculus-based optimization flow:

```
//!ARGS INPUT
qcir read ${INPUT}
echo "--- pre-optimization ---"
qcir print --stat
// to zx -> full reduction -> extract qcir
qc2zx; zx optimize --full; zx2qc
// post-resyn optimization
qcir optimize
echo "--- post-optimization ---"
qcir print --stat
```

In the above script, the banner //! ARGS INPUT mandates that the caller provide exactly one argument for the variable INPUT. Texts following // in the same line are comments to the scripts. To run the commands in the above file, supply the script's file path and arguments after ./qsyn:

```
$ ./qsyn examples/zxopt.qsyn \
    benchmark/SABRE/large/adr4_197.qasm
```

This runs the ZX-calculus-based synthesis on the circuit in benchmark/SABRE/large/adr4\_197.qasm. Developers can utilize scripts to automate repetitive tasks and use Qsyn along with other tools in the shell. We shall discuss the shell interoperability of Qsyn in more detail in Section IV.

## B. Main functionalities

At the time of writing, Qsyn can perform end-to-end synthesis by invoking functionalities for each synthesis stage as commands. It also offers a series of data access and utility commands for developers to leverage. Below, we will briefly introduce each aspect of Qsyn's functionalities, complemented by some of the exemplar commands<sup>2</sup>.

1) High-level synthesis: Qsyn can process various specifications for quantum circuits by supporting syntheses from Boolean oracles and unitary matrices:

Command	Description	Ref
qcir oracle	ROS Boolean oracle synthesis flow	[6], [7]
ts2qc	Gray-code unitary matrix synthesis	[52]–[54]

2) Gate-level synthesis: Qsyn can adapt to different optimization targets by providing different routes to synthesize low-level quantum circuits. In the following table, qzq and

<sup>&</sup>lt;sup>1</sup>https://github.com/DVLab-NTU/qsyn

<sup>&</sup>lt;sup>2</sup>Due to space limit, some of the commands are illustrated with aliases.

qtablq are two gate-level synthesis routines, with the indented commands composing their algorithms.

	Command	Description	Ref
=	qzq qc2zx zx opt zx2qc qc opt qtablq qc2tabl tabl opt full tabl opt tmerge tabl opt hopt tabl opt ph todd	Description  ZX-calculus-based synth routine convert q. circuit to ZX-diagram fully reduce ZX diagram convert ZX-diagram to q. circuit basic optimization passes tableau-based synth routine convert quantum circuit to tableau iteratively apply the following three phase-merging optimization internal H-gate optimization TODD optimization	Ref [24] - [12] [12] [12] [31] [32] [10]
	tabl2qc sk-decompose	convert tableau to quantum circuit Solovay-Kitaev decomposition	[36]

3) Device mapping: Qsyn can target a wide variety of quantum devices by addressing their available gate sets and topological constraints.

Command	Description	Ref
device read	read info about a quantum device	-
qc translate	library-based technology mapping	-
qc opt -t	technology-aware optimization passes	-
duostra	Duostra qubit mapping for depth or #SWAPs	[55]

4) Data access and utilities: Qsyn provides various data representations for quantum logic. We list the common commands to them in the following table. Here, <dt> stands for any data representation type, including quantum circuits, ZX-diagrams, Tableau, etc.:

Command	Description
<dt> list</dt>	list all <dt>s</dt>
<dt> checkout</dt>	switch focus between <dt>s</dt>
<dt> print</dt>	print <dt> information</dt>
<dt> new delete</dt>	add a new/delete a <dt></dt>
<dt> read write</dt>	read and write <dt></dt>
<dt> equiv</dt>	verify equivalence of two <dt>s</dt>
<dt> draw</dt>	render visualization of <dt></dt>
convert <dt1> <dt2></dt2></dt1>	convert from <dt1> to <dt2></dt2></dt1>

Besides the above commands, Qsyn offers several utilities for benchmarking, debugging, and customizing:

Command	Description
alias help history logger set usage	set or unset aliases display helps to commands show or export command history control log levels set or unset variables show time/memory usage

## C. Software architecture

Fig. 2 depicts the software architecture of Qsyn. The core interaction with Qsyn is facilitated through its command-line interface (CLI), which processes user input, handles command execution, and manages error reporting. Extensibility is achieved by allowing developers to integrate additional commands into the CLI. We provide further details in Section V.

Qsyn is designed with extensibility in mind, leveraging a data-oriented approach focusing on robust data management




Fig. 2. Qsyn's software architecture.

and manipulation capabilities. It offers API for various quantum circuit representations like ZX diagrams and Tableaux. Higher-level operations like synthesis algorithms can be implemented with free functions or strategy classes. This design principle ensures that new strategies can be added without compromising existing data structures, as all modifications are funneled through well-defined public interfaces.

To enhance experiments and testing, Qsyn supports realtime storage of multiple quantum circuits and intermediate representations by the <dt> checkout command. Users can take snapshots at any time in the synthesis process and switch to an arbitrary version of stored data. This facilitates the design of the experiments by branching into varied testing scenarios on different snapshots. It also allows simultaneous access to multiple versions of circuits for advanced operations such as equivalence checking, circuit composition, etc.

This architecture is central to Qsyn's flexibility and extensibility. It segregates responsibilities and simplifies command implementations while enhancing its capability as a research tool in quantum circuit synthesis.

#### IV. FRAMEWORK HIGHLIGHTS

This section presents the highlights of the Qsyn framework, including (1) Our command line interface (CLI) to assist developers in designing new algorithms, (2) Our data representations and utilities to offer convenient and advantageous implementations, and (3) Our efforts in project control and community engagement to ensure the sustainable development of the framework.

## A. Development of new algorithms

Qsyn's mission is to assist developers in creating and assessing new synthesis algorithms. Below, we will sketch how developers may define the usage flows of their algorithms by leveraging the functionalities provided by our CLI.

1) Powerful and easy-to-maintain argument parser: A usage flow in Qsyn is composed of commands. Qsyn streamlines the addition of a new command with its powerful argument parser. It relieves developers' burden in parsing complex commands and, at the same time, automatically generates upto-date command manuals. The following code demonstrates the argument parser for the qcir read command in Qsyn:

```
using namespace dvlab::argparse;
auto parser = ArgumentParser{}
description("read a quantum circuit")
parser.add_argument<std::string>("filepath")
help("path to circuit file");
parser.add_argument<bool>("-r", "--replace")
action(store_true)
help("replace the current circuit");
```

This above code illustrates an argument parser that defines a mandatory filepath argument and an optional <code>-r|--replace</code> flag. The API intentionally resembles the Python argparse package so developers can learn its usage effortlessly. A detailed demonstration of defining a command and its argument parser is covered in Section V. By offering a standardized parser package, Qsyn ensures uniformity in command syntax, enhanced clarity in help manuals, and precise error messages, allowing developers to devote their full attention to research tasks.

2) Useful CLI utilities: Qsyn CLI supports up/down arrow keys to retrieve commands in history. Also, the history command allows printing or exporting of executed commands. This exporting functionality is particularly convenient, facilitating reapplication in relevant contexts.

Personalization is a strong feature of Qsyn; with the alias and set commands, users can create aliases and variables to customize the CLI to their needs. For persistent use of these personalized elements, they can be added to the config file ~/.config/qsyn/qsynrc. Notably, Qsyn optimizes user experience by enabling command, alias, or file path autocompletion and expansion of complete aliases or variables into full form with the Tab key.

3) Verification and testing: One crucial aspect of developing new synthesis algorithms is verifying their correctness. For small circuits ( $\leq 10$  qubits), Qsyn can directly convert the circuits into a tensor using ts2qc and checks for equivalence numerically with tensor equiv.

For larger circuits, symbolic verification can be applied by first appending the reversed copy of the circuit to its end. Then, we can invoke an optimization routine to try reducing the composed circuit to identity—or at least make it compact enough for easier numerical calculations. The effectiveness of this approach naturally depends on the robustness of the optimization routine.

After verifying the algorithm's validity, the next step is to assess its performance. Developers can use the usage command to gather essential data regarding the algorithm's runtime and memory usage. Furthermore, they can retrieve details about the final circuit statistics by employing the qcirprint —stat command, which provides key metrics such as T-count, depths, and so on.

4) Shell interoperability: Developers can integrate Qsyn with external quantum synthesis tools, enhancing workflow flexibility through employing scripts, as detailed in Section III-A. This shell interoperability becomes particularly useful when comparing optimization results between Qsyn and other synthesis tools and when verifying optimization results with a third-party verifier. For instance, a user could link multiple quantum computing tools in a chain with Qsyn, transforming input circuits and sending them to other tools for further operations, such as simulation or verification.

## B. Implementation advantage

At the core of Qsyn CLI lie numerous data representations and utilities designed for convenient and efficient

manipulations. The following discussion explores the critical design choices that lay the foundation for the QCS algorithm implementations in Qsyn.

- 1) An extensible quantum circuit model: Qsyn's quantum circuit data structure is highly expressive. Besides providing fundamental gate types, we allow developers to add new types of quantum gates freely. This expressivity, inspired by Qiskit's quantum circuit model, enables developers and researchers to combine a vast range of quantum operations, simplifying the management of these complex operations.
- 2) More performant ZX-based optimization: Qsyn's ZX-calculus-based synthesis routine results in quantum circuits with fewer two-qubit gates than PyZX's implementation by revising their algorithms in two aspects. The first is to adopt a more compact ZX-diagram representation for MCT gates and an early-stopping strategy to avoid producing redundant graph complexity [56]. The other is to improve the conversion routine from ZX-diagrams to circuits. We have improved the "gadget removal" strategy during conversion to extract fewer CZ gates, contributing to a more compacted quantum circuit. We detail the experimental data in Section VI.
- 3) Unified representation for Pauli rotation- and phase polynomial-based optimizations: Qsyn's implementation of Pauli rotation- and phase polynomial-based QCS algorithms offers a significant advantage by using a unified Tableau-based representation for both approaches. This unification eliminates frequent data conversions required when switching between these two synthesis paradigms. Thus, Qsyn can provide hybrid synthesis strategies that leverage the strengths of both Pauli rotation-based and phase polynomial-based techniques, potentially leading to more optimized quantum circuits.

## C. Expediting community engagement

As an open-source tool, Qsyn is committed to empowering a robust community for developers and researchers. We handle communications, issues, and feature requests on GitHub to foster a dynamic conversation environment for Qsyn's ongoing development. Furthermore, we adopt the following strategies to create a stable and inclusive development ecosystem:

- 1) Cross-platform stability: We aim to guarantee consistent results across different platforms, ensuring stability and uniform behavior regardless of the development environments. For example, the iteration order in the C++ standard hash maps (std::unordered\_map) varies across implementations, which is problematic when stable traversal orders are required. To address this, we have implemented an ordered\_hashmap in Qsyn to ensure stable traversals while maintaining fast access speeds.
- 2) Docker distribution: We provide a Docker environment to simplify Qsyn distribution and enhance the flexibility of development environments. This helps developers quickly replicate systems and troubleshoot environment-specific errors, leading to a more consistent user experience. It also supports development settings that might otherwise be incompatible.
- 3) Code quality assurance: Qsyn's CI/CD pipeline is pivotal in ensuring a reliable platform for development and

research. Our project integrates an automated testing flow | Command phasepoly\_opt\_cmd(TableauMgr& tabl\_mgr) { to verify software effectiveness and enforce code quality measures such as linting and formatting. This maintains high standards of code clarity and manageability, allowing contributors to focus more effectively on innovation. These measures are designed to enhance community involvement and contributions, cultivating an environment of collaboration and 10 innovation vital to continuous evolution in Qsyn.

## V. CASE STUDY: IMPLEMENTING A T-COUNT OPTIMIZATION ALGORITHM

This section showcases how developers can design and implement a QCS algorithm with the Qsyn framework. Our exemplar algorithm is TODD, a T-count optimization algorithm for Clifford+T circuits. We will demonstrate how to accelerate developing, verifying, and benchmarking the algorithm.

TODD is an algorithm that can further optimize the T-count of the logical quantum circuit [10]. It converts the input circuit to an initial Clifford operator and a phase polynomial with no Clifford terms. Then, using an extended Lempel's matrix factorization algorithm, TODD obtains phase polynomials with fewer terms and corrects the Clifford difference before converting the polynomial back to a quantum circuit.

In the following, we will leverage Qsyn's Tableau data structure to build a new command for TODD. A Tableau represents a sequence of Clifford operators or Pauli rotation groups. Many algorithms can be implemented in terms of Tableaux, including the phase-merging [31] and internal-Hgate optimizations [32]. For our TODD algorithm, we will represent phase polynomials as a list of diagonal Pauli rotations, which is isomorphic to a phase polynomial. This type-punning avoids costly data representation conversions when designing synthesis routines that concatenate multiple algorithms.

## A. Designing TODD usage flow with existing and new Qsyn commands

Osyn already supports many subroutines of TODD. The initial and final conversion between quantum circuits and the Tableau representation is available. Also, tabl opt tmerge can remove duplicated rotations, and tabl opt hopt can restrict the elements in Tableaux to only Clifford operators and phase polynomials. The remaining task is im-10 plementing the core algorithm, extended Lempel's algorithm.

We position TODD as one of the phase polynomial optimization strategies and register it as a subcommand of the tabl opt command, which consists of all optimization algorithms for Tableaux. These considerations prompt us to design the following command interface:

```
tabl opt phasepoly [strategy=todd]
```

Such an interface provides room for future additions of other optimization strategies. In Qsyn, a command consists of its name, the definition of its argument parser, and the action after the parse succeeds. We figuratively demonstrate the command implementation as follows, simplifying part of the code for readability:

```
return {"phasepoly
        [](ArgumentParser& parser) { // parser definition
         parser.add_argument<std::string>("strategy")
            .default value("todd")
            .choices({"todd"/*, more options... */}));
        [&](ArgumentParser const& parser) { // on-success
          auto strategy = // retrieve parse results
           parser.get<std::string>("strategy");
          if (strategy == "todd")
            optimize_phase_polynomial(
              *tabl_mgr.get(),
              ToddStrategy());
          return CmdExecResult::done;
```

For this command, the parser has only one optional argument for the strategy name, with default\_value(...) setting the default strategy TODD, and choices (...) constraining valid options (Line 6-8). Developers can use these attributes to ensure that the user provides valid arguments for the corresponding parameter, reducing tedious manual checks.

When parsing succeeds, we optimize the phase polynomials in the Tableau with the specified strategy. Using the parsing result retrieved with parser.get<T>(...) (Lines 12-13), we invoke the corresponding optimization algorithm. Finally, we add the command as a subcommand to tabl opt:

```
Command tableau_opt_cmd(TableauMgr& tabl_mgr) {
 auto cmd = ...; // parent command definition
                  // add other subcommands
  cmd.add_subcommand(phasepoly_opt_cmd(tabl_mgr));
  return cmd;
```

## B. Implementing the core algorithm

Osyn aims to empower QCS researchers by providing powerful and convenient constructs for algorithm development. Below, we illustrate this by detailing the core implementation of the TODD algorithm. The top-level call to the TODD core is figuratively shown as follows:

```
auto todd(Clifford cliff, Polynomial poly) {
 properize(cliff, poly);
  auto const backup_poly = poly;
  auto const n_terms = poly.size();
  do {
   n_terms = poly.size();
    poly = todd_once(poly);
  } while (!poly.empty() && poly.size() < n_terms);</pre>
  apply_clifford_correction(cliff, backup_poly, poly);
  return {cliff, poly};
```

We have again simplified the code snippet for clarity. The implementation of this core routine demonstrates several facets of Osyn's capabilities. First, the properize subroutine absorbs Clifford terms in the polynomial (poly) into the Clifford operator (cliff). It can be easily implemented by repurposing the available phase-merging optimization algorithm in [31], an excellent example of how existing algorithms can be the cornerstone for further development.

The implementation continues with the todd\_once subroutine, which executes the crucial computations to minimize the T-count. This process leverages Qsyn's BooleanMatrix class, which supports calculations over Galois Fields, a common theme in QCS. Besides TODD, the BooleanMatrix is also used in the synthesis of Clifford gates, conversion from ZX-diagrams to quantum circuits, and many more. Finally, we calculate the Clifford correction by comparing the original and optimized polynomials. This is done by calculating a signature function detailed in [10].

We have seen how Qsyn provides convenient data structures and utility algorithms that developers can conveniently leverage. Ultimately, these utilities in Qsyn accelerate the development cycle and foster an environment conducive to breakthroughs in quantum computing research.

## C. Verifying the functionality

We utilized numerical evaluations to verify that the algorithm can correctly optimize the phase polynomials for circuits with a small number of qubits:

```
1 //!ARGS INPUT
2 qc read ${INPUT}
3 // TODD routine
4 convert qc tabl
5 tabl opt tmerge // phase-merging optimization
6 tableau opt hopt // to Clifford and phasepoly
7 tabl opt phasepoly // extended Lempel's Alg
8 convert tabl qc
9 // numerical verification
10 qc equiv --tensor
```

The listed commands above correspond to each step of the TODD routine and the equivalence checking of the two circuits by comparing their tensor form. For larger circuits, we tried reducing the original circuit concatenated with its adjoint to identity by applying our TODD implementation:

```
1 // Read circuit and run TODD routine...
2 qc adjoint
3 qc compose 0 // compose the original circuit
4 // TODD routine...
5 tabl print // check if the Tableau becomes empty
```

## D. Benchmarking the TODD algorithm

We compared our TODD implementation with the other QCS approaches implemented in Qsyn. We utilized two particularly helpful commands: the usage command to display the memory and time usage and the qc print --stat command to collect the circuit statistics.

To showcase further how this new algorithm broadens Qsyn's optimization capabilities, we integrated the TODD algorithm into the Tableau-based synthesis routine. This routine, named qtablq as described in Section III-B, repeatedly applies phase-merging, internal-H-gate optimization, and TODD until the T-count converges.

We separately performed this Tableau-based gate-level synthesis and its ZX-calculus-based counterparts on the exemplar hwb10 and urf2 circuits. Additionally, we ran a composite routine where the output circuit of the Tableau-based routine is fed to the ZX-calculus-based routine.

It is crucial to note that employing multiple synthesis pathways can further enhance the optimization objectives. As detailed in Table I, the pure Tableau method yielded circuits with fewer T-gates but with a notable presence of two-qubit gates, resulting in deeper circuits. Conversely, the ZX-calculus method was not as powerful in eliminating T-gates

TABLE I
COMPARISON OF DIFFERENT SYNTHESIS ROUTES IN QSYN

Circuit	Method	Clifford	#H	2-qubit	#T	Depth
hwb10	Tableau	218159	5208	208416	15681	414246
	ZX	53222	5248	45381	15891	82107
	Tabl+ZX	52515	5244	44986	15681	79893
urf2	Tableau	39039	1704	36079	5007	74274
	ZX	11375	1716	9307	5063	18598
	Tabl+ZX	11955	1704	9766	5007	19267

but effectively compressed circuit depth. However, combining these methods enabled the simultaneous optimization of both circuit depth (or two-qubit gates) and the number of rotations.

#### VI. EXPERIMENTS

We evaluate Qsyn's performance with a three-part experiment: first, we compare Qsyn's efficiency and optimization power with other existing synthesis frameworks, including Qiskit [13], t |ket > [21], and PyZX [24]; second, we compare the Qsyn's mapping with additional mapping framework including QMAP [4], SABRE [57] and TOQM [58]; then, we demonstrate how the multiple synthesis strategies Qsyn provides work in addressing the various optimization objectives.

#### A. Settings

We conducted our experiments on an Ubuntu 22.04 workstation with a  $5.5 \mathrm{GHz}$  Intel®  $\mathrm{Core}^{^{\mathrm{TM}}}$  i9-13900K CPU and 128GB of RAM. We set time limits of one day and memory limits of 128GB for our experiments. If these limits were exceeded, we denoted the outcomes as TLE/ MLE (Time/Memory Limit Exceeded). Regarding circuit statistics, we computed the  $R_Z$ -count (referred to as  $\#R_Z$  in the subsequent tables), as well as the depth of the circuits. We calculated the gate delays with the methodology outlined in [59], counting single-qubit operations as 1 unit and two-qubit operations as 2 units.

We opted for using hwb (hidden weighted bit), urf (unstructured reversible function), ham (Hamming code), gf (Galois field), adder, qugan, and multiplier as benchmark circuits. These benchmarks encompass circuits commonly encountered in gate-level synthesis and mapping tasks. The synthesis set is selected from PyZX [24], while the mapping set is a subset of circuits from RevLib [60] collected by QMAP [4]. Additionally, we included a selection of circuits tailored for NISQ devices, as recently proposed in QASMBench [61].

It is worth noting that as Qsyn is a growing framework, its performance is expected to be improved continuously. The following data represents the collective efforts of the framework's contributors, some of them being the authors of this paper, at the time of writing.

### B. Comparison with other frameworks on gate-level synthesis

We performed gate-level synthesis to examine the run time and memory usage of Qsyn against other frameworks in Table II. Table III lists the methods we employed and the corresponding function calls. The output gate set was Clifford+ $R_Z$ <sup>3</sup>.

 $<sup>^3</sup>$ Here, the  $R_Z$  mostly refers to T gates. However, cases like *ising* consist of smaller angles of  $R_Z$  gates, so we collectively marked them as  $R_Z$  gates.

 $TABLE\ II \\ Comparison\ with\ Other\ frameworks\ on\ the\ gate-level\ synthesis\ stage.\ Time\ unit:\ s;\ Memory\ unit:\ MiB$ 

Circuit		Qiskit	t [13]			t  ket	) [21]			PyZX	[24]			Qs	yn	
name	$\#R_Z$	Depth	Time	Mem	$\#R_Z$	Depth	Time	Mem	$\#R_Z$	Depth	Time	Mem	$\#R_Z$	Depth	Time	Mem
cm42	770	1578	1.55	372.4	770	1577	0.35	188.2	370	1401	3.696	147.0	370	1385	0.10	4.25
cm85	4984	10632	7.16	372.4	4984	10630	5.56	218.8	1950	10543	83.22	170.0	1950	9621	3.93	169.5
ham7	133	319	0.14	377.2	133	317	0.05	182.0	<b>81</b>	301	0.31	139.3	81	<b>268</b>	0.01	1.25
ham15	2173	4700	4.49	377.2	2173	4993	0.91	194.8	1019	<b>4270</b>	35.22	160.4	1008	4281	10.71	182.0
hwb8 hwb9 hwb10 hwb12	5437 90858 26915 152755	13238 194125 61520 357195	15.05 179.2 77.52 432.0	392.5 383.1 349.8 562.3	5479 90858 26999 153551	14180 193852 65491 383206	3.89 5481 199.4 5402	219.5 718.4 563.3 1112	3517 43572 15891	15197 <b>176425</b> 79892 MI	113.6 5982 2343 LE	210.7 1142 837.7	3460 43565 15681 85611	15605 185294 79893 597419	11.25 516.7 1808 4350	229.2 6090 4880 7471
rd73	2317	4835	3.38	372.4	2317	4818	1.63	203.7	1045	<b>4463</b> 11953	15.27	160.9	1045	4528	1.54	79.90
rd84	5957	12186	8.62	371.4	5957	12168	7.78	227.8	2625		69.43	196.4	2625	<b>11583</b>	8.25	572.1
sym9	15232	32071	30.03	357.4	15232	32061	62.83	322.8	6450	<b>31485</b> 60933	373.0	270.2	6450	33078	25.45	1299
sym10	28084	59290	55.32	358.3	28084	59286	205.5	357.8	11788		1247	429.7	11788	<b>60485</b>	114.4	892.1
urf2 urf4 urf6	7707 224028 75180	19705 449853 161026	18.25 202.9 67.54	374.4 612.6 412.9	7707 75180	20006 MI 160813	20.22 LE 3517	245.2 637.0	5065 33026	18824 MI 129584	350.7 LE 10527	308.4 671.0	5007 97036 31568	19267 <b>389621</b> 133269	6.45 9811 6751	175.6 8709 15902
adder_433	2304	3257	6.61	353.6	2304	3504	1.59	201.6	1536	3802	43607	241.8	1536	4298	19.5	213.2
adder_64	336	551	0.86	354.6	336	593	0.18	185.9	224	670	41.57	243.8	224	683	0.3	23.59
gf2^128 gf2^64 gf2^32 gf2^16	98304 24576 6144 1536	6744 3356 1660 812	2929 371.8 49.73 7.11	298.4 180.8 150.2 141.2	98304 24576 6144 1536	6870 3418 1690 826	68.31 11.25 2.29 0.55	638.5 312.9 215.4 189.3	16448 <b>4128</b> <b>1040</b>	TI 106078 18571 5279	23037 826.3 46.64	341.8 188.5 146.0	65664 16338 4128 1040	613170 67854 11718 3267	1586 284.3 9.34 1.08	1802 408.2 68.77 12.74
ising_420	1048	13	0.57	352.7	1048	13	0.07	182.2	839	153381	15572	232.1	839	12	1.06	5.25
ising_98	243	13	1.18	350.7	243	13	0.18	201.5	195	9887	54.30	170.8	195	12	0.01	1.25
ising_34	83	13	0.46	352.7	83	13	0.06	181.2	67	997	0.93	138.7	67	12	0.01	1.00
ising_16	262	75	0.65	350.7	262	74	0.15	201.5	204	200	0.41	160.0	204	58	0.01	2.00
knn_341	1360	2223	44.48	152.6	1360	2222	9.41	243.6	1360	3380	6.81	258.8	1360	3404	19.86	37.21
knn_129	512	845	7.65	142.4	512	844	0.68	189.8	512	1343	1255	261.7	512	1282	0.99	3.00
mult_350 mult_45	136080 2124	<b>219465</b> 3475	2260 9.72	361.7 445.4	<b>136080</b> 2124	233645 3687	355.0 0.88	1136 191.4	634	TI 2702	LE 281.1	169.5	634	TL 2987	E 31.05	184.1
qugan_395	2753	3759	3.41	358.6	3292	2586	19.82	240.1	2360	7092	46040	914.6	2361	3812	111.5	142.8
qugan_111	765	1061	15.85	358.6	918	740	0.91	193.2	657	2326	568.9	215.9	<b>657</b>	1114	1.65	8.75
Geo. Mean $\Delta^4$	1.679	0.680	1.337	3.010	1.560	0.615	0.583	2.846	1.004	2.472	43.908	3.586	1.000	1.000	1.000	1.000

Method	Ver.	Function(s) – Default Pass(es)
Qiskit PyZX	1.0.1 0.8.0	<pre>generate_preset_pass_manager to_graph, full_reduce,</pre>
$\mathrm{t}\ket{\mathrm{ket}}$	1.27.0	extract_circuit, basic_optimization KAKDecomposition, CliffordSimp, SynthesiseTket, auto_rebase_pass

In Table II, the default Qiskit and  $t | \text{ket} \rangle$  synthesis methods tended to produce circuits in shorter times and excelled at generating shallower circuits. However, the  $R_Z$ -counts were typically much larger than those of PyZX and Qsyn.

Compared to PyZX, which also prioritizes minimizing small-angle rotations, Qsyn tended to optimize circuits with shorter program runtimes and lower memory usage. This distinction was particularly notable in circuits such as  $gf2^{128}$ , hwb12, and urf4, where PyZX encounters TLE and/or MLE. For circuit statistics, Qsyn achieved either smaller or equal  $R_Z$ -counts and, on average, shallower circuits. This is attributed to Qsyn's integration of ZX-calculus and Tableau combined methods, further compressing rotation counts.

Furthermore, for circuit depths, in cases with numerous

non-Clifford rotation gates, like *ising* and *qugan*, the ZX-calculus-based method tended to over-perform its transformation rules, resulting in excessive edges and deeper circuits. In sum, Qsyn generated better circuits in shorter times and with lower resource consumption when minimizing  $R_Z$ -count. The experimental results demonstrate Qsyn's competitiveness over the state-of-the-art frameworks, underscoring the quality of its supporting methods and code infrastructure.

## C. Comparison with other frameworks on qubit mapping

To assess the runtime and effectiveness of Qsyn compared to other frameworks, we conducted qubit mapping on urf and hwb benchmarks with less than 20 qubits, as well as QASMBenchmark circuits ranging from 45 to 433 qubits. To ensure a fair comparison, we utilized the same transpiled circuits as input, consisting solely of Clifford and  $R_Z$  gates.

We employed IBM Qiskit 1.0.1 with both the default and SABRE mappers and the default heuristic versions of QMAP,  $t | \text{ket} \rangle$ , and TOQM. In both Qsyn and the original Duostra framework [55], we used the search-scheduler for the *urf* and

<sup>&</sup>lt;sup>4</sup>When calculating the normalized ratios, we omitted the cases if baseline Qsyn or the framework itself got a TLE or MLE.

Original Circuit			Qiskit [13]		QMAP [4]		$t   ket \rangle$	$t   \text{ket} \rangle$ [21]		SABRE [57]		Qsyn			
name	#Qubit	Depth	Cost	Time	Cost	Time	Cost	Time	Cost	Time	Cost	Time	$\Delta$ Cost	$\Delta$ Time	
gf	384 192 96 48	7762 3862 1910 934	<b>87,893 36,278</b> 16,156 5,029	654.1 95.10 6.791 0.818	375,442 69,094 23,243 <b>4,867</b>	21.57 5.332 1.086 0.238	393,352 138,102 28,644 9,299	906.8 79.53 7.239 1.331	102,912 41,825 <b>15,643</b> 4,943	5.407 1.352 0.333 0.110	65,523 27,493 11,931 3,988	3.020 1.240 0.690 0.420	0.745 0.758 0.763 0.819	0.559 0.917 2.072 3.818	
adder	433 64	3839 641	16,228 2,492	42.95 0.851	<b>14,559</b> 1,747	6.788 0.066	30,906 2,482	150.3 1.725	17,693 <b>1,684</b>	0.255 0.024	9,083 1,636	0.790 0.170	0.624 0.917	3.098 7.083	
knn	341 129	2225 847	11,258 3,750	7.823 2.965	9,664 3,518	0.729 1.058	22,894 8,317	15.04 2.754	9,127 3,170	0.114 0.103	6,823 2,458	0.880 0.890	0.748 1.290	7.719 8.641	
qugan	395 111	3370 616	18,879 4,850	26.80 1.896	11,362 3,193	2.274 0.204	22,442 3,792	469.7 5.788	26,104 4,270	1.328 0.063	8,059 2,453	0.980 0.270	0.709 1.302	0.738 4.286	
multiplier	350 45	233656 3692	963,091 13,787	964.5 1.720	TLE 10,845	TLE 0.365	1,904,264 13,121	6060 1.885	<b>837,539</b> 11,769	5.673 0.103	627,440 10,256	5.260 0.790	0.749 0.946	0.927 7.670	
Geo	metric Mean	Δ											0.776	2.674	




Fig. 3. Results of different mapping frameworks on urf circuits




Fig. 4. Results of different mapping frameworks on hwb circuits

hwb tasks, while employing the heuristic-scheduler for larger cases. As for the target topologies, we opted for the IBMQ heavy-hexagon device with the minimum number of physical qubits that could accommodate the logical circuit's qubits.

Fig. 3 and Fig. 4 depict the mapping results on the 16-qubit device. SABRE exhibited the shortest mapping time per gate of all mappers, followed by  $t | \text{ket} \rangle$  and QMAP. The original Duostra, Qsyn, and Qiskit were slightly slower, routing with a 0.5 ms/gate rate. In contrast, it took the TOQM mapper almost 1 ms to route a gate. Regarding the routing quality, the QMAP, Qsyn, Duostra, and TOQM mappers typically result in a 2.7x increase, while  $t | \text{ket} \rangle$  showed a wide range of mapping overheads. On the other hand, SABRE and Qiskit exhibited a more-than-3x increase in depths. Furthermore, the mapping results of Qsyn and Duostra were nearly identical. Qsyn's version took slightly longer runtime because Qsyn's framework additionally supports extensible gate types, resulting in data

access overheads, while the original Duostra implementation only supports a small set of primitive quantum gates. These results demonstrate that the research results of [55] can be elegantly replicated within the Qsyn framework.

We list the mapping outcomes for larger circuits in Table IV, emphasizing the best result (marked as bold) among the four methods under comparison for each scenario. Subsequently, we calculate our enhancements relative to these optimal outcomes. The data indicates that, on average, Qsyn achieved 22.4% improvement over the best performance among the compared methods, showcasing that Qsyn supports a performant mapper for quantum circuits of various scales.

## VII. CONCLUSION

In this paper, we discussed the development of Qsyn and described its basic usage. We discussed how it can speed up the workflow of developers and researchers in the QCS field and demonstrated the framework's capability and competiveness with a detailed case study and thorough experiments.

Qsyn is a thriving platform with new features being added regularly. Some of the future work for our framework includes:

- 1) Improving high-level synthesis: Even with powerful gate-level optimization algorithms, the quality of high-level quantum circuits remains crucial to the synthesis result. A well-designed high-level synthesis algorithm can yield efficient high-level circuits and adapt to the qubit resource constraint, simplifying the subsequent synthesis steps.
- 2) More flexible gate-level synthesis: We have seen in Section V and VI how multiple synthesis paradigms can help generate better circuits. We aim to optimize multiple metrics simultaneously and characterize the trade-off between them. Device-aware synthesis strategies are also promising for further compacting the resulting circuits.
- 3) Beyond NISQ devices: Fault-tolerant quantum architectures require decomposing the Clifford+T gate set and introducing new Clifford gate models. Distributed devices are also a common theme for realizing quantum advantage, necessitating algorithms targeting specifically for these devices.

#### REFERENCES

- M. Soeken, H. Riener, W. Haaswijk, E. Testa, B. Schmitt, G. Meuli, F. Mozafari, S.-Y. Lee, A. T. Calvino, D. S. Marakkalage, and G. De Micheli, "The EPFL logic synthesis libraries," June 2018.
- [2] E. T. Campbell and J. O'Gorman, "An efficient magic state approach to small angle rotations," *Quantum Science and Technology*, vol. 1, p. 015007, Dec. 2016.
- [3] N. de Beaudrap, X. Bian, and Q. Wang, "Fast and effective techniques for T-count reduction via spider nest identities," Apr. 2020.
- [4] R. Wille and L. Burgholzer, "MQT QMAP: Efficient quantum circuit mapping," in *Proc. International Symposium on Physical Design (ISPD)*, pp. 198–204, Mar. 2023.
- [5] N. J. Ross and P. Selinger, "Optimal ancilla-free Clifford+T approximation of z-rotations," *Quantum Information & Computation*, vol. 16, pp. 901–953, Sept. 2016.
- [6] G. Meuli, M. Soeken, M. Roetteler, N. Bjorner, and G. D. Micheli, "Reversible pebbling game for quantum memory management," in *Proc. Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pp. 288–291, Mar. 2019.
- [7] G. Meuli, M. Soeken, M. Roetteler, and G. De Micheli, "ROS: Resource-constrained oracle synthesis for quantum computers," in *Proc. Electronic Proceedings in Theoretical Computer Science (EPTCS)*, vol. 318, pp. 119–130, May 2020.
- [8] M. Soeken, S. Frehse, R. Wille, and R. Drechsler, "RevKit: A toolkit for reversible circuit design," *Journal of Multiple-Valued Logic and Soft Computing*, vol. 18, no. 1, pp. 55–65, 2012.
- [9] M. Amy, D. Maslov, and M. Mosca, "Polynomial-Time T-Depth Optimization of Clifford+T Circuits Via Matroid Partitioning," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 33, pp. 1476–1489, Oct. 2014.
- [10] L. E. Heyfron and E. T. Campbell, "An efficient quantum compiler that reduces T count," Quantum Science and Technology, vol. 4, p. 015004, Sept. 2018.
- [11] S. Bravyi, R. Shaydulin, S. Hu, and D. Maslov, "Clifford Circuit Optimization with Templates and Symbolic Pauli Gates," *Quantum*, vol. 5, p. 580, Nov. 2021.
- [12] A. Kissinger and J. Van De Wetering, "Reducing the number of non-Clifford gates in quantum circuits," *Physical Review A*, vol. 102, p. 022406, Aug. 2020.
- [13] G. Aleksandrowicz, T. Alexander, P. Barkoutsos, L. Bello, Y. Ben-Haim, D. Bucher, F. J. Cabrera-Hernández, J. Carballo-Franquis, A. Chen, C.-F. Chen, and others, "Qiskit: An open-source framework for quantum computing," 2019.
- [14] IBM, "IBM quantum," 2021.
- [15] Microsoft, "Q# language specification," 2020.
- [16] R. S. Smith, M. J. Curtis, and W. J. Zeng, "A practical quantum instruction set architecture," Feb. 2017.
- [17] Cirq Developers, "Cirq," Dec. 2023.
- [18] N. Heurtel, A. Fyrillas, G. D. Gliniasty, R. Le Bihan, S. Malherbe, M. Pailhas, E. Bertasi, B. Bourdoncle, P.-E. Emeriau, R. Mezher, L. Music, N. Belabas, B. Valiron, P. Senellart, S. Mansfield, and J. Senellart, "Perceval: A software platform for discrete variable photonic quantum computing," *Quantum*, vol. 7, p. 931, Feb. 2023.
- [19] N. Killoran, J. Izaac, N. Quesada, V. Bergholm, M. Amy, and C. Weedbrook, "Strawberry Fields: A software platform for photonic quantum computing," *Quantum*, vol. 3, p. 129, Mar. 2019.
- [20] T. R. Bromley, J. M. Arrazola, S. Jahangiri, J. Izaac, N. Quesada, A. D. Gran, M. Schuld, J. Swinarton, Z. Zabaneh, and N. Killoran, "Applications of near-term photonic quantum computers: software and algorithms," *Quantum Science and Technology*, vol. 5, p. 034010, May 2020.
- [21] S. Sivarajah, S. Dilkes, A. Cowtan, W. Simmons, A. Edgington, and R. Duncan, "t|ket>: a retargetable compiler for NISQ devices," *Quantum Science and Technology*, vol. 6, p. 014003, Jan. 2021.
- [22] A. Cowtan, S. Dilkes, R. Duncan, W. Simmons, and S. Sivarajah, "Phase gadget synthesis for shallow circuits," in *Proc. Electronic Proceedings* in *Theoretical Computer Science (EPTCS)*, vol. 318, pp. 213–228, May 2020.
- [23] M. Amy and V. Gheorghiu, "staq A full-stack quantum processing toolkit," *Quantum Science and Technology*, vol. 5, p. 034016, June 2020.
- [24] A. Kissinger and J. Van De Wetering, "PyZX: Large scale automated diagrammatic reasoning," in *Proc. Electronic Proceedings in Theoretical Computer Science (EPTCS)*, vol. 318, pp. 229–241, May 2020.

- [25] A. S. Green, P. L. Lumsdaine, N. J. Ross, P. Selinger, and B. Valiron, "Quipper: a scalable quantum programming language," ACM SIGPLAN Notices, vol. 48, pp. 333–342, June 2013.
- [26] A. JavadiAbhari, S. Patil, D. Kudrow, J. Heckey, A. Lvov, F. T. Chong, and M. Martonosi, "ScaffCC: a framework for compilation and analysis of quantum computing programs," in *Proceedings of the 11th ACM Conference on Computing Frontiers*, pp. 1–10, ACM, May 2014.
- [27] B. Bichsel, M. Baader, T. Gehr, and M. Vechev, "Silq: a high-level quantum language with safe uncomputation and intuitive semantics," in Proc. ACM SIGPLAN International Conference on Programming Language Design and Implementation (PLDI), pp. 286–300, ACM, June 2020.
- [28] R. Brayton and A. Mishchenko, "ABC: An academic industrial-strength verification tool," in *Computer Aided Verification*, vol. 6174, pp. 24–40, 2010
- [29] C. Wolf, J. Glaser, and J. Kepler, "Yosys-a free Verilog synthesis suite," in *Proc. Austrian Workshop on Microelectronics (Austrochip)*, vol. 97, 2013.
- [30] K. Staudacher, T. Guggemos, S. Grundner-Culemann, and W. Gehrke, "Reducing 2-QuBit gate count for ZX-calculus based quantum circuit optimization," in *Proc. Electronic Proceedings in Theoretical Computer Science (EPTCS)*, vol. 394, pp. 29–45, Nov. 2023.
- [31] F. Zhang and J. Chen, "Optimizing T gates in Clifford+T circuit as  $\pi/4$  rotations around Paulis," Mar. 2019.
- [32] V. Vandaele, S. Martiel, S. Perdrix, and C. Vuillot, "Optimal hadamard gate count for Clifford+ T synthesis of Pauli rotations sequences," ACM Transactions on Quantum Computing, vol. 5, pp. 1–29, Mar. 2024.
- [33] M. Xu, Z. Li, O. Padon, S. Lin, J. Pointing, A. Hirth, H. Ma, J. Palsberg, A. Aiken, U. A. Acar, and Z. Jia, "Quartz: superoptimization of Quantum circuits," in *Proc. ACM SIGPLAN International Conference on Programming Language Design and Implementation (PLDI)*, pp. 625–640, June 2022.
- [34] D. Litinski, "Magic state distillation: Not as costly as you think," Quantum, vol. 3, p. 205, Dec. 2019.
- [35] N. Sundaresan, I. Lauer, E. Pritchett, E. Magesan, P. Jurcevic, and J. M. Gambetta, "Reducing unitary and spectator errors in cross resonance with optimized rotary echoes," *PRX Quantum*, vol. 1, p. 020318, Dec. 2020.
- [36] C. M. Dawson and M. A. Nielsen, "The Solovay-Kitaev algorithm," Quantum Information & Computation, vol. 6, pp. 81–95, Jan. 2006.
- [37] D. Horsman, A. G. Fowler, S. Devitt, and R. V. Meter, "Surface code quantum computing by lattice surgery," *New Journal of Physics*, vol. 14, p. 123011, Dec. 2012.
- [38] A. G. Fowler, M. Mariantoni, J. M. Martinis, and A. N. Cleland, "Surface codes: Towards practical large-scale quantum computation," *Physical Review A*, vol. 86, p. 032324, Sept. 2012.
- [39] W. Tang, T. Tomesh, M. Suchara, J. Larson, and M. Martonosi, "CutQC: Using small quantum computers for large quantum circuit evaluations," in Proc. ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 473– 486, Apr. 2021.
- [40] H. Zhang, K. Yin, A. Wu, H. Shapourian, A. Shabani, and Y. Ding, "MECH: Multi-entry communication highway for superconducting wuantum chiplets," 2023.
- [41] Y. Mao, Y. Liu, and Y. Yang, "Qubit allocation for distributed quantum computing," in *Proc. IEEE Conference on Computer Communications* (INFOCOM), May 2023.
- [42] M. G. Davis, J. Chung, D. Englund, and R. Kettimuthu, "Towards distributed quantum computing by qubit and gate graph partitioning techniques," in *Proc. IEEE International Conference on Quantum Com*puting and Engineering (QCE), pp. 161–167, Sept. 2023.
- [43] P. Escofet, A. Ovide, M. Bandic, L. Prielinger, H. Van Someren, S. Feld, E. Alarcón, S. Abadal, and C. G. Almudéver, "Revisiting the mapping of quantum circuits: Entering the multi-core era," ACM Transactions on Quantum Computing, p. 3655029, Mar. 2024.
- [44] A. Wu, H. Zhang, G. Li, A. Shabani, Y. Xie, and Y. Ding, "Auto-Comm: A framework for enabling efficient communication in distributed quantum programs," in *Proc. IEEE/ACM International Symposium on Microarchitecture (MICRO)*, pp. 1027–1041, Oct. 2022.
- [45] D. Ferrari, S. Carretta, and M. Amoretti, "A modular quantum compilation framework for distributed quantum computing," *IEEE Transactions* on *Quantum Engineering*, vol. 4, pp. 1–13, 2023.
- [46] Y. Shi, N. Leung, P. Gokhale, Z. Rossi, D. I. Schuster, H. Hoffmann, and F. T. Chong, "Optimized compilation of aggregated instructions for

- realistic quantum computers," in *Proc. ACM International Conference* on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 1031–1044, Apr. 2019.
- [47] P. Gokhale, A. Javadi Abhari, N. Earnest, Y. Shi, and F. T. Chong, "Optimized quantum compilation for near-term algorithms with OpenPulse," in *Proc. IEEE/ACM International Symposium on Microarchitecture* (MICRO), pp. 186–200, Oct. 2020.
- [48] R. K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A. Wang, "MIS: A multiple-level logic optimization system," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 6, pp. 1062–1081, Nov. 1987.
- [49] E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. K. Brayton, and A. L. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis," Tech. Rep. UCB/ERL M92/41, EECS Department, University of California, Berkeley, May 1992
- [50] R. K. Brayton, G. D. Hachtel, A. Sangiovanni-Vincentelli, F. Somenzi, A. Aziz, S. T. Cheng, S. Edwards, S. Khatri, Y. Kukimoto, A. Pardo, S. Qadeer, R. K. Ranjan, S. Sarwary, T. R. Staple, G. Swamy, and T. Villa, "VIS: A system for verification and synthesis," in *Computer Aided Verification*, vol. 1102, pp. 428–432, 1996.
- [51] A. JavadiAbhari, A. Faruque, M. J. Dousti, L. Svec, O. Catu, A. Chakrabati, C.-F. Chiang, S. Vanderwilt, J. Black, F. Chong, and others, "Scaffold: Quantum programming language," tech. rep., Dept of Computer Science, Princeton University, July 2012.
- [52] A. M. Krol, A. Sarkar, I. Ashraf, Z. Al-Ars, and K. Bertels, "Efficient decomposition of unitary matrices in quantum circuit compilers," *Applied Sciences*, vol. 12, p. 759, Jan. 2022.
- [53] M. Nakahara and T. Ohmi, *Quantum computing: from linear algebra to physical realizations*. CRC press, 2008.
- [54] V. V. Shende, I. L. Markov, and S. S. Bullock, "Minimal universal two-qubit controlled-NOT-based circuits," *Physical Review A*, vol. 69, p. 062321, June 2004.
- [55] C.-Y. Cheng, C.-Y. Yang, Y.-H. Kuo, R.-C. Wang, H.-C. Cheng, and C.-Y. R. Huang, "Robust qubit mapping algorithm via double-source optimal routing on large quantum circuits," Apr. 2024.
- [56] C.-H. Lu, "Dynamic quantum circuit optimization by ZX-calculus using Qsyn," July 2023.
- [57] G. Li, Y. Ding, and Y. Xie, "Tackling the qubit mapping problem for NISQ-era quantum devices," in *Proc. ACM International Conference* on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 1001–1014, 2019.
- [58] C. Zhang, A. B. Hayes, L. Qiu, Y. Jin, Y. Chen, and E. Z. Zhang, "Time-optimal qubit mapping," in *Proc. ACM International Conference* on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 360–374, 2021.
- [59] H. Deng, Y. Zhang, and Q. Li, "CODAR: A contextual duration-aware qubit mapping for various NISQ devices," in *Proc. ACM/IEEE Design Automation Conference (DAC)*, pp. 1–6, 2020.
- [60] R. Wille, D. Große, L. Teuber, G. W. Dueck, and R. Drechsler, "RevLib: An online resource for reversible functions and reversible circuits," in *Proc. International Symposium on Multiple Valued Logic (ISMVL)*, pp. 220–225, 2008.
- [61] A. Li, S. Stein, S. Krishnamoorthy, and J. Ang, "QASMBench: A low-level quantum benchmark suite for NISQ evaluation and simulation," ACM Transactions on Quantum Computing, vol. 4, pp. 1–26, June 2023.