1. Description


1.1. Project

Project Name	X_Infantry
Board Name	X_Infantry
Generated with:	STM32CubeMX 4.23.0
Date	12/11/2017

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F427IIHx
MCU Package	UFBGA176
MCU Pin number	201

2. Pinout Configuration



STM32F427IIHx UFBGA176 +25 (Top view)

3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
0.20,0	reset)		1 (3.764.67)	
A1	PE3	I/O	GPIO_EXTI3	
A2	PE2 *	1/0	GPIO_Output	
A3	PE1	1/0	GPIO_EXTI1	
A5	PB8 *	1/0	GPIO_Output	
A7	PG14	1/0	USART6_TX	
A8	PG13 *	1/0	GPIO_Output	LASER
A9	PB4	1/0	TIM3_CH1	LAGEN
A14	PA14	1/0	SYS_JTCK-SWCLK	
A15	PA13	I/O	SYS_JTMS-SWDIO	
B1	PE4 *	1/0	GPIO_Output	
B5	PB7	I/O	USART1_RX	
B6	PB6	I/O	USART1_TX	
B11	PD6	I/O	USART2_RX	
B12	PD0	I/O	CAN1_RX	
B15	PA12	1/0	USB_OTG_FS_DP	
C1	VBAT	Power	03b_016_F3_bF	
C2	PI7	I/O	TIMO CH2	
C2	PI6	1/0	TIM8_CH3 TIM8_CH2	
C4 C5	PI5 VDD	I/O	TIM8_CH1	
		Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power	LICADTC DV	
C10	PG9	1/0	USART6_RX	
C11	PD5	1/0	USART2_TX	
C12	PD1 PI2	1/0	CAN1_TX	
C14		1/0	TIM8_CH4	
C15	PA11	1/0	USB_OTG_FS_DM	
D3	PI9 *	I/O	GPIO_Output	
D5	VSS	Power		
D6	BOOT0	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power	ODIO O :	
E2	PF0 *	I/O	GPIO_Output	


E14 F2 F3 F6 F7 F8 F9 F10 F12 F13	in Name action after reset) PIO * VSS VDD VSS VSS VSS VSS VSS VSS VSS VSS	I/O Power Power Power Power Power Power Power Power Power	Alternate Function(s) GPIO_Output	Label LASER2
E14 F2 F3 F6 F7 F8 F9 F10 F12 F13 G1 F12 G2 G3 G6 G7	reset) PIO * VSS VDD VSS VSS VSS VSS VSS VS	Power Power Power Power Power Power Power Power		LASER2
F2 F3 F6 F7 F8 F9 F10 F12 F13 G1 F2 G2 G3 G6 G7	PIO * VSS VDD VSS VSS VSS VSS VSS VS	Power Power Power Power Power Power Power Power	GPIO_Output	LASER2
F2 F3 F6 F7 F8 F9 F10 F12 F13 G1 F2 G2 G3 G6 G7	VSS VDD VSS VSS VSS VSS VSS VSS VSS VSS	Power Power Power Power Power Power Power Power	Ст. то_сигри	D (OL) (L
F3 F6 F7 F8 F9 F10 F12 F13 G1 P1 G2 G3 G6 G7	VDD VSS VSS VSS VSS VSS VSS VSS VCAP_2 H0/OSC_IN	Power Power Power Power Power Power Power		
F6 F7 F8 F9 F10 F12 F13 G1 F12 G2 G3 G6 G7	VSS VSS VSS VSS VSS VSS VSS VCAP_2 H0/OSC_IN	Power Power Power Power Power Power		
F7 F8 F9 F10 F12 F13 G1 P1 G2 G3 G6 G7	VSS VSS VSS VSS VSS VCAP_2 H0/OSC_IN	Power Power Power Power		
F8 F9 F10 F12 F13 G1 P1 G2 G3 G6 G7	VSS VSS VSS VCAP_2 H0/OSC_IN	Power Power Power		
F9 F10 F12 F13 G1 PI G2 G3 G6 G7	VSS VSS VCAP_2 H0/OSC_IN	Power Power		
F10 F12 F13 G1 P1 G2 G3 G6 G7	VSS VSS VCAP_2 H0/OSC_IN	Power Power		
F12 F13 G1 PI G2 G3 G6 G7	VSS VCAP_2 H0/OSC_IN	Power		
F13 G1 P1 G2 G3 G6 G7	VCAP_2 H0/OSC_IN			
G2 G3 G6 G7	H0/OSC_IN	Power		
G3 G6 G7		I/O	RCC_OSC_IN	
G6 G7	VSS	Power		
G7	VDD	Power		
	VSS	Power		
G8	VSS	Power		
	VSS	Power		
G9	VSS	Power		
G10	VSS	Power		
G12	VSS	Power		
G13	VDD	Power		
H1 PH	1/OSC_OUT	I/O	RCC_OSC_OUT	
H6	VSS	Power		
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
J1	NRST	Reset		
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	VDD	Power		
J13	VDD	Power		
K1		I/O	SPI5_SCK	
K2	PF7	I/O	GPIO_Output	
K4	PF7 PF6 *	,,,	Of 10_Output	

Pin Number	Pin Name	Pin Type	Alternate	Label
UFBGA176	(function after		Function(s)	
G. 2 G G	reset)		(0)	
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K12	PH12	I/O	TIM5_CH3	
L1	PF10	I/O	GPIO_EXTI10	
L2	PF9	I/O	SPI5_MOSI	
L3	PF8	I/O	SPI5_MISO	
L4	BYPASS_REG	Reset		
L12	PH11	I/O	TIM5_CH2	EncoderB
L13	PH10	I/O	TIM5_CH1	EncoderA
L14	PD15	I/O	TIM4_CH4	
M1	VSSA	Power		
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power		
M11	PH6	I/O	TIM12_CH1	
M13	PH9	I/O	TIM12_CH2	
M14	PD14	I/O	TIM4_CH3	
M15	PD13	I/O	TIM4_CH2	
N1	VREF-	Power		
N2	PA1	I/O	TIM2_CH2	
N3	PA0/WKUP	I/O	TIM2_CH1	
N4	PA4 *	I/O	GPIO_Output	PM_Dir_Ctrl1
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		
N13	PD12	I/O	TIM4_CH1	PM_Ctrl
N15	PD10 *	I/O	GPIO_Input	
P1	VREF+	Power		
P2	PA2	I/O	TIM2_CH3	
P4	PA5 *	I/O	GPIO_Output	PM_Dir_Ctrl2
P12	PB12	I/O	CAN2_RX	
P13	PB13	I/O	CAN2_TX	
P14	PD9	I/O	USART3_RX	
P15	PD8	I/O	USART3_TX	
R1	VDDA	Power		
R2	PA3	I/O	TIM2_CH4	

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
R7	PF14 *	I/O	GPIO_Output	
R8	PE7 *	I/O	GPIO_Output	
R10	PE12 *	I/O	GPIO_Output	

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. CAN1

mode: Mode

5.1.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum) 3 *

Time Quantum 71.42857142857143 *

Time Quanta in Bit Segment 1 9 Times *
Time Quanta in Bit Segment 2 4 Times *

Time for one Bit 1000

ReSynchronization Jump Width 1 Time

Basic Parameters:

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

No-Automatic Retransmission

Disable

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

Advanced Parameters:

Operating Mode Normal

5.2. CAN2

mode: Mode

5.2.1. Parameter Settings:

Bit Timings Parameters:

Prescaler (for Time Quantum) 3 *

Time Quantum 71.42857142857143 *

Time Quanta in Bit Segment 1 9 Times *
Time Quanta in Bit Segment 2 4 Times *

Time for one Bit 1000

ReSynchronization Jump Width 1 Time

Basic Parameters:

Time Triggered Communication Mode

Automatic Bus-Off Management

Disable

Automatic Wake-Up Mode

No-Automatic Retransmission

Disable

Receive Fifo Locked Mode

Disable

Transmit Fifo Priority

Disable

Advanced Parameters:

Operating Mode Normal

5.3. IWDG

mode: Activated

5.3.1. Parameter Settings:

Clocking:

IWDG counter clock prescaler

32 *

IWDG down-counter reload value

300 *

5.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

5.4.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

5.5. SPI5

Mode: Full-Duplex Master

5.5.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 128 *

Baud Rate 656,25 KBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled
NSS Signal Type Software

5.6. SYS

Debug: Serial Wire

Timebase Source: SysTick

5.7. TIM2

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

5.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 83 *
Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 19000 *
Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (32 bits value) 0
Fast Mode Disable
CH Polarity High

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (32 bits value) 0

Fast Mode Disable CH Polarity High

5.8. TIM3

Clock Source: Internal Clock
Channel1: PWM Generation CH1

5.8.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 84-1 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 1000 *
Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Fast Mode Disable CH Polarity High

5.9. TIM4

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

5.9.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 84-1 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 1000 *

Internal Clock Division (CKD) No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0

Fast Mode Disable CH Polarity High

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0

Fast Mode Disable

CH Polarity High **PWM Generation Channel 3:** PWM mode 1 Mode Pulse (16 bits value) Disable Fast Mode **CH** Polarity High **PWM Generation Channel 4:** PWM mode 1 Mode Pulse (16 bits value) Fast Mode Disable **CH Polarity** High 5.10. TIM5 **Channel3: PWM Generation CH3 Combined Channels: Encoder Mode** 5.10.1. Parameter Settings: **Counter Settings:** Prescaler (PSC - 16 bits value) 0 Counter Mode ДD Counter Period (AutoReload Register - 32 bits value) 0xffff * Internal Clock Division (CKD) No Division **Trigger Output (TRGO) Parameters:** Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves **Trigger Event Selection** Reset (UG bit from TIMx_EGR) **PWM Generation Channel 3:** PWM mode 1 Mode Pulse (32 bits value) Fast Mode Disable **CH** Polarity High **Encoder: Encoder Mode Encoder Mode TI1 and TI2*** Parameters for Channel 1 ____ Polarity Falling Edge * IC Selection Direct Prescaler Division Ratio No division Input Filter 0

Parameters for Channel 2 _	
----------------------------	--

Polarity Falling Edge *

IC Selection Direct
Prescaler Division Ratio No division

Input Filter 0

5.11. TIM6

mode: Activated

5.11.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 84-1 *

Counter Mode Up

Trigger Output (TRGO) Parameters:

Trigger Event Selection Reset (UG bit from TIMx_EGR)

5.12. TIM8

Clock Source: Internal Clock
Channel1: PWM Generation CH1
Channel2: PWM Generation CH2
Channel3: PWM Generation CH3
Channel4: PWM Generation CH4

5.12.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 168-1 *

Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

Trigger Output (TRGO) Parameters:

Master/Slave Mode Disable (no sync between this TIM (Master) and its Slaves

Trigger Event Selection Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State Disable BRK Polarity High

Break And Dead Time management - Output Configuration:

Automatic Output State Disable

Off State Selection for Run Mode (OSSR) Disable

Off State Selection for Idle Mode (OSSI) Disable

Lock Configuration Off

PWM Generation Channel 1:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 2:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 3:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CH Idle State Reset

PWM Generation Channel 4:

Mode PWM mode 1

Pulse (16 bits value) 0
Fast Mode Disable
CH Polarity High
CH Idle State Reset

5.13. TIM12

mode: Clock Source

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2

5.13.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 84-1 *
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 2500-1 *
Internal Clock Division (CKD) No Division

PWM Generation Channel 1:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHigh

PWM Generation Channel 2:

ModePWM mode 1Pulse (16 bits value)1000 *Fast ModeDisableCH PolarityHigh

5.14. USART1

Mode: Asynchronous

5.14.1. Parameter Settings:

Basic Parameters:

Baud Rate 100000 *

Word Length 9 Bits (including Parity) *

Parity Even *
Stop Bits 1

Advanced Parameters:

Data Direction Receive Only *

Over Sampling 16 Samples

5.15. USART2

Mode: Asynchronous

5.15.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.16. USART3

Mode: Asynchronous

5.16.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.17. USART6

Mode: Asynchronous

5.17.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples

5.18. USB_OTG_FS

Mode: Device_Only

5.18.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Endpoint 0 Max Packet size 64 Bytes
Enable internal IP DMA Disabled
Low power Disabled
Link Power Management Disabled
VBUS sensing Disabled
Signal start of frame Disabled

5.19. FREERTOS

mode: Enabled

5.19.1. Config parameters:

Versions:

FreeRTOS version 9.0.0
CMSIS-RTOS version 1.02

Kernel settings:

USE_PREEMPTION Enabled

CPU_CLOCK_HZ SystemCoreClock

1000 TICK_RATE_HZ 7 MAX_PRIORITIES MINIMAL_STACK_SIZE 128 MAX_TASK_NAME_LEN 16 USE_16_BIT_TICKS Disabled Enabled IDLE_SHOULD_YIELD USE_MUTEXES Enabled Disabled USE_RECURSIVE_MUTEXES USE_COUNTING_SEMAPHORES Enabled *

QUEUE_REGISTRY_SIZE 8

USE_APPLICATION_TASK_TAG Disabled
ENABLE_BACKWARD_COMPATIBILITY Enabled
USE_PORT_OPTIMISED_TASK_SELECTION Enabled
USE_TICKLESS_IDLE Disabled
USE_TASK_NOTIFICATIONS Enabled

Memory management settings:

Memory Allocation Dynamic
TOTAL_HEAP_SIZE 15360
Memory Management scheme heap_4

Hook function related definitions:

USE_IDLE_HOOK Disabled

USE_TICK_HOOK Disabled

USE_MALLOC_FAILED_HOOK Disabled

USE_DAEMON_TASK_STARTUP_HOOK Disabled

CHECK_FOR_STACK_OVERFLOW Option2 **

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS Disabled
USE_TRACE_FACILITY Disabled
USE_STATS_FORMATTING_FUNCTIONS Disabled

Co-routine related definitions:

USE_CO_ROUTINES Disabled MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Disabled

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

5.19.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled Enabled uxTaskPriorityGet Enabled vTaskDelete vTaskCleanUpResources Disabled vTaskSuspend Enabled vTaskDelayUntil Enabled * Enabled vTaskDelay Enabled xTaskGetSchedulerState xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled

xSemaphoreGetMutexHolder	Disabled
pcTaskGetTaskName	Disabled
uxTaskGetStackHighWaterMark	Disabled
xTaskGetCurrentTaskHandle	Disabled
eTaskGetState	Disabled
xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Disabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled

5.20. USB DEVICE

Class For FS IP: Communication Device Class (Virtual Port Com)

5.20.1. Parameter Settings:

Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)

USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)

1

USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)

128 *

USBD_SUPPORT_USER_STRING (Enable user string descriptor)

Disabled

USBD_SELF_POWERED (Enabled self power)

USBD_DEBUG_LEVEL (USBD Debug Level)

Class Parameters:

Class Parameters:

USB CDC Rx Buffer Size 2048
USB CDC Tx Buffer Size 2048

5.20.2. Device Descriptor:

Device Descriptor:

VID (Vendor IDentifier) 1155

LANGID_STRING (Language Identifier) English(United States)

MANUFACTURER_STRING (Manufacturer Identifier) STMicroelectronics

Device Descriptor FS:

PID (Product IDentifier) 22336

PRODUCT_STRING (Product Identifier) STM32 Virtual ComPort

SERIALNUMBER_STRING (Serial number) 0000000001A
CONFIGURATION_STRING (Configuration Identifier) CDC Config
INTERFACE_STRING (Interface Identifier) CDC Interface

Χ_	Infantry	Project
Confi	guration	Report

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PD0	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD1	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
CAN2	PB12	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB13	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SYS	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	
	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	
TIM2	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA0/WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA2	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD15	TIM4_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	TIM4_CH1	Alternate Function Push Pull	Pull-down *	Low	PM_Ctrl
TIM5	PH12	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH11	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	EncoderB

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PH10	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	EncoderA
TIM8	PI7	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI6	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI5	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI2	TIM8_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM12	PH6	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH9	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB7	USART1_RX	Alternate Function Push Pull	Pull-up	Very High *	
	PB6	USART1_TX	Alternate Function Push Pull	Pull-up	Very High	
USART2	PD6	USART2_RX	Alternate Function Push Pull	Pull-up	Very High *	
	PD5	USART2_TX	Alternate Function Push Pull	Pull-up	Very High *	
USART3	PD9	USART3_RX	Alternate Function Push Pull	Pull-up	Very High	
	PD8	USART3_TX	Alternate Function Push Pull	Pull-up	Very High	
USART6	PG14	USART6_TX	Alternate Function Push Pull	Pull-up	Very High	
	PG9	USART6_RX	Alternate Function Push Pull	Pull-up	Very High	
USB_OTG_ FS	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PE3	GPIO_EXTI3	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PE2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PB8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG13	GPIO_Output	Output Push Pull	Pull-up *	Low	LASER
[PE4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PI9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PF0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PI0	GPIO_Output	Output Push Pull	Pull-up *	Low	LASER2

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PF10	GPIO_EXTI10	External Interrupt Mode with	No pull-up and no pull-down	n/a	
			Rising edge trigger detection			
	PA4	GPIO_Output	Output Push Pull	Pull-down *	Low	PM_Dir_Ctrl1
	PD10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PA5	GPIO_Output	Output Push Pull	Pull-down *	Low	PM_Dir_Ctrl2
	PF14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PE12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

6.2. DMA configuration

DMA request	Stream	Direction	Priority
USART6_RX	DMA2_Stream1	Peripheral To Memory	Low
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low
USART3_RX	DMA1_Stream1	Peripheral To Memory	Medium *

USART6_RX: DMA2_Stream1 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte
Memory Data Width: Byte

USART1_RX: DMA2_Stream2 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte

Memory Data Width:

USART3_RX: DMA1_Stream1 DMA request Settings:

Byte

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *

Peripheral Data Width: Byte Memory Data Width: Byte

6.3. NVIC configuration

Enable	Preenmption Priority	SubPriority
true	0	0
true	15	0
true	15	0
true	5	0
	unused	
unused		
	unused	
unused		
unused		
unused		
	unused	
	unused	
	unused	
	true true true true true true true true	true

Interrupt Table	Enable	Preenmption Priority	SubPriority
TIM8 capture compare interrupt		unused	
TIM5 global interrupt	unused		
CAN2 RX1 interrupt	unused		
CAN2 SCE interrupt	unused		
FPU global interrupt	unused		
SPI5 global interrupt	unused		

^{*} User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
мси	STM32F427IIHx
Datasheet	024030_Rev9

7.2. Parameter Selection

Temperature	25
Vdd	null

8. Software Project

8.1. Project Settings

Name	Value
Project Name	X_Infantry
Project Folder	E:\Users\P51\Documents\GitHub\T_Infantry
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.15.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	