# Research On Delay-dependent Stability of Parallel DC-DC Converter System Based on a Wireless Communication

Zong-xiang Chen<sup>1</sup>, Ting Jiang<sup>1</sup>, Lu-sheng Ge<sup>1</sup>, Jian Wang<sup>1</sup>, Yi-fan Liu<sup>1</sup>, Yan-fei Liu<sup>1,2</sup>
(1.Key Lab of Power Electronics & Motion Control, Anhui University of Technology, Ma'anshan, Anhui, China;
2. Department of Electrical and Computer Engineering, Queen's University, Kingston K7L3N6, Canada)

E-mail: chenzongxiang@ahut.edu.cn

Abstract—The current-sharing technology based on Wireless communication allows the current of DC-DC parallel system to be divided equally very well. However, the information transmitted by the network inevitably exist a transmission delay, which makes the traditional system into a time-delay systems. This paper presents a method to comput the Critical Delay of a DC-DC Parallel delay system. The method uses frequency-domain techniques and the DC-DC Parallel System linearized average model to obtain the critical delay. Then a Simulation Model with two parallel modules was built. And the main circuit of the modules is BUCK converter. Finally using the MATLAB simulation tools, we demonstrate the correctness of the method.

Index Terms—time delay; Paralleled DC-DC converters; linearized averaged model; State space equation

# I. INTRODUCTION

At present, in order to meet the application requirements of high-power load, power systems consist of low-power parallel DC-DC converters have been widely used. And the current-sharing technique is the core technology of the parallel DC-DC converter<sup>[1-3]</sup>. One of the technology is based on the Wireless communication. It uses a communication network to transmit information, without a physical connection between the modules. Various problems caused by the interconnection between the paralleled sub-module and controllers in the power converter can be avoided. So it is widely studied<sup>[4-7]</sup>.

However, when we use the communication network to transmit information, the transmission delay is bound to exist. Communication delays will make the system performance deterioration, even lead to system instability. So do the research on the effect of delay on DC-DC parallel system stability is necessary.

Over the past decades, researchers have a great interest on the delay system stability, and have obtained a series of results on the linear system. But there are very few research on the nonlinear systems. And the methods of them are very complex<sup>[8-12]</sup>.

Although the DC-DC Parallel delay system is nonlinear system, if the power devices of all the converter modules switch periodically, we can use an linearized averaged model to analyze the stability of the system. So this paper presents a theory to analyze the stability of DC-DC converter Delay systems based on literature [11].

Through the simulation we verified the correctness of the proposed method. Compared to the previous literature, this method is simple. It solved the problem of complicated calculation.

## II. THE METHOD OF CALCULATING THE DELAY BOUND

For the system consist of n parallel DC-DC modules, when the power devices of all the converter modules switch periodically, we can use an averaged model to analyze the stability of the system. The state-space averaged model of the system is described by

$$\dot{x}(t) = Ax(t) + A'x(t-\tau) + Bu(t) + B_{rc}V_{ref}$$
 (1)

where x(t) is the state of the converter. u(t) is the input of the converter, and it is the duty of every switch in the converter. u(t) can be represented by x(t) and  $x(t-\tau)$ . So system (1) can be expressed as

• 
$$x(t) = A_0 x(t) + A_1 x(t - \tau) + D$$
 (2)

Theorem: For the system in (2) stable at  $\tau = 0$ ,  $A_0 + A_1$  is stable and  $rank(A_1) = q$ , we define

$$\begin{split} \overline{\tau}_i &\coloneqq \begin{cases} \min_{1 \leq k \leq n} \frac{\theta_k^i}{\omega_k^i} & \quad \text{if } \lambda_i(j\omega_k^i I - A_0, A_1) = e^{-j\theta_k^i} \\ & \quad \text{for some } \omega_k^i \in (0, \infty), \, \theta_k^i \in [0, 2\pi] \\ \\ & \quad \text{out } \quad \text{if } \underline{\rho}(j\omega I - A_0, A_1) > 1, \, \forall \, \omega \in (0, \infty) \end{cases} \end{split}$$

 $- \qquad (3)$ 

Then  $\overline{\tau} := \min_{1 \le i \le q} \overline{\tau}_i$ , and the system in (2) is stable for all

$$\tau \in [0, \overline{\tau})$$
 and becomes unstable at  $\tau = \overline{\tau}$ . In (3),

$$\rho(A_0, A_1) = \min\{|\lambda| \mid \det(A_0 - \lambda A_1) = 0\},\tag{4}$$

The authors are with the engineering of electrical and information, Anhui University of Technology, China.

E-mail: chenzongxiang@ahut.edu.cn

and  $\lambda(A, B)$  is the generalized eigenvalue of the matrices A and B.

Using the above theorem, we check whether the system is stable independent of delay. We first test the condition

$$\rho(j\omega I - A_0, A_1) > 1 \qquad \forall \omega \in (0, \infty). \tag{5}$$

If the condition in (5) is satisfied for all values of  $\omega$ , then the system is stable independent of delay. If there is some  $\omega$  for which the condition in (5) is not satisfied, using that value, we solve  $\lambda_i(j\omega I - A_0, A_1) = e^{-j\theta}$  for  $\theta$  and find the corresponding delay using (3).

# III. THE BOUND OF A PARALLEL DC-DC BUCK CONVERTER

In order to study the effect of the delay on the system, we take two Buck converters as an example for the simulation. As shown in Figure 1, one of them is master module, the other one is slave module. The control loop of master module includes a voltage loop and a current loop. And the output of the voltage loop act as the reference value for the current loop. The slave module only has a current loop and receives the current reference from the master module. In the voltage loop, the output voltage is compared with a given voltage reference value, then passed through an PI regulator we get the current reference. At the same time, the master module transmit the reference to the slave module through the wireless module. Using their own output current to compare with the reference, then passed through an PI regulator, the slave module gets control variables to adjust the duty of its PWM which is used to control the power MOSFET of the buck converter. So the current will be shared equally.




Fig.1. Equivalent block diagram of the dual BUCK parallel system. The state space equation of the system can be described as:

$$\dot{x}(t) = Ax(t) + A'x(t - \tau) + Bu + B_{rc}V_{dc-ref}$$
 (6)

The state of the converter is

$$x(t) = \begin{bmatrix} i_{L_1} & i_{L_2} & v_c & \xi_1 & \xi_2 & \xi_3 \end{bmatrix}^T$$
 (7)

where  $i_{L_1}$  is the inductor current of master module and  $i_{L_2}$  is the inductor current of slave module.  $v_c$  is the output voltage of the converter.  $\xi_1$ ,  $\xi_2$ ,  $\xi_3$  are the intermediate state of the master module voltage loop PI controller, the master module current loop PI controller, the slave module current loop PI controller.

The input of the converter is

$$u(t) = \begin{bmatrix} d_1 & d_2 & 0 & 0 & 0 & 0 \end{bmatrix}^T$$
 (8)

where  $d_1$  and  $d_2$  are the duty of master and slave switch signal  $d_1 = i_{lerror}/V_m$ ,  $d_2 = i_{2error}/V_m$ ,  $i_{lerror}$  and  $i_{1error}$  can can be represented by x(t) and  $x(t-\tau)$ . So the above system can be expressed as

$$x(t) = A_0 x(t) + A_1 x(t - \tau) + D$$
 (9)

where D is a constant matrix.

For the system described by (9),  $rank(A_1)=1$  and  $\tau=\tau_1$ , To find  $\tau_1$  using the criterion in (3), we sweep the frequency from  $\infty\to 0$  and find the points at which  $\underline{\rho}(j\omega I-A_0,A_1)\approx 1$ . Using this value of  $\omega$  and the fact that there is only one nonzero generalized eigenvalue for the system considered in this paper, we have  $\omega=\omega_1^1$ . Next, we find the delay threshold as  $\min_{1\le k\le n}\frac{\theta_k^1}{\omega_k^1}$  by varying  $\theta_k^1$  in the interval of  $[0,2\pi]$ . The

parameters for the system are show in Table I.

Using the theorem and MATLAB, we can easily get  $\omega = 424$ ,  $\theta = 2.4$ ,  $\tau = \frac{\theta}{\omega} = \frac{2.4}{424} \approx 5.66 \text{ms}$ .

## IV. SIMULATION

To verify the validity of the theoretical analysis, we use MATLAB / simulink to build a simulation model. The model is shown in figure 2. Delay module is added to the system to simulate the network transmission delay, the switching frequency is set to 20kHz.

Figure.3 shows the output voltage and inductor current of the network control system at different delay. Figure.3(a) shows that when  $\tau=10ms$  which is much larger than the estimated value, the system failed in parallel. Figure.3(b) shows that when  $\tau=5.6ms$ , within the critical range of the estimated value. Although the oscillation amplitude is large, but it is decreases slowly with time, the system will be stable eventually. Figure.3(c) shows that when  $\tau=4ms$  and less than the estimated value, the system starts smoothly and quickly into homeostasis. The simulation results demonstrate that the theory about the delay system is right.

Table I PARAMETERS OF THE MASTER-SLAVE PARALLEL BUCK CONVERTER

Description	Parameter	Value
Input voltage	$V_{in}$	10V
Output voltage	$V_{\rm o}$	5V
capacitance	$C_1 = C_2$	220μF
inductance	$L_1 = L_2$	330μН
Load resistance	R	3Ω
	$KP_1$	0.28
	$KI_1$	264
PI controller	$KP_2 = KP_3$	0.106
	$KI_2 = KI_3$	410
Ramp height	$V_m$	1





Figure.2. The Matlab simulation model of the paralleled buck






Figure.3. The output voltage and inductor current of the network control system at different delay

# V. CONCLUSION

In this paper, we presented a research method on the DC-DC Parallel delay systems. The method is simple. For the example of two parallel BUCK module, we verified the correctness of the method through MATLAB simulation. And from the simulation result we can see when the delay time is slightly less than the calculated threshold delay, the time required for the system to be stable is very long. So delays bounds drawn by the method is large.

### ACKNOWLEDGMENT

This work is supported by the National Natural Science Foundation of China under project no. 51277003 and the Excellent Youth Scholars Foundation of the Higher Education Institutions of AhHui Province, China under project no. 2012SQRL034.

### REFERENCES

- Huang, Y. Tse, C.K. "Circuit Theoretic Classification of Parallel Connected dc-dc Converters," IEEE Transactions on Circuits and Systems I, 54(5):1099-1108, 2007.
- [2] PERREAULT D.J., SELDERS R.L.JR., KASSAKIANJ.G. "Frequency-based current-sharing techniques for paralleled power converters," IEEE Trans. Power Electron, 13(4): 626-634,1998.
- [3] TULADHAR A., JIN H. "A novel control technique to operate DC/DC converters in parallel with no control interconnections," IEEE Power Electronics Specialists Conf., 892-898,1998.
- [4] MAZUMDER S.K., ACHARYA K., TAHIR M. "Wireless control of spatially distributed power electronics," IEEE Applied Power Electronics Conf.
- [5] TAHIR M., MAZUMDER S.K. "Improving throughput-delay performance by merged packet routing in wirelessly controlled interactive power network." Proc. 21st Int. Conf. Advanced Networking and Applications, 274-280,2007.
- [6] PERREAULT D.J., SELDERS R.L. JR., SATO K., KASSAKIAN J.G. "Switching-ripple-based current sharing for paralleled power converters," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl, 46(10): 626-634,1999.
- [7] MAZUMDER S.K., TAHIR M.,KAMISETTY S.L."Wireless PWM control of a parallel DC-DC buck converters," IEEE Trans. Power Electron, 20(6): 1280-1286,2005.
- [8] Kolmanovskii V, Richard J P. "Stability of some linear systems with delays," IEEE Trans. Automat. Control, 44:984-989,1999.
- [9] Liu P L, Su T J. "Robust stability of interval Time-delay systems with delay dependence," Systems and Control Letters,33: 231-239,1998.
- [10] Su I J, Huang C G. "Robust stability of delay dependent for linear uncertain systems," IEEE Trans. Automat Control, 37: 1656-1659,1992.
- [11] K. Gu, V. L. Kharitonov, and J.Chen, Stability of Time Delay Systems.Boston, MA: Birkhauser, 2003.
- [12] YANG R, WANG Y. "Stability analysis and H

  control design of a class of nonlinaer time-delay syste," Asian Journal of Contr,14(1): 153-162,2012.