Queen's Power Group

Kingston, Ontario, Canada www.queenspowergroup.com



A New Resonant Gate Drive Circuit with Efficient Energy Recovery and Low Conduction Loss

Presented By: Wilson Eberle

Authors: Wilson Eberle

P.C. Sen


Yan-Fei Liu



- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions

Conventional Lossy RC-Type Voltage Drive






Resonant Gate Drive Review



Existing techniques suffer from at least one of three problems:

1. Circulating current conduction loss [1]




Resonant Gate Drive Review




- 2. Slow turn-on and/or turn-off through inductance [2]-[9]
- 3. Gate not actively clamped high and/or low, so false triggering (Cdv/dt) can result [2]-

[7],[9]



Evolution of the Proposed Driver








- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions


Evolution of the Proposed Driver






Switch Control of Proposed Driver: Turn-On Sequence









Switch Control of Proposed Driver: Turn-Off Sequence










- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions

Logic Implementation







- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions



Losses



- 1. Conduction loss in switches, inductor & Rg; MOSFET Rg biggest contributor
- 2. Q2/Q4 gate loss at 3 times switching frequency
- 3. Some CV² loss at 2 times switching frequency in Q2/Q4
- 4. Turn-off loss in Q2/Q4 at switching frequency
- 5. Inductor core loss

Design Procedure and Example



1. Calculate optimized inductance: 170nH

2. Calculate optimized delay times: t1=24ns, t2=90ns, t3=149ns




- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions

SIMetrix Simulation Results


1.5MHz, L_R=170nH, 2-IRF6691 MOSFETs





Experimental Results





Preliminary Results: more at APEC 06



- 1. Introduction
- 2. Proposed Circuit and Waveforms
- 3. Logic Implementation
- 4. Loss Analysis
- 5. Design Procedure
- 6. Design Example
- 7. Simulation Results
- 8. Conclusions

Conclusions



- New resonant gate driver proposed
- Solves problems of existing drivers:
 - 1. High conduction loss
 - SOLUTION: discontinuous inductor current
 - 2. Slow turn-on/turn-off
 - SOLUTION: pre-charge current before switching
 - 3. Poor Cdv/dt immunity (false triggering)
 - SOLUTION: actively clamping power MOSFET gate through low impedance control switches
- Partial gate energy recovery
- Reduction in switching loss by fast switching
 - SIGNIFICANT!

www.queenspowergroup.com



Thank You For Your Time

Stay Tuned for More on this Driver and others from The Queen's Power Group at APEC 06 in Dallas

Questions?