

A Seven-Switch Five-Level Active-Neutral-Point-Clamped Converter and Its Optimal Modulation Strategy

Hongliang Wang, *Senior Member, IEEE*, Lei Kou, *Student Member, IEEE*, Yan-Fei Liu, *Fellow, IEEE*, and Paresh C. Sen, *Life Fellow, IEEE*

Abstract—Multilevel inverters are receiving more attentions nowadays as one of preferred solutions for medium- and high-power applications. As one of the most popular hybrid multilevel inverter topologies, the five-level active-neutral-point-clamped inverter (5L-ANPC) combines the features of the conventional flying-capacitor type and neutral-point-clamped (NPC) type inverter and was commercially used for industrial applications. In order to further decrease the number of active switches, this paper proposes a seven-switch 5L-ANPC (7S-5L-ANPC) topology, which employs only seven active switches and two discrete diodes. The analysis has shown a lower current rating can be selected for the seventh switch under high power factor condition, which is verified by simulation results. The modulation strategy for 7S-5L-ANPC inverter is discussed. A 1 kVA single-phase experimental prototype is built to verify the validity and flexibility of the proposed topology and modulation method.

Index Terms—Active-neutral-point-clamped (ANPC) inverter, flying-capacitor (FC), multilevel inverter, pulse width modulation (PWM).

I. INTRODUCTION

THE five-level inverter is a good choice for industrial application because of lower total harmonic distortion (THD), reduced switching stress and hence lower switching losses compared to the three-level inverter [1]–[6]. For the conventional five-level neutral-point-clamped (5L-NPC) inverter, as shown in Fig. 1(a), there are three clamping points in the dc-link (P, O, and Q). The control strategy to keep voltages of each clamping points is complicated. Additionally, reverse recovery currents from clamping diodes will increase the switching losses of the system [7], [8]. Another conventional five-level inverter topology type is five-level flying-capacitor (5L-FC) inverter. As shown in Fig. 1(b), the increased number of capacitors leads to increased volume of the system as well as complex control method to balance the voltages of both dc-link capacitors and FCs [9], [10].

Manuscript received May 16, 2016; revised August 1, 2016 and September 15, 2016; accepted September 16, 2016. Date of publication September 28, 2016; date of current version February 27, 2017. Recommended for publication by Associate Editor Dr. D. O Neacsu.

The Authors are with the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON K7L 3N6, Canada (e-mail: hongliang.wang@queensu.ca; kou.lei@queensu.ca; yanfei.liu@queensu.ca; senp@queensu.ca).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2016.2614265




Fig. 1. Conventional five-level inverter topologies. (a) 5L-NPC. (b) 5L-FC.

In recent years, hybrid multilevel inverters are receiving more attentions in both academia and industry because they combine the features of many conventional multilevel inverter topologies [11], [12]. As one of the most popular hybrid multilevel inverter topologies, the five-level active-neutral-point-clamped (5L-ANPC) inverter combines the characteristics of NPC type and flying-capacitor (FC) type inverters [13]–[21]. As shown in Fig. 2(a), the 5L-ANPC inverter combines a three-level ANPC (3L-ANPC) leg with a 3L-FC power cell. This topology enables the modularity factor that is lacking in the neutral-point-clamped (NPC) type inverter by adding the FC power cell to reach higher level without adding series-connected diodes. Additionally, the 5L-ANPC inverter splits the dc link into two capacitors (C_1, C_2), so it is simpler to achieve voltage balance between these two capacitors. Due to the reduced costs, volume and control complexity, the 5L-ANPC inverter has gained increasing attention recently and is already commercially used for medium power level industrial applications. Fig. 2(b) and (c) show additional two types of 5L-ANPC inverter [22].

There are redundant switching states in 5L-ANPC inverters which can be utilized to balance the FC voltage. To generate the switching pulses and simultaneously regulate the FC and neutral point voltage, a variety of modulation strategies have




Fig. 2. 5L-ANPC inverter topologies. (a) Type I. (b) Type II. (c) Type III.

been proposed such as carrier-based pulse width modulation (PWM), modified triangular carrier-based PWM [16], real time THD minimization, [23] and selective-harmonic-elimination PWM [24].

In Fig. 2, it can be observed that the existing conventional 5L-ANPC inverter topologies still require eight active switches. For industrial application, it would be more desirable if the cost of the system can be reduced. The motivation of this paper is to reduce the number of active switches. Based on this, a novel seven-switch five-level ANPC (7S-5L-ANPC) inverter topology is proposed [25]. Compared to the conventional 5L-ANPC inverter, the proposed topology uses only seven active switches. Additionally, with special modulation strategy, the proposed topology is capable of operating under reactive power condition and achieving the same performance as the conventional 5L-ANPC inverters.

This paper is organized as follows: Section II introduces the basic idea of the derivation of the proposed 7S-5L-ANPC inverter; Section III describes the operating principles of 7S-5L-ANPC inverter; Section IV makes a comparison between 7S-5L-ANPC and the conventional 5L-ANPC topologies in terms of device voltage stress, switching frequency, conduction loss, and switching loss; Section V discusses the current stress of the seventh switch; Section VI presents the modulation method for 7S-5L-ANPC inverter under reactive power factor (PF) condition; Section VII and VIII give the simulation and experimental results and Section IX draws the conclusion.

II. DERIVATION OF THE PROPOSED 7S-5L-ANPC INVERTER

The Type II and Type III conventional 5L-ANPC inverters are shown in Fig. 2(b) and (c). First, the input dc voltage is defined as V_{DC} . The dc link consists of two series-connected capacitors (C_1, C_2), whose voltages are rated at half of dc voltage ($V_{DC}/2$). A FC (C_{fc}) is required to provide one quarter of dc voltage ($V_{DC}/4$). Therefore, five output voltage levels $+V_{DC}/2, +V_{DC}/4, 0, -V_{DC}/4$ and $-V_{DC}/2$ (which are defined as $+2, +1, 0, -1$ and -2 respectively for simplification) are obtained by summing algebraically the dc capacitor and FC voltages. As can be observed, the dc neutral point O is connecting to both ends of the FC P and Q through two pairs

of series-connected switches and T type switches, respectively, both of which require four active switches.

The motivation of this paper is to decrease the number of active switches. To achieve this, four inner switches ($T_5 - T_8$) are ignored at first, as shown in Fig. 3(a). When switches (T_1, T_2) or (T_3, T_4) are switched ON, the inverter is generating $+2$ or -2 output levels. Similarly, for the switching states which generate $+1$ or -1 levels, (T_1, T_3) or (T_2, T_4) are turned ON. Both switching states are charging the FC under unity PF condition. To keep the FC voltage balanced, additional two switching states which also generate $+1$ and -1 level to discharge the FC are required, which are called redundant switching states. To achieve this, the FC alone should be connected to output ends to provide the energy. FC is discharging in these intervals. So for the redundant $+1$ level switching state, point P is connected to output point A through T_2 while additional switches are needed to connect point O to Q. The direction of active current in this situation is from O to Q through FC and then from P to A, so additional active switch T_a and discrete diode D_a are added, as shown in Fig. 3(b). The reason for adding D_a is to prevent FC being directly connected to C_1 when T_1 is ON. However, the main current branch should be bidirectional, thus to obtain the reactive current path, additional switch T_b and diode D_b are added in parallel with D_a . The reactive current will flow through T_a, T_b and D_b . It is noted that the circuit in Fig. 3(b) is also capable of generating zero level when newly added branch and T_3 are ON. Similarly, in Fig. 3(c), two active switches T_c, T_d and two discrete diodes D_c, D_d are added to provide redundant -1 and zero level switching states. To combine the two circuits in Fig. 3(b) and (c), it is noted that (T_b and T_d), (D_b and D_c), (D_a and D_d) can be merged, so the simplified circuit is shown in Fig. 3(d), which is the proposed 7S-5L-ANPC inverter.

The function of T_7 is to provide bidirectional current paths for O to P and O to Q. Two discrete diodes D_7 and D_8 act as the body diode of switch T_7 to limit the reverse voltage, so the selection of T_7 can be IGBT without antiparallel diode, reducing the system cost. In addition, with the proposed modulation strategy which will be discussed in Section VI, the current through T_7 under unity PF condition will be zero, and under high PF condition, a low current will pass through T_7 . Therefore, a low-current




Fig. 3. Derivation of the proposed 7S-5L-ANPC inverter topology. (a) Circuit 1. (b) Circuit 2. (c) Circuit 3. (d) Proposed topology.

TABLE I
SWITCHING STATES, OUTPUT VOLTAGE, AND IMPACT ON THE FC VOLTAGE OF 7S-5L-ANPC INVERTER

Switching state	Conduction state of active switch							Output voltage level	Flying capacitor C_{fc}		Conduction state of T_7
	T_1	T_2	T_3	T_4	T_5	T_6	T_7		$i_{out} > 0$	$i_{out} < 0$	
A	1	1	0	0	0	1	0	+2	—	—	No
B	1	0	1	0	0	1	0	+1	Charge	Discharge	No
C	0	1	0	0	0	1	1	+1	Discharge	Charge	Yes
D	0	0	1	0	0	1	1	+0	—	—	Yes
E	0	1	0	0	1	0	1	-0	—	—	Yes
F	0	0	1	0	1	0	1	-1	Charge	Discharge	Yes
G	0	1	0	1	1	0	0	-1	Discharge	Charge	No
H	0	0	1	1	1	0	0	-2	—	—	No

rating switch can be selected for T_7 under PF condition, leading to a further reduction of system cost.

In contrast to the conventional 5L-ANPC inverters which need eight active switches and other types of five-level inverters which require more devices, the proposed 7S-5L-ANPC inverter only requires seven active switches and two discrete diodes. It can achieve the same performance as the conventional 5L-ANPC inverters. The following section will discuss the detailed operating principles of 7S-5L-ANPC inverter.

III. OPERATING PRINCIPLES OF 7S-5L-ANPC INVERTER

Same as the conventional 5L-ANPC inverters, the 7S-5L-ANPC inverter has eight switching states to generate five output levels: +2, +1, 0, -1, and -2. Eight switching states are named from A to H. Table I lists all eight switching states and their impact on FC voltage and Fig. 4 shows the circuit diagram of the specific eight switching states and bidirectional current paths (active current branch in red solid line while reactive current

branch in green dashed line). The output current is defined as i_{out} .

From Table I, it is observed that two pairs of redundant one-level switching states (+1: B and C) and (-1: F and G) have impact on FC voltage regulation. The effect of redundant one-level switching states on the FC voltage is opposite. Therefore, the regulation of FC voltage can be achieved by proper selection of redundant one-level switching states. Additionally, to keep FC voltage balanced, the sign of output current i_{out} and the actual value of FC voltage are required to decide which redundant switching state to be selected. For example, when output current is positive and the actual FC voltage value is lower than its reference value, then states B and F are chosen to charge the FC. In this way, the FC voltage can be balanced at the reference value.

The interval of one-level switching state selection can be at every switching period. The impact of lower PWM frequency on FC voltage regulation will increase this control interval of one-level switching state selection. Therefore, if the switching frequency is lower, then the FC voltage following its reference




Fig. 4. Eight switching states for 7S-5L-ANPC inverter. (a) State A: +2. (b) State B: +1. (c) State C: +1. (d) State D: 0. (e) State E: 0. (f) State F: -1. (g) State G: -1. (h) State H: -2.

value will be slower. The regulation of dc capacitor voltage can be achieved by controlling the FC voltage [20]. Similarly, the lower switching frequency will lead to slower dc voltage balancing.

All eight switching states have bidirectional current flow paths, so the proposed 7S-5L-ANPC inverter have the same performance as the conventional 5L-ANPC inverters. The proposed topology can be used for three-phase application. The Space Vector Modulation method is usually used for three-phase

application and the dc-link capacitor voltage can be balanced by adding zero sequence voltage [26], in which the redundancy of one-level switching states still plays an important role of controlling dc capacitor and FC voltages.

The number of voltage levels can be increased by adding the cascaded two-level inverters. The seven-level topology is shown in Fig. 5. For n -level topology, the number of active switches is $n + 2$, and the number of required FCs is $(n - 3)/2$. The ratio of FC voltages to half dc-link voltage is $1: 2: \dots: (n - 3)/2: (n - 1)/2$.




Fig. 5. Extension of voltage levels based on 7S-5L-ANPC topology (seven-level topology).

IV. COMPARISON BETWEEN 7S-5L-ANPC AND THE CONVENTIONAL 5L-ANPC INVERTERS

To better illustrate the advantage of the proposed topology, it is important to make a comparison between 7S-5L-ANPC inverter and the conventional 5L-ANPC inverters in terms of device voltage rating, switching frequency, conduction loss, and switching loss.

A. Device Voltage Stress and Switching Frequency

Table II shows the voltage stress and switching frequency of devices for four types of 5L-ANPC inverters. f_{Line} and f_S represent the line frequency and switching frequency, respectively.

Comparison to Type I 5L-ANPC inverter: the voltage stress of T_1/D_1 and T_4/D_4 for 7S-5L-ANPC inverters is increased to $0.75 V_{\text{DC}}$, which means a higher voltage rating device should be selected for these two switches. However, the switching loss of these two devices are generated in the same way as in Type I 5L-ANPC inverter. For example, T_1/D_1 will carry the output current i_{out} when switched on and block the voltage levels of $0.25 V_{\text{DC}}$ when switched OFF in the positive grid cycle. On the other hand, for Type I 5L-ANPC inverter, T_1/D_1 and T_4/D_4 are switched ON and OFF at switching frequency f_S for the whole grid cycle; while for the proposed topology, T_1/D_1 and T_4/D_4 are only operating at f_S for half-line period and turned OFF for the other half-line period, so the switching loss of these two devices will be lower (approximately half of switching loss in Type I topology). The properties of devices T_2/D_2 , T_3/D_3 , T_5/D_5 , and T_6/D_6 for two topologies are the same. Additionally, for Type I 5L-ANPC topology, the voltage stress of T_7/D_7 and T_8/D_8 is $0.5 V_{\text{DC}}$, operating at line frequency; for the proposed topology, the voltage stress of T_7 is $0.25 V_{\text{DC}}$, operating at switching frequency, and the voltage stress of D_7 and D_8 is also $0.25 V_{\text{DC}}$, operating at switching frequency for half-grid period. The switching loss comparison will be given in Section IV-C.

Comparison to Type II 5L-ANPC inverter: the devices voltage stress of the proposed topology is the same as that of Type II 5L-ANPC topology. The difference is: for Type II 5L-ANPC topology, switches T_7 and T_8 are operating at switching

frequency for half-line cycle; for 7S-5L-ANPC topology, switch T_8 is saved and T_7 is operating at switching frequency for whole line cycle.

Comparison to Type III 5L-ANPC inverter: the properties of devices T_1/D_1 to T_4/D_4 of 7S-5L-ANPC topology are the same as that of Type III. The differences are the voltage stress of line frequency devices T_5/D_5 and T_6/D_6 for Type III 5L-ANPC topology is $0.25 V_{\text{DC}}$; for 7S-5L-ANPC topology, the voltage stress of these two devices is $0.5 V_{\text{DC}}$ and for Type III 5L-ANPC topology, switches T_7 and T_8 are operating at switching frequency for half-line cycle; for 7S-5L-ANPC topology, switch T_8 is saved and T_7 is operating at switching frequency for the whole line cycle. However, the conduction loss of Type III 5L-ANPC topology is higher, which will be given in the following part.

B. Conduction Loss Analysis

The conduction loss comparison can be performed considering the number of connected devices in series when they are on, as shown in Table III. The symbols + and - represent the minimum and maximum number of conducting devices.

Comparison to Type I 5L-ANPC inverter: for Type I 5L-ANPC inverter, three devices are always connected in series to carry the main current for all eight switching states; while for the proposed topology: during the switching states A, B, G, and H, the output current is going through only two devices. Therefore, compared to Type I 5L-ANPC topology, the conduction loss of the proposed topology during these four states is reduced by $1/3$. In addition, for 7S-5L-ANPC topology, during the switching states C, D, E, and F, the current will flow through three devices when the output current and voltage are in the same directions, and it will pass through four devices when the output current and voltage are in the opposite directions. With the proposed modulation method, the output current can always flow through three devices during the zero-level switching states D and E. But in the region where the output current and voltage are in opposite directions, the output current must go through four devices during the one-level switching states C and F. For high PF applications, such as PV grid-connection applications ($\text{PF} > 0.9$), the region where the output current and voltage are in the opposite directions is small, and the output current of this region is also small because the region is near the current zero-crossing point, so the conduction loss of 7S-5L-ANPC topology during these four switching states is similar to that of Type I 5L-ANPC topology. The total conduction loss of the proposed topology under high PF condition will be lower than Type I 5L-ANPC topology (approximately reduced by $1/6$).

Comparison to Type II 5L-ANPC topology: the conduction loss of 7S-5L-ANPC inverter during states A, B, G, and H is the same as that of Type II and similar to the comparison between 7S-5L-ANPC and Type I 5L-ANPC topologies, the conduction loss of 7S-5L-ANPC topology during switching states C, D, E, and F is similar to that of Type II 5L-ANPC topology under high PF condition. So the total conduction loss of the proposed topology under high PF condition will be closed to Type II 5L-ANPC topology.

TABLE II
VOLTAGE STRESS AND SWITCHING FREQUENCY OF DEVICES FOR FOUR TYPES OF 5L-ANPC INVERTERS

Device	Type I 5L-ANPC		Type II 5L-ANPC		Type III 5L-ANPC		7S-5L-ANPC	
	Voltage Stress	Switching Frequency	Voltage Stress	Switching Frequency	Voltage Stress	Switching Frequency	Voltage Stress	Switching Frequency
T ₁ /D ₁	0.25 V _{DC}	f_S	0.75 V _{DC}	f_S for half line cycle	0.75 V _{DC}	f_S for half line cycle	0.75 V _{DC}	f_S for half line cycle
T ₂ /D ₂	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S
T ₃ /D ₃	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S	0.25 V _{DC}	f_S
T ₄ /D ₄	0.25 V _{DC}	f_S	0.75 V _{DC}	f_S for half line cycle	0.75 V _{DC}	f_S for half line cycle	0.75 V _{DC}	f_S for half line cycle
T ₅ /D ₅	0.5 V _{DC}	f_{Line}	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_{Line}	0.5 V _{DC}	f_{Line}
T ₆ /D ₆	0.5 V _{DC}	f_{Line}	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_{Line}	0.5 V _{DC}	f_{Line}
T ₇	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S
T ₈	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle	Not needed	Not needed
D ₇	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle
D ₈	0.5 V _{DC}	f_{Line}	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle	0.25 V _{DC}	f_S for half line cycle

TABLE III
CONDUCTION LOSS OF FOUR TYPES OF 5L-ANPC INVERTERS

Switching State	Type I 5L-ANPC	Type II 5L-ANPC	Type III 5L-ANPC	7S-5L-ANPC
A (+2)	$i_{out} > 0$	T ₁ , T ₂ , T ₅	—	T ₁ , T ₂
	$i_{out} < 0$	D ₁ , D ₂ , D ₅	—	D ₁ , D ₂
B (+1)	$i_{out} > 0$	T ₁ , T ₅ , D ₃	—	T ₁ , D ₃
	$i_{out} < 0$	D ₁ , D ₅ , T ₃	—	D ₁ , T ₃
C (+1)	$i_{out} > 0$	T ₂ , T ₇ , D ₄	+	T ₂ , T ₅ , T ₈ , D ₆
	$i_{out} < 0$	D ₂ , D ₇ , T ₄	+	D ₂ , D ₅ , D ₈ , T ₆
D (0)	$i_{out} > 0$	T ₇ , D ₃ , D ₄	+	D ₃ , T ₆ , D ₈
	$i_{out} < 0$	D ₇ , T ₃ , T ₄	+	T ₃ , D ₅ , D ₈ , T ₆
E (0)	$i_{out} > 0$	T ₁ , T ₂ , D ₆	+	T ₂ , T ₅ , D ₆ , D ₇
	$i_{out} < 0$	D ₁ , D ₂ , T ₆	+	D ₂ , D ₅ , T ₆ , T ₇
F (-1)	$i_{out} > 0$	T ₁ , D ₃ , D ₆	+	D ₃ , T ₇ , D ₅
	$i_{out} < 0$	D ₁ , T ₃ , T ₆	+	T ₃ , D ₅ , T ₇ , T ₅
G (-1)	$i_{out} > 0$	T ₂ , D ₄ , D ₈	—	T ₂ , D ₄
	$i_{out} < 0$	D ₂ , T ₄ , T ₈	—	D ₂ , T ₄
H (-2)	$i_{out} > 0$	D ₃ , D ₄ , D ₈	—	D ₃ , D ₄
	$i_{out} < 0$	T ₃ , T ₄ , T ₈	—	T ₃ , T ₄

Comparison to Type III 5L-ANPC topology: for Type III 5L-ANPC topology, four devices are always needed to conduct the output current during the switching states C, D, E, and F; while for the proposed topology, three devices are needed to conduct the output current when output current and voltage are in same directions, and four devices are required when output current and voltage are in opposite directions. Therefore, under high PF condition (e.g., PF > 0.9), the conduction loss of the proposed topology during the four states C, D, E, and F is reduced approximately by 1/4 as compared to Type III 5L-ANPC inverter, and the total conduction loss is reduced approximately by 1/8.

With above analysis, it is concluded that the conduction loss of the proposed 7S-5L-ANPC topology is affected by system PF: for high PF application such as PV applications, the conduction loss of 7S-5L-ANPC topology is closed to that of Type II conventional 5L-ANPC topology, and is lower than that of Type I and Type III 5L-ANPC inverters.

C. Switching Loss Analysis

Table IV shows the switching loss in terms of switching states commutations.

For the proposed topology, it is observed that for four switching states commutations (B to D, C to D, G to E, and H to F), two devices are switched ON or OFF when the output current and voltage are in the same directions while three devices are switched ON or OFF when the output current and voltage are in opposite directions.

Comparison to Type I 5L-ANPC inverter, as mentioned earlier, for 7S-5L-ANPC inverter, the devices T₁/D₁ and T₄/D₄ have to block 0.75 V_{DC} voltage for a period of time in which they are not conducting current. However, the switching loss of these two devices are generated in the same way as in Type I 5L-ANPC inverter. From Table IV, it is observed that for all switching state transitions, the device voltage change is 0.25 V_{DC} and the current is output current i_{out} . Under high PF condition, if the device selection for 7S-5L-ANPC and Type I 5L-ANPC is the same, then the switching loss of 7S-5L-ANPC topology will be closed to that of Type I 5L-ANPC topology. If higher voltage rating devices are selected for T₁/D₁ and T₄/D₄ in 7S-5L-ANPC topology, then its switching loss will be slightly higher than that of Type I due to the increased turn-on energy for higher voltage rating device.

Comparison to Type II 5L-ANPC inverter: first, according to Table II, it is observed that the voltage stress of devices in

TABLE IV
SWITCHING LOSS OF FOUR 5L-ANPC INVERTERS

Switching State			Type I 5L-ANPC	Type II 5L-ANPC	Type III 5L-ANPC	7S-5L-ANPC	ΔV	ΔI
A (+2)	$\leftarrow \rightarrow$	B (+1)	$i_{out} > 0$	T ₂ , D ₃	T ₂ , D ₃	T ₂ , D ₃	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₂ , T ₃	D ₂ , T ₃	D ₂ , T ₃	0.25 V _{DC}	i_{out}
A (+2)	$\leftarrow \rightarrow$	C (+1)	$i_{out} > 0$	T ₁ , D ₄	T ₁ , D ₈	T ₁ , D ₈	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₁ , T ₄	D ₁ , T ₈	D ₁ , T ₈	0.25 V _{DC}	i_{out}
B (+1)	$\leftarrow \rightarrow$	D (0)	$i_{out} > 0$	T ₁ , D ₄	T ₁ , D ₈	T ₁ , D ₈	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₁ , T ₄	D ₁ , T ₈	D ₁ , T ₈	0.25 V _{DC}	i_{out}
C (+1)	$\leftarrow \rightarrow$	D (0)	$i_{out} > 0$	T ₂ , D ₃	T ₂ , D ₃	T ₂ , D ₃	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₂ , T ₃	D ₂ , T ₃	D ₂ , T ₃	0.25 V _{DC}	i_{out}
F (-1)	$\leftarrow \rightarrow$	E (0)	$i_{out} > 0$	T ₂ , D ₃	T ₂ , D ₃	T ₂ , D ₃	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₂ , T ₃	D ₂ , T ₃	D ₂ , T ₃	0.25 V _{DC}	i_{out}
G (-1)	$\leftarrow \rightarrow$	E (0)	$i_{out} > 0$	T ₁ , D ₄	D ₄ , T ₇	D ₄ , T ₇ , D ₈	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₁ , T ₄	T ₄ , D ₇	T ₄ , D ₇	0.25 V _{DC}	i_{out}
H (-2)	$\leftarrow \rightarrow$	F (-1)	$i_{out} > 0$	T ₁ , D ₄	D ₄ , T ₇	D ₄ , T ₇ , D ₈	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₁ , T ₄	T ₄ , D ₇	T ₄ , D ₇	0.25 V _{DC}	i_{out}
H (-2)	$\leftarrow \rightarrow$	G (-1)	$i_{out} > 0$	T ₂ , D ₃	T ₂ , D ₃	T ₂ , D ₃	0.25 V _{DC}	i_{out}
			$i_{out} < 0$	D ₂ , T ₃	D ₂ , T ₃	D ₂ , T ₃	0.25 V _{DC}	i_{out}

the proposed topology is the same as that of Type II 5L-ANPC topology; then based on Table IV, it can be concluded that under high PF condition, the switching loss of 7S-5L-ANPC topology is closed to that of Type II 5L-ANPC topology.

Comparison to Type III 5L-ANPC inverter: according to Table IV, it is observed that the switching loss of Types II and III are the same. Therefore, it can also be concluded that under high PF condition the switching loss of 7S-5L-ANPC topology is closed to Type III 5L-ANPC topology.

The analysis developed in this section shows that the power efficiency performance of the proposed 7S-5L-ANPC topology is influenced by the system operating characteristics and device selection. So for high PF applications ($PF > 0.9$), it can be concluded that:

- 1) the efficiency of the proposed topology is closed to that of Type II 5L-ANPC inverter;
- 2) compared to Type I 5L-ANPC topology, the conduction loss of the proposed topology is lower, but the switching loss of the proposed topology is slightly higher. Therefore, under high power level condition whose system switching frequency is low, the proposed topology will show higher efficiency over Type I 5L-ANPC inverter [22]; and
- 3) compared to Type III 5L-ANPC inverter, the efficiency of the proposed 7S-5L-ANPC inverter is higher because its conduction loss is lower than that of Type III 5L-ANPC topology.

Consequently, for high PF applications such as PV applications, the proposed 7S-5L-ANPC topology is a good choice because it achieves the reduction of one active switch and the same performance as the conventional 5L-ANPC inverters.

V. CURRENT STRESS ANALYSIS OF T₇

It is noted that, from Table I, during the four switching states (C, D, E, and F), the main current branch may pass through additional switch T₇ [the green dashed lines in Fig. 4(c)–(f)], leading to the increased conduction loss. Therefore, selection of redundant states may result in different current through T₇. In order to decrease the T₇ current stress, it is important to optimize

the modulation strategy for 7S-5L-ANPC inverter. This section mainly discusses the optimal selection of switching states to reduce T₇ current stress. Among these four states, two states are zero level (D, E), one state is +1 level (C) and one state is -1 level (F). Two kinds of current are defined: same direction current represents the current whose direction is the same as that of output voltage and reverse direction current represents the current whose direction is opposite to that of output voltage.

A. Selection of Zero-Level Switching States D and E

It is observed that in Fig. 4(d) and (e), the red solid current path is only passing through two active switches and one discrete diode without additional T₇. According to this, it is concluded that when output current is going from O to A which also represents the positive output current, switching state D is chosen; while for negative output current, state E is selected. With this combination of zero-level switching states, no current will flow through T₇ when inverter is generating zero levels, and the conduction loss will be reduced.

B. Selection of One-Level Switching States C and F

As mentioned earlier, the FC voltage is regulated by appropriate selection of redundant one-level switching states. Therefore, to keep FC voltage balanced, states C and F are still required in the region where the output current and voltage are in opposite directions even if in this region the reverse direction current will pass through T₇.

C. T₇ Current Stress Analysis

With the above analysis, it is concluded that proper selection of zero-level switching states (D, E) is capable of eliminating the T₇ current in zero output level intervals. For one-level switching states (C, F), under unity PF condition, no current will pass through T₇; while under reactive power condition, the reverse direction current will go through T₇ during these two states, which is inevitable.

TABLE V
ZERO LEVEL SWICHING STATES COMBANATIONS

Case	0 level switching state used when $i_{\text{out}} > 0$	0 level switching state used when $i_{\text{out}} < 0$
1	D	E
2	E	D
3	D	D
4	E	E




Fig. 6. Waveforms of output current and grid voltage under reactive power condition.

A comparison in four cases is made to verify the proposed zero-level switching states selection: case 1: state D for positive output current and E for negative output current which is the proposed one; case 2: state E for positive output current and D for negative output current; case 3: state D for the whole grid cycle; and case 4: state E for the whole grid cycle. Four cases are shown in Table V.

First, the output voltage which is also grid voltage is defined as v_g

$$v_g = V_g \cdot \sin(\omega t) \quad (1)$$

where V_g is the peak value of grid voltage and ω is angular frequency. The modulation index is defined as M which can be calculated by

$$M = \frac{V_g}{V_{\text{DC}}/2}. \quad (2)$$

Under reactive power condition, there is a phase shift between output current and voltage, which is defined as φ . In the case of capacitive PF condition, the output current i_{out} is

$$i_{\text{out}} = I_{\text{pk}} \cdot \sin(\omega t + \varphi) \quad (3)$$

where I_{pk} is the peak value of output current. Then the PF can be defined as

$$\text{PF} = \cos(0 - \varphi) = \cos \varphi \left(-\frac{\pi}{2} \leq \varphi \leq \frac{\pi}{2} \right). \quad (4)$$

Fig. 6 shows the waveforms of output current and grid voltage under reactive power condition. The red and blue lines represent the gird voltage and output current respectively.

In case 1, the reverse direction current will pass through T_7 during the one-level switching states C and F, so the T_7 current stress in this case I_{T7pk_1} is determined by the peak value of




Fig. 7. Comparison of T_7 current stress in fours cases ($M = 1$).




Fig. 8. Comparison of T_7 current stress in fours cases ($M = 0.78$).




Fig. 9. Comparison of T_7 current stress in fours cases ($M = 0.45$).

reverse direction current

$$I_{T7pk_1} = I_{\text{pk}} \cdot \sin \varphi. \quad (5)$$

Case 2 is opposite to case 1. With reference to the earlier analysis, it is achieved that in addition to the reverse direction current passing through T_7 during the one-level switching states C and F, the same direction current will also flow through T_7 during the zero-level switching states D and E (the red area in Fig. 6). This same direction current portion will lead to the increased T_7 current stress by additional phase angle θ , which




Fig. 10. PWM modulation for 7S-5L-ANPC inverter.

can be calculated by equation

$$M \cdot \sin \theta = \frac{1}{2} \quad (6)$$

$$\theta = \arcsin\left(\frac{1}{2M}\right). \quad (7)$$

So the T₇ current stress in case 2 I_{T7pk_2} is calculated by

$$I_{T7pk_2} = \begin{cases} I_{pk} \cdot \sin[\varphi + \theta] & (M > \frac{1}{2} \text{ and } \varphi + \theta < \frac{\pi}{2}) \\ I_{pk} & (M \leq \frac{1}{2}) \text{ or } (M > \frac{1}{2} \text{ and } \varphi + \theta \geq \frac{\pi}{2}) \end{cases}. \quad (8)$$

When M is lower than 1/2, the inverter is only switched between zero and one levels, so the T₇ current stress is equal to the peak value of output current I_{pk} . Similarly, when phase angle ($\varphi + \theta$) is greater than $\pi/2$, the T₇ current stress is also equal to the peak value of output current I_{pk} .

For cases 3 and 4, half the same direction current as well as half the reverse direction current is going through T₇, so the calculated T₇ peak current value is the same as the one in case 2

$$I_{T7pk_2} = I_{T7pk_3} = I_{T7pk_4} \quad (9)$$

In terms of modulation index M : the comparison results of T₇ current stress in four cases with $M = 1$ is shown in Fig. 7. As can be observed, under unity PF condition, no T₇ current in case 1 while in other three cases peak value of T₇ current is 50% of peak output current I_{pk} . Under 0.9 PF condition, the T₇ current stress in case 1 is only 43% of output current while in other three cases the current stress is increased to 82% of output current.

Fig. 8 gives the T₇ current stress comparison results under $M = 0.78$. The T₇ current stress in case 1 is unchanged. In cases 2–4, the current stress is increased: under PF = 1, I_{T7pk} is increased to 64% of I_{pk} ; when PF = 0.9, I_{T7pk} is increased from 82% to 91% of I_{pk} .

Fig. 9 shows the comparison results when $M = 0.45$. In this case, the inverter is no longer outputting two level, so the T₇ current stress in cases 2–4 is always equal to output current.




Fig. 11. Modulation in reactive power zone Z1.




Fig. 12. PWM Modulation in active power zone Z2.

With the above analysis, it is concluded that under high PF condition, a low current rating switch can be selected for T₇ and the system cost can be further reduced.

VI. MODULATION METHOD FOR 7S-5L-ANPC INVERTER

This section discusses the modulation strategy for the proposed 7S-5L-ANPC inverter under reactive power condition which is also suitable for unity PF condition. For single




Fig. 13. ASFD PWM for 7S-5L-ANPC inverter. (a) $0 < V_{ref} < 0.5$. (b) $V_{ref} > 0.5$. (c) $-0.5 < V_{ref} < 0$. (d) $V_{ref} < -0.5$.

phase application, the phase disposition (all carrier signals are in phase) PWM scheme is used in this paper because of its lower THD [27]. The diagram of PWM for 7S-5L-ANPC inverter under reactive power operation is shown in Fig. 10. As can be observed, four carrier signals (green line) and one reference signal (red line) are employed to generate the gate signals for seven switches. There is a phase shift between the reference and output current (blue line). Based on this, four operating zones are identified according to the polarities of output current and reference signal: when reference and output current are in opposite direction, the inverter is entering reactive power zones which are Z1 and Z3; similarly, Z2 and Z4 belong to active power zones.

A. Reactive Power Zone Z1 [from t_0 to t_1]

In Z1, the output voltage is switched between +1 and 0. For zero output level, switching state E is selected due to the negative output current. For +1 level output, both redundant switching states B and C are required to balance the FC voltage. So, the inverter is rotating in the sequence of (B, E, C, E), as shown in Fig. 11.

B. Active Power Zone Z2 [From t_1 to t_4]

From t_1 to t_2 and t_3 to t_4 , the output voltage still varies between +1 level and zero level. The difference is the output current is positive, so switching state D is chosen to generate zero voltage level. Both redundant +1 states (B, C) are used to regulate the voltage across FC. When measured FC voltage is lower than its reference value, the switching state B is selected

to charge FC; when higher than reference value, switching state C is selected to discharge FC. In this region, the switching state sequence of (B, D, C, D) is obtained.

From t_2 to t_3 , the inverter generates +2 level and +1 level. State A is used to generate +2 output level. Similarly, appropriate selection of redundant switching states (B, C) leads to the balancing of FC voltage. Consequently, the switching states sequence of (B, A, C, A) is selected in this region. The modulation in active power zone Z2 is shown in Fig. 12.

C. Reactive Power Zone Z3 [From t_4 to t_5]

In reactive power zone Z3, the inverter is switched between -1 level and zero level. The output current is positive, so switching state D is employed. The redundant switching states (F, G) are used to generate -1 output levels to balance FC voltage, so the switching state rotates in the sequence of (F, D, G, D).

D. Active Power Zone Z4 [From t_5 to t_8]

In this region, the output current is negative, so switching state E is used to generate zero level and guarantee no T_7 current; state H is used to generate -2 output level; redundant switching states (F, G) are employed to generate -1 level. Consequently, during t_5 to t_6 and t_7 to t_8 , switching state sequence (F, E, G, E) is selected; from t_6 to t_7 , switching state sequence (F, H, G, H) is selected.

The 7S-5L-ANPC inverter is much similar to Type II 5L-ANPC inverter, so its modulation scheme is almost the same as that of Type II topology. The only difference, according to the earlier analysis, is the selection of zero level switching states:

TABLE VI
SYSTEM PARAMETERS

Power	1 kVA	Grid Voltage (RMS value)	110 V @ 60 Hz
DC-link Voltage	400 V	Output Filter Inductance	1.6 mH
FC Capacitance	310 μ F (947C311K102CBMS)	Power Factor	0.9–1
DC Capacitance	2000 μ F each	Switching Frequency	15 kHz

for Type II 5L-ANPC topology, state D is selected when output voltage is positive while state E is chosen when output voltage is negative; for the proposed 5L-ANPC topology, state D is selected when output current is positive while state E is selected when output current is negative. By doing so, we can achieve no current through T7 during states D and E for the proposed topology.

E. Apparent Switching Frequency Doubling (ASFD) PWM Strategy for 7S-5L-ANPC inverter

The ASFD PWM strategy has been used in three-level (3L) ANPC inverter [28] and has also been applied to the conventional 5L-ANPC inverter [16] to achieve switching to achieve switching frequency doubling. This technique can also be applied to 7S-5L-ANPC inverter topology. Fig. 13 shows the diagram of ASFD PWM for 7S-5L-ANPC inverter. The reference signal is defined as $V_{\text{ref}} = M \cdot \sin \omega t$. The reference signal V_{ref} is compared with two carrier waves S_{d1} and S_{d2} that are phase shifted on the horizontal axis with half switching period $T_S/2$. The switching states and sequences are analyzed at one switching period T_S under four different situations: (a) $0 < V_{\text{ref}} < 0.5$, (b) $V_{\text{ref}} > 0.5$, (c) $-0.5 < V_{\text{ref}} < 0$, and (d) $V_{\text{ref}} < -0.5$.

The gate signals of T_1 , T_4 , and T_7 are determined by V_{ref} and S_{d1} . As can be observed, T_4 is OFF when V_{ref} is positive, and T_1 is OFF when V_{ref} is negative; when T_1 or T_4 is ON, T_7 must be switched OFF to prevent FC being connected to dc-link capacitor directly. Carrier signal S_{d2} determines the switching states of T_2 and T_3 . The line-frequency switches T_5 and T_6 are switched ON and OFF based on the sign of output current. The high-frequency switches T_1 , T_2 , T_3 , T_4 , and T_7 commute at the switching frequency f_S , and the output voltage V_{AO} has an apparent switching frequency equal to $2f_S$. Another advantage of this method is the one-level switching states (B, C, F, and G) will be applied alternately, leading to self-balancing of FC voltage and reduced FC voltage ripple.

VII. SIMULATION VERIFICATION

To verify the feasibility and advantages of the proposed topology and to verify the reduction of T_7 current with proposed modulation strategy, computer simulation by MATLAB Simulink has been carried out. Table VI shows the simulation parameters. The dc-link capacitance is selected to be 2000 F to limit its voltage ripple within 15 V ($= 15 \text{ V}/200 \text{ V} = 7.5\%$) according to reference [16]. To demonstrate the feasibility and advantages




Fig. 14. Simulation results under unity power factor condition. (a) Output voltage and FC voltage. (b) T_7 current in case 1. (c) T_7 current in case 2. (d) T_7 current in case 3. (e) T_7 current in case 4.

of the proposed topology, the switching frequency is selected as 15 kHz. It is noted that, for high power applications, the switching frequency should be lower (e.g., 2 kHz or lower).

Simulation is conducted in two cases: one is unity PF situation, and the other is reactive power condition ($\text{PF} = 0.9$ and $\text{PF} = 0$). Additionally, a comparison in four cases is made to verify the proposed modulation can achieve lowest current through T_7 . Four cases are listed in Table V.

A. Unity PF Condition

Fig. 14 gives the simulation waveforms under unity PF condition. Fig. 14(a) shows the five-level inverter bridge voltage and FC voltage. It is observed that FC voltage is balanced at 100 V (a quarter of 400 V dc-link voltage). Fig. 14(b)–(e) show the grid voltage, inverter output current, and T_7 current in four cases (cases 1–4). The grid voltage and output current are in phase. The output current is a sinusoidal wave without distortion and the measured THD value in this case is 1.57%. The measured




Fig. 15. Simulation results under reactive power condition ($\text{PF} = 0.9$, capacitive). (a) Output voltage and FC voltage. (b) T_7 current in case 1. (c) T_7 current in case 2. (d) T_7 current in case 3. (e) T_7 current in case 4.

output current peak value is 12.8 A. The T_7 current waveforms in four cases are consistent with the above theoretical analysis. It can be clearly observed that in case 1, no current is flowing through T_7 , and in other three cases, a maximum 8.2 A current ($= 8.4 \text{ A}/12.8 \text{ A} = 64\%$) is passing through T_7 . Therefore, it can be concluded that the aforementioned zero-level switching states selection in case 1 is the optimal selection.

B. Reactive Power Condition

Similarly, simulation is also conducted under reactive power condition ($\text{PF} = 0.9$, capacitive) to show T_7 current stress. Waveforms of inverter output voltage, FC voltage, grid voltage, output current, and T_7 current in four cases are shown in Fig. 15.




Fig. 16. Simulation results under reactive power condition ($\text{PF} = 0$). (a) Output voltage and FC voltage. (b) T_7 current in case 1. (c) T_7 current in case 2. (d) T_7 current in case 3. (e) T_7 current in case 4.

Fig. 15(b)–(e) shows the output current, grid voltage, and T_7 currents in four situations. In this case, the measure output current THD is still 1.57%. According to the analysis in the previous section, reverse direction current will flow through T_7 in states C and F since in reactive power region both redundant one-level switching states are required to balance the FC voltage which results in the output current flowing through T_7 in states C and F in reactive power zones, so the reactive output current through T_7 is inevitable. However, with the optimal zero level switching states selection, no current will pass through T_7 when inverter is generating zero level. So in case 1, as shown in the detailed waveform of Fig. 15(b), it is observed that only reverse direction current is going through switch T_7 , and the measured T_7 current peak value is 5.5A ($= 5.5 \text{ A}/12.8 \text{ A} = 43\%$). In case 2, it is shown that when inverter is switched between zero and one




Fig. 17. Experimental results under unity power factor condition: waveforms of inverter output voltage, grid voltage, FC voltage, and output current.

levels, the reverse direction current as well as same direction current is passing through T_7 , so the T_7 current peak value is increased to 11.7 A ($= 11.7\text{ A}/12.8\text{ A} = 91\%$). Similarly, in cases 3 and 4, half active and reverse direction current is flowing through T_7 , which is also undesirable.

Fig. 16 gives the simulation results under the extreme situation: $\text{PF} = 0$. As can be observed, the peak value of T_7 current in four cases is always equal to the peak value of output current which is 12.8 A. Additionally, the average current or conduction loss of T_7 in case 1 is the lowest. All the simulation results are consistent with the previous analysis and verify the proposed topology is capable of operating under full PF condition.

With simulation results under active and reactive PF conditions, it is concluded that the proposed 7S-5L-ANPC inverter is capable of achieving the same performance as the conventional 5L-ANPC inverters, and the proposed modulation strategy will result in the lowest current through T_7 , which means system cost can be further reduced.

VIII. EXPERIMENT VERIFICATION

A 1 kVA single-phase 7S-5L-ANPC inverter grid-connected laboratory prototype is built up to verify the proposed topology and modulation method. For the control circuit, a combination of the Texas Instruments TMS320F28335 DSP chip and the Altera Cyclone IV EP4CGX22 FPGA card is used to provide precise mathematical calculations and real-time control functions. The experimental parameters are identical to the ones used in simulation section, which are shown in Table VI. The FC capacitance is selected to be $310\text{ }\mu\text{F}$ (part number: 947C311K102CBMS).

The experimental waveforms under unity PF condition are shown in Figs. 17 and 18. The inverter output voltage, grid voltage, FC voltage, and output current of the new 7S-5L-ANPC inverter are shown from top to bottom in Fig. 17. The grid voltage is 110 V@60 Hz. The modulation index is around 0.78. The FC voltage is balanced at 100 V. The measured peak-to-peak FC voltage ripple is 2.1 V ($= 2.1\text{ V}/100\text{ V} = 2.1\%$). The output




Fig. 18. Experimental results under unity power factor condition: waveforms of lower dc-link capacitor voltage, upper dc-link capacitor voltage, FC voltage, and output current.




Fig. 19. Experimental results under reactive power operation ($\text{PF} = 0.9$, capacitive): waveforms of inverter bridge voltage, grid voltage, FC voltage, and output current.




Fig. 20. Experimental results under reactive power condition ($\text{PF} = 0.9$, capacitive): waveforms of lower dc-link capacitor voltage, upper dc-link capacitor voltage, FC voltage, and output current.




Fig. 21. Waveform of T_7 current in modulation case 1 (PF = 0.9, capacitive).




Fig. 22. Waveform of T_7 current in modulation case 2 (PF = 0.9, capacitive).




Fig. 23. Waveform of T_7 current in modulation case 3 (PF = 0.9, capacitive).

current is sinusoidal without distortion and in phase with grid voltage. The measured output current THD is 1.6%.

In addition to FC voltage and ac current waveforms, Fig. 18 also shows the voltages of two dc-link capacitors: channel 1 shows the lower dc-link capacitor voltage waveform while channel 2 gives the upper dc-link capacitor voltage waveform. As




Fig. 24. Waveform of T_7 current in modulation case 4 (PF = 0.9, capacitive).

can be observed, voltages of both dc capacitors have a line-frequency fluctuation since during half-grid cycle only one dc capacitor is providing the energy to the output. The measured dc-link capacitor voltage ripple is 12 V ($= 12 \text{ V}/200 \text{ V} = 6\%$). The balanced FC and dc-link capacitors voltages verify the modulation method in active power condition.

The experimental verification is also carried out in reactive PF situation. To be consistent with simulation results, the PF is selected to be 0.9 (capacitive). Figs. 19 and 20 show the experimental results.

From top to bottom, the waveforms are: the five-step bridge voltage, grid voltage, FC voltage, and ac current of 7S-5L-ANPC inverter, as shown in Fig. 19, respectively. In this case, the measured peak-to-peak FC voltage ripple is reduced to 1.9 V ($= 1.9 \text{ V}/100 \text{ V} = 1.9\%$). The inverter produces good quality current waveform without distortion. The grid voltage leads the output current by 25.8° . The inverter still produces good quality current waveform without distortion. The measured THD value of output current is still 1.6%. Fig. 20 shows two dc-link capacitors voltages, FC voltage, and output current. Same as waveforms of DC-link capacitors voltages in unity PF, the measured peak-to-peak DC-link capacitor ripple voltage is 11.4 V ($= 11.4 \text{ V}/200 \text{ V} = 5.7\%$).

In order to testify the effectiveness of T_7 current stress analysis, the experimental verification under 0.9 PF condition (capacitive) in four cases is done. The results are shown in Figs. 21–24, respectively. As can be observed, the T_7 current stress in case 1 is the lowest, which is consistent with the earlier analysis and simulation results.

IX. CONCLUSION

In this paper, a novel 7S-5L-ANPC inverter topology has been proposed. As compared with the conventional 5L-ANPC inverter, it requires seven active switches for single phase and a low current rating switch can be selected for the seventh switch under high PF situation. The operating principles and switching states are presented. The detailed comparison between the proposed topology and the conventional 5L-ANPC topologies in terms of voltage stress and efficiency is made. The specific

modulation strategy of 7S-5L-ANPC inverter under reactive power operation has been proposed. Computer simulation and experimental prototype based on a single phase 1 kVA prototype have been carried out in unity power factor condition and reactive power condition. The validity and advantages of the proposed topology and modulation method are demonstrated.

REFERENCES

- [1] S. Kouro *et al.*, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [2] F. Z. Peng, W. Qian, and D. Cao, "Recent advances in multilevel converter/inverter topologies and applications," in *Proc. Int. Power Electron. Conf.*, 2010, pp. 492–501.
- [3] F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," *IEEE Trans. Ind. Electron.*, vol. 37, no. 2, pp. 611–618, Feb. 2001.
- [4] J. Rodriguez, Jih-Sheng Lai, and Fang Zheng Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Apr. 2002.
- [5] F. H. Khan and L. M. Tolbert, "A multilevel modular capacitor clamped DC-DC converter," in *Proc. 41st IEEE Ind. Appl. Conf.*, 2006, pp. 966–973.
- [6] F. Zhang, S. Yang, F. Z. Peng, and Z. Qian, "A zigzag cascaded multilevel inverter topology with self voltage balancing," in *Proc. IEEE Appl. Power Electron. Conf.*, 2008, pp. 1632–1635.
- [7] H. Wang, Y. Liu, and P. C. Sen, "A neutral point clamped multilevel topology flow graph and space NPC multilevel topology," in *Proc. 2105 IEEE Energy Convers. Congr. Expo.*, 2015, pp. 3615–3621.
- [8] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, May 1981.
- [9] T. a. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage-source inverters," in *Proc. IEEE 23rd Annu. Power Electron. Spec. Conf.*, 1992, pp. 397–403.
- [10] X. Kou, K. A. Corzine, and Y. L. Familiant, "A unique fault-tolerant design for flying capacitor multilevel inverter," *IEEE Trans. Power Electron.*, vol. 19, no. 4, pp. 979–987, Apr. 2004.
- [11] Y. Kashihara and J. I. Itoh, "Performance evaluation among four types of five-level topologies using Pareto front curves," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2013, pp. 1296–1303.
- [12] G. Gateau, T. a. Meynard, L. Delmas, and H. Foch, "Stacked multicell converter (SMC): Topology and control," *Eur. Power Electron. Drives J.*, vol. 12, no. 2, pp. 14–18, Feb. 2002.
- [13] P. Barbosa, P. Steimer, J. Steinke, L. Meysenc, M. Winkelkemper, and N. Celanovic, "Active neutral-point-clamped multilevel converters," in *Proc. 36th IEEE Power Electron. Spec. Conf.*, 2005, pp. 2296–2301.
- [14] T. Brückner, S. Bernet, and H. Güldner, "The active NPC converter and its loss-balancing control," *IEEE Trans. Ind. Electron.*, vol. 52, no. 3, pp. 855–868, Mar. 2005.
- [15] Y. Jiao and F. C. Lee, "New modulation scheme for three-level active neutral-point-clamped converter with loss and stress reduction," *IEEE Trans. Ind. Electron.*, vol. 62, no. 9, pp. 5468–5479, Sep. 2015.
- [16] Y. Kashihara and J. I. Itoh, "Parameter design of a five-level inverter for PV systems," in *Proc. 8th IEEE Int. Conf. Power Electron. ECCE Asia*, 2011, pp. 1886–1893.
- [17] J. Li, S. Bhattacharya, and A. Q. Huang, "A new nine-level active NPC (ANPC) converter for grid connection of large wind turbines for distributed generation," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 961–972, Mar. 2011.
- [18] J. Li, A. Q. Huang, Z. Liang, and S. Bhattacharya, "Analysis and design of active NPC (ANPC) inverters for fault-tolerant operation of high-power electrical drives," *IEEE Trans. Power Electron.*, vol. 27, no. 2, pp. 519–533, Feb. 2012.
- [19] L. A. Serpa, P. M. Barbosa, P. K. Steimer, and J. W. Kolar, "Five-level virtual-flux direct power control for the active neutral-point clamped multilevel inverter," in *Proc. IEEE Power Electron. Spec. Conf.*, 2008, pp. 1668–1674.
- [20] H. R. Teymour, D. Sutanto, K. M. Muttaqi, and P. Ciufo, "A novel modulation technique and a new balancing control strategy for a single-phase five-level ANPC converter," *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1215–1227, Feb. 2015.
- [21] K. Wang, L. Xu, Z. Zheng, and Y. Li, "Capacitor voltage balancing of a five-level ANPC converter using phase-shifted PWM," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1147–1156, Mar. 2015.
- [22] T. B. Soeiro, R. Carballo, J. Moia, G. O. Garcia, and M. L. Heldwein, "Three-phase five-level active-neutral-point-clamped converters for medium voltage applications," in *Proc. 2013 Brazil Power Electron. Conf.*, 2013, pp. 85–91.
- [23] R. Solution, T. H. D. Minimization, J. Li, and A. Q. Huang, "An optimum PWM strategy for 5-level active NPC (ANPC) converter based on real-time solution for THD minimization," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2009, pp. 1976–1982.
- [24] S. R. Pulikanti, V. G. Agelidis, and A. A. Fc, "Hybrid flying-capacitor-based converter operated with SHE-PWM," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4643–4653, Oct. 2011.
- [25] H. Wang, L. Kou, Y. Liu, and P. C. Sen, "Seven-switch five-level active neutral-point clamped converter and optimal modulation strategy," in *Proc. IEEE Appl. Power Electron. Conf.*, 2016, pp. 2278–2285.
- [26] K. Wang, Z. Zheng, Y. Li, K. Liu, and J. Shang, "Neutral-point potential balancing of a five-level active neutral-point-clamped inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1907–1918, May 2013.
- [27] V. G. Agelidis, "Non-deterministic AM-PWM strategy for three-phase VSI," in *Proc. 20th Int. Conf. Ind. Electron., Control Instrum.*, 1994, pp. 73–78.
- [28] D. Floricau, E. Floricau, and M. Dumitrescu, "Natural doubling of the apparent switching frequency using three-level ANPC converter," in *Proc. Int. School Nonsinusoidal Currents Compensation*, 2008, pp. 1–6.

Hongliang Wang (M'12–SM'15) received the B.Sc. degree from Anhui University of Science and Technology, Huainan, China in 2004, and received the Ph.D. degree from Huazhong University of Science and Technology, Wuhan, China in 2011.



From 2004 to 2005, he was an Electrical Engineer at Zhejiang Hengdian Thermal Power Plant. From 2011 to 2013, he was a Senior System Engineer at Sungrow Power Supply Co., Ltd. Since 2013, he has been a Post-Doctoral Fellow at Queen's University, Kingston, ON, Canada. His research interests include the area of power electronics, including digital control, modulation and multilevel topology of inverter for photovoltaic application and micro-grids application; resonant converters and server power supplies, and LED drivers. He has published more than 40 papers in conferences and journals. He is the inventor/co-inventor of 41 China issued patents, 13 US pending patents and four PCT pending patents.

Dr. Wang is currently a senior member of China ElectroTechnical Society; a senior member of China Power Supply Society (CPSS). He serves as a member of CPSS Technical Committee on Standardization; a member of CPSS Technical Committee on Renewable Energy Power Conversion; a vice-chair of Kingston Section, IEEE; a session chair of ECCE 2015; a TPC member of ICEMS2012; and a China Expert Group member of IEC standard TC8/PT 62786.

Lei Kou (S'15) received the B.S and M.S degree in electrical engineering from Hunan University, Changsha, Hunan, China, in 2010 and 2013 respectively. He is current is working toward the Ph.D. degree in power electronics at Queen's University, Kingston, ON, Canada.



His current research interests include digital control techniques, modulation strategies, topology research of multilevel converters, and renewable energy systems.



Yan-Fei Liu (M'94–SM'97–F'13) received the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

From February 1994 to July 1999, he was a Technical Advisor with the Advanced Power System Division of Nortel Networks. In 1999, he joined Queen's University, where he is currently a Professor in the Department of Electrical and Computer Engineering. His research interests include digital control technologies for high efficiency, fast dynamic response

dc–dc switching converter and ac–dc converter with power factor correction, resonant converters and server power supplies, and LED drivers. He holds 22 U.S. patents and has published more than 170 technical papers in IEEE Transactions and conferences. He is also a principal contributor for three IEEE standards.

Dr. Liu serves as an Editor of IEEE JOURNAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS (IEEE JESTPE) since 2012, an Associate Editor for IEEE TRANSACTIONS ON POWER ELECTRONICS since 2001, and an Editor in Chief for special issue of Power Supply on Chip of IEEE TRANSACTIONS ON POWER ELECTRONICS from 2011 to 2013. He also served as the Guest Editor for special issues of JESTPE: Miniturization of Power Electronics Systems, as well as Green Power Supplies. He also served as the Co-General Chair of ECCE 2015. He has been the Chair of PELS Technical Committee on Control and Modeling Core Technologies since 2013 and the Chair of PELS Technical Committee on Power Conversion Systems and Components from 2009 to 2012.



Paresh C. Sen (M'67–SM'74–F'89–LF'04) was born in Chittagong, Bangladesh. He received the B.Sc. (with hon. in physics) and M.Sc. (Tech.) degrees in applied physics from the University of Calcutta, Calcutta, India in 1958 and 1962, respectively, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1965 and 1967, respectively.

He is currently an Emeritus Professor of electrical and computer engineering at Queen's University, Kingston, ON, Canada. He has worked for industries

in India and Canada and was a consultant to electrical industries in Canada. He has authored more than 215 technical papers in the general area of electric motor drives and power electronics. He is the author of two internationally acclaimed textbooks: *Principles of Electric Machines and Power Electronics* (Wiley 1989, 1997, 2013) and *Thyristor DC Drives* (Wiley 1981). He has taught electric machines, power electronics and electric drive systems for more than 45 years. His fields of interest include power electronics, electric drive systems, switching power supplies, wind energy systems, digital control, and modern control techniques for power electronics and motor drive systems.

Dr. Sen has served IEEE in various capacities: as an Associate Editor, a Distinguished Lecturer, the Chairman of the Technical Committees on power electronics and energy systems, a Session Organizer, a Session Chairperson, and a Paper Reviewer. He served as a Natural Science and Engineering Research Council of Canada Scientific Liaison Officer evaluating university-industry co-ordinated projects. He is globally recognized as an authority in power electronics and motor drive systems. He received the IEEE- Industry Application Society Outstanding Achievement Award in 2008, and the IEEE-Canada Outstanding Engineering Educator Award in 2006 for his outstanding contributions over four decades as a Researcher, Supervisor, Teacher, Author, and Consultant. He also received the IAS-IDC Prize Paper Award in 1986. He is a fellow of EIC. As an Emeritus Professor, he continues to be active in research, supervision of graduate students and in several IEEE societies.