

# Bang–Bang Charge Control for LLC Resonant Converters

Zhiyuan Hu, *Student Member, IEEE*, Yan-Fei Liu, *Fellow, IEEE*, and Paresh C. Sen, *Life Fellow, IEEE*

**Abstract**—This paper proposes a Bang–Bang Charge Control (BBCC) method for LLC resonant converters. Instead of switching frequency control, the BBCC method utilizes the series resonant capacitor voltage level to trigger the MOSFETs’ switching actions. Advantages of the proposed method include fast dynamic performance and simple implementations. Small-signal analysis shows that the loop bandwidth can achieve around 1/6 of the switching frequency in all operating conditions. Experimental results show that 5 to 25 A load step transients are completed within only seven switching cycles at both 400- and 300-V input-voltage conditions. Practical considerations are also discussed in detail.

**Index Terms**—Charge control, resonant power conversion, switched-mode power supply, transient response.

## NOMENCLATURE

ABCbits	Number of bits of analog-to-digital converter.	$L_p$	Parallel resonant inductance.
$C_j$	Charge-equivalent value of MOSFET junction capacitance.	$L_s$	Series resonant inductance.
$C_o$	Output capacitance.	$N$	Transformer turns ratio.
$C_s$	Series resonant capacitance.	$P_{in}$	Input power.
DACbits	Number of bits of digital-to-analog converter.	$q_{DAC}$	Quantization step of digital-to-analog converter.
$e$	Tolerance of sensing resistors.	$q_E$	Quantization step of per-cycle input energy.
$f_{pole}$	Dominant pole frequency of LLC power stage.	$Q_{net}$	Per-cycle net input charge.
$f_s$	Switching frequency.	$q_Q$	Quantization step of per-cycle input charge.
$F_s$	dc operating point of switching frequency.	$q_{thH}$	Quantization step of BBCC control threshold $v_{thH}$ .
$\hat{f}_s$	Small-signal variable of switching frequency.	$q_{V_o}$	Quantization step of output voltage.
Gain <sub>DC</sub>	dc gain of LLC power stage.	$R_L$	Load resistance.
$I_o$	Load current.	$s$	Laplace variable.
$i_{sec}$	Secondary-side current from output rectifier.	$t_{Hoff}$	Time point when high-side gate is turned-off.
$\hat{i}_{sec}$	Small-signal variable of secondary-side current from output rectifier.	$t_{Loff}$	Time point when low-side gate is turned-off.
$K_a$	Partial derivative of $i_{sec}$ with respect to $v_o$ .	$v_{comp}$	Compensated error signal.
$K_b$	Partial derivative of $i_{sec}$ with respect to $v_{thH}$ .	$v_{Cs}$	Series resonant capacitor voltage.
$K_c$	Partial derivative of $i_{sec}$ with respect to $f_s$ .	$V_{DAC,max}$	Full-scale range of digital-to-analog converter.
$K_d$	Partial derivative of $f_s$ with respect to $v_o$ .	$V_{in}$	Input voltage of LLC converter.
$K_H$	Ratio of minimum $v_{thH}$ and sensed $V_{in}$ .	$V_o$	dc operating point of output voltage.
$K_{sen}$	Attenuation factor of $V_{in}$ and $v_{Cs}$ in sensing circuit.	$v_o$	Output voltage.
$K_{Vo}$	Sensing gain of output voltage.	$\hat{v}_o$	Small-signal variable of output voltage.
		$V_{ref}$	Reference output voltage in control circuit.
		$v_{thH}$	BBCC control threshold of high-side gate turn-off point.
		$\hat{v}_{thH}$	Small-signal variable of $v_{thH}$ .
		$v_{thL}$	BBCC control threshold of low-side gate turn-off point.
		$Z_o$	Impedance of output network, including load resistance and output capacitance.

## I. INTRODUCTION

THE LLC resonant topology [1]–[5] emerged in recent years. Its applications now include laptop adaptor [2], [6], flat panel TV [7], [8], LED lighting [9], [10], computer [11]–[13], battery charger [14], photovoltaic energy [15], [16], fuel cell [17], [18], and transportation [19]–[21] among many others. Its main advantages are the high-power efficiency and the integrated magnetic components [22]–[25]. However, the dynamic performance of LLC converters has been unfavorable due to limited bandwidth.

With conventional voltage-mode control, the small-signal characteristics of LLC converters vary with operating conditions. It changes between a first-order system and a second-order system at different gain points [26]–[28]. The second-order scenario puts constraints to the compensator design, and thus limits the loop bandwidth.

Several technologies are proposed to improve the dynamic performance of LLC converters:

Manuscript received December 9, 2013; revised February 12, 2014; accepted March 18, 2014. Date of publication March 21, 2014; date of current version October 7, 2014. Recommended for publication by Associate Editor C. N. M. Ho.

The authors are with the Department of Electrical and Computer Engineering, Queen’s University, Kingston, ON K7 L 3N6 Canada (e-mail: zhiyuan.hu@queensu.ca; yanfei.liu@queensu.ca; senp@queensu.ca).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2014.2313130

Average current-mode control for LLC converters [29], [30] provides constant dynamic performance at different input voltages. However, it only removes the impact of input voltage variation, but does not show significant bandwidth improvement. The maximum achievable bandwidth is limited by two factors: 1) the low-pass filter required by the average resonant current sensing circuit; 2) the current-loop compensator, effectively another low-pass filter.

Sliding-mode control for LLC converters [31] provides fast dynamic performance but sacrifices steady-state performances. It introduces steady-state error and increases output voltage ripple. Also, the method requires sensing ripple current in the output capacitors, which is impractical when the output capacitor bank consists of many distant surface mount capacitors.

Optimal trajectory control [32] based on state-plane analysis can provide very fast dynamic performance for series resonant converters. However, trajectory control for LLC converter is very complicated because of the increased state variables and operation modes. Simplified optimal trajectory control for LLC converters [33] is based on a closed-form solution of the resonance trajectory assuming that the switching frequency equals to the resonant frequency. It provides very fast dynamic performance. However, its limitation is also the resonant frequency assumption, which means at other switching frequencies (e.g., at low-input voltage) the solution is not valid. Also, calculating the optimal trajectory requires the inductor and the load current values; the calculation accuracy is sensitive to the component tolerance and the sensing accuracy. The dc current sensing also causes efficiency loss.

On a different note, charge control is proposed in [34] and [35] as an equivalent of current-mode control. One-cycle control [36] covers a broad range of control methods probably including the charge control. Both methods can be applied to pulse width modulation (PWM) and quasi-resonant converters, but are not suitable for full/half-bridge type resonant topologies. Charge control devices [37], [38] are developed for half-bridge LLC converters. It is a variation of the charge control method, employing a resettable integrator to determine the time length of the first half-cycle, and then making the second half-cycle an equal time length. However, in real world, the resettable integrator implementation is complicated, nonideal, and subject to noise. In addition, during soft start, burst mode, and input voltage fluctuation, the dc component of the resonant capacitor voltage needs to be controlled at  $\frac{1}{2}$  of the input voltage for optimal resonance trajectory [33], [39], [40]. Existing charge control methods do not monitor resonant capacitor voltage, thus cannot provide optimal performance.

This paper proposes a Bang–Bang Charge Control (BBCC) method for resonant converters. Instead of switching frequency modulation, the proposed method switches the MOSFETs based on the series resonant capacitor voltage. As will be disclosed later, the series resonant capacitor voltage at the MOSFETs' switching points directly controls the per-cycle input charge. Consequently, the resonant power stage becomes a first-order system, which is favorable to high-bandwidth loop compensation. In addition, the BBCC method forces the resonant tank's trajectory into new steady states within only a few switching

cycles, much faster than switching-frequency control methods do, further accelerating the transient response. Comparing to existing control methods, the proposed BBCC method has the following advantages: 1) provides very fast dynamic response in all operating conditions; 2) does not require current sensing, current loop, resettable integrator, or algorithm, thus is simple and suitable for IC integration; 3) does not sacrifice performance, such as steady-state error, output voltage ripple, efficiency, and so on.

Half-bridge LLC resonant converter is used as an example in this paper; but the proposed BBCC method can be extended to other topologies that include a series capacitor. The following sections are organized as follows: Section II explains the operation theory and the control mechanism; Section III provides small-signal analysis; Section IV discusses considerations in digital implementation; Section V demonstrates the experimental results; and Section VI concludes the paper.

## II. PROPOSED BBCC

The proposed BBCC method is based on the physics that the input electric quantity of each switching cycle can be derived from the series resonant capacitor voltage level at the switches' turn-off points. The theory is proposed in [41], and is summarized below. The control mechanism of the proposed BBCC method is described further below in this section.

### A. Review of Relationship Between Input Charge and Series Resonant Capacitor Voltage

The series resonant capacitor voltage is an integral of resonant current. In half-bridge topologies, the resonant current is also the input current during the first half-switching-cycle. Therefore, the change of the series capacitor voltage during the first half-cycle reflects the per-cycle input charge. As discussed in [41], the per-cycle input charge can be derived from the series capacitor voltage at the turn-off points of high-side and low-side switches, plus the contribution of the junction capacitances. The relation is expressed in (1), and the consequent input power is derived in (2)

$$Q_{\text{net}} = C_s [v_{Cs}(t_{H\text{off}}) - v_{Cs}(t_{L\text{off}})] + 2C_j V_{\text{in}} \quad (1)$$

$$P_{\text{in}} = V_{\text{in}} C_s f_s [v_{Cs}(t_{H\text{off}}) - v_{Cs}(t_{L\text{off}})] + 2C_j f_s V_{\text{in}}^2 \quad (2)$$

where  $Q_{\text{net}}$  is the net input charge of a switching period,  $C_s$  is the series resonant capacitor value,  $C_j$  is the junction capacitance,  $v_{Cs}(t_{H\text{off}})$  is the series capacitor voltage at the high-side switch turn-off point, and  $v_{Cs}(t_{L\text{off}})$  is the series capacitor voltage at the low-side switch turn-off point. The  $C_j$  is a charge-equivalent value of the MOSFET junction capacitance, which can be derived from the MOSFET datasheet. It is the average value of the  $C_{\text{oss}} - V_{\text{DS}}$  curve from 0 V to  $V_{\text{in}}$  [42].

Because the  $C_s$  voltage waveform is symmetrical to  $\frac{1}{2}$  of the input voltage,  $v_{Cs}(t_{H\text{off}})$  and  $v_{Cs}(t_{L\text{off}})$  have a relation described in (3)

$$\begin{aligned} \frac{V_{\text{in}}}{2} - v_{Cs}(t_{L\text{off}}) &= v_{Cs}(t_{H\text{off}}) - \frac{V_{\text{in}}}{2} \\ \Rightarrow v_{Cs}(t_{L\text{off}}) &= V_{\text{in}} - v_{Cs}(t_{H\text{off}}). \end{aligned} \quad (3)$$




Fig. 1. Simplified structure of the BBCC.




Fig. 2. Operation waveforms of a BBCC-controlled LLC converter.

### B. Proposed BBCC Control Method

In order to achieve fast dynamic response, the objective is to control the cycle-by-cycle input charge, so that the resonant power stage can be reduced to a first-order system, favorable for high-bandwidth loop compensation. As discussed previously, the per-cycle input charge is determined by the series resonant capacitor voltage at the switches' turn-off points, namely,  $v_{C_s}(t_{H\text{off}})$  and  $v_{C_s}(t_{L\text{off}})$ . The proposed BBCC method controls two voltage thresholds in the control circuitry,  $v_{thH}$  and  $v_{thL}$ , to define the desired  $v_{C_s}(t_{H\text{off}})$  and  $v_{C_s}(t_{L\text{off}})$  levels. The  $v_{C_s}$  waveform is scaled down to signal voltage level, and is then compared with two thresholds. When the sensed  $v_{C_s}$  exceeds either threshold, the corresponding switch is turned OFF and the complementary switch is turned ON. As a result, the per-cycle input charge is directly controlled by the thresholds. The simplified structure of the BBCC controller is illustrated in Fig. 1. The operation waveforms are shown in Fig. 2. The description is as follows.

$V_{in}$  and  $v_{C_s}$  are both scaled down by the same attenuation factor,  $K_{\text{sen}}$ , before connected to the BBCC control circuitry. The two thresholds,  $v_{thH}$  and  $v_{thL}$ , are generated by the BBCC control circuit. The  $v_{thH}$  is generated by the voltage loop compensator. Because the two thresholds are symmetrical to  $\frac{1}{2}V_{in}$ , the  $v_{thL}$  is generated by subtracting  $v_{thH}$  from the sensed input voltage according to (3). By definition,  $v_{thH}$  and  $v_{thL}$  have the following relation with  $v_{C_s}(t_{H\text{off}})$  and  $v_{C_s}(t_{L\text{off}})$ , respectively:

$$v_{C_s}(t_{H\text{off}}) = K_{\text{sen}}v_{thH} \quad (4)$$

$$v_{C_s}(t_{L\text{off}}) = K_{\text{sen}}v_{thL}. \quad (5)$$

Both  $v_{thH}$  and  $v_{thL}$  are compared to the sensed  $v_{C_s}$  using two comparators. When the sensed  $v_{C_s}$  is below  $v_{thL}$ , the set-reset latch (SR latch) is SET, thus the low-side gate is turned off and the high-side gate is turned on. When the sensed  $v_{C_s}$  is above  $v_{thH}$ , the SR latch is RESET, thus the high-side gate is turned off and the low-side gate is turned on. When the sensed  $v_{C_s}$  is between  $v_{thL}$  and  $v_{thH}$ , both comparators output logic LOW, and the SR latch maintains the previous state. It is noted that with

BBCC control, the switching actions of the LLC converter are triggered by voltage thresholds instead of a controlled switching frequency.

A full diagram of a BBCC-controlled LLC converter is shown in Fig. 3. The input signals include the input voltage, the resonant capacitor voltage, and the output voltage. Comparing to the simplified BBCC controller in Fig. 1, two mono-stable blocks and two AND gates with an inverting input are placed between the comparators and the SR latch. The reasons of adding such elements are discussed below.

### C. Practical Issues

1) *Light-Load Operation*: As discussed in [41], the MOSFETs' junction capacitance has a fixed contribution to the total input charge, which is represented by the second term on the right-hand side of (1). Therefore at light load, when the desired net input charge is less than the fixed input charge contributed by the junction capacitance, the first term on the right-hand side of (1) should be a negative value. This means  $v_{thH}$  must be smaller than  $v_{thL}$ —effectively reversing the extra charge back to the source. In this scenario, when the sensed  $v_{C_s}$  is between the two thresholds, it is above  $v_{thH}$  and below  $v_{thL}$  at the same time. Then, both comparators will output logic HIGH, causing illegal input combination of the SR latch, and the circuit will malfunction. In order to avoid this problem, mono-stable blocks are placed between the comparators and the SR latch, converting the comparators' positive level signals into positive pulses. The SET pulses and RESET pulses will not happen at the same time. The waveforms of light-load operation are shown in Fig. 4.

2) *Robust Operation in Fast Transient and Burst Mode*: Even with the mono-stable blocks in place, however, during large transients, when the thresholds and the  $v_{C_s}$  are fast changing, a set/reset pulse may be missed due to several reasons, causing the bang-bang operation to stop. For example, when the sensed  $v_{C_s}$  is already above the  $v_{thH}$  threshold, but the high-side turn-off pulse is missed, the high-side switch will be kept ON, then the sensed  $v_{C_s}$  will run away and never fall below  $v_{thL}$  to trigger the next switching action.

A similar runaway problem happens in burst mode, as illustrated in Fig. 5. During burst-off,  $v_{thH}$  is lower than  $v_{thL}$ . The sensed  $v_{C_s}$  may be above the  $v_{thH}$  threshold and oscillates around  $v_{thL}$ . Each time when the  $v_{C_s}$  falls below  $v_{thL}$ , it triggers a SET pulse to the SR latch. As a result, when the LLC converter enters burst-on mode, the high-side switch will be turned ON first. Then the sensed  $v_{C_s}$  will increase further above the  $v_{thH}$  threshold, and can never fall back and trigger a RESET pulse to turn OFF the high-side switch. Consequently, the switching operation will stop.

In order to ensure robust operation, the two AND gates, along with their inverting inputs, are used to reinforce the input state of the SR latch as shown in Fig. 3: when the sensed  $v_{C_s}$  is above both thresholds, the lower AND gate outputs a steady RESET signal to force the high-side switch to turn OFF; and when the sensed  $v_{C_s}$  is below both thresholds, the upper AND gate outputs a steady SET signal to force the low-side switch to turn OFF. An illustration of the mechanism is in Fig. 6. During







Fig. 3. System diagram of the proposed BBCC control.

Fig. 4. Light-load operation. When sensed  $v_{Cs}$  is within the shadow area, both comparators output logic high.Fig. 5.  $v_{Cs}$  runaway problem during burst mode.Fig. 6.  $v_{Cs}$  runaway problem solved by adding AND gates.

burst-off, the sensed  $v_{Cs}$  oscillates around  $v_{thL}$ , which generates a series of SET pulses to set the SR latch. However, the AND gate generates a RESET signal once the sensed  $v_{Cs}$  is above  $v_{thL}$  (it is always above  $v_{thH}$ ). This mechanism makes sure that, if the sensed  $v_{Cs}$  is above both thresholds when the LLC converter enters burst-on mode, the low-side gate will be turned ON first, and thus the  $v_{Cs}$  will decrease instead of run away.

The same mechanism can correct any unexpected output state of the SR latch, thus keeping the switching operation going. With the aforementioned arrangements, the BBCC operation is robust and reliable.

### III. SMALL-SIGNAL ANALYSIS

#### A. Derivation of Small-Signal Model

The BBCC method directly controls the input charge from the input voltage source in each switching cycle. This is equivalent to programming the input power. Assuming 100% efficiency, the output power equals to the input power; also, the output power is a product of the output voltage,  $v_o$ , and the average secondary-side current (the current from the output rectifier to the output capacitor),  $i_{sec}$ . Therefore, the large-signal average secondary-side current can be expressed in (6).

After the small-signal expression of  $i_{sec}$  is derived, the small-signal expression of the output voltage can be derived using (7), where  $Z_o$  is the output network's impedance, as defined in (8). In (8),  $C_o$  is the output capacitor, and  $R_L$  is the load resistance. From (7), the control-to-output transfer function can be further derived

$$i_{sec} = \frac{P_{in}}{v_o} \quad (6)$$

$$\hat{v}_o = Z_o \hat{i}_{sec} \quad (7)$$

$$Z_o = \frac{R_L}{1 + sC_o R_L}. \quad (8)$$

The aforementioned energy conversion relation is similar to that in boundary-conduction mode Flyback converter, in which the input power is programmed, and the secondary-side current is a function of the input power and the output voltage. Its small-signal analysis is discussed in [43]. A similar approach can apply to BBCC-controlled resonant converters. The derivation process is as follows.

Substituting (2), (3), and (4) into (6), the average secondary-side current can be expressed in (9)

$$i_{\text{sec}} = \frac{V_{\text{in}} C_s f_s (2K_{\text{sen}} v_{\text{thH}} - V_{\text{in}}) + 2C_j f_s V_{\text{in}}^2}{v_o}. \quad (9)$$

When deriving control-to-output transfer function, the input voltage is treated as a constant. Then, the secondary-side current  $i_{\text{sec}}$  is only affected by  $v_o$ ,  $v_{\text{thH}}$ , and  $f_s$ . Its small-signal model can be obtained by linearization around the steady state operation point [43], as derived in (10)

$$\hat{i}_{\text{sec}} = K_a \hat{v}_o + K_b \hat{v}_{\text{thH}} + K_c \hat{f}_s \quad (10)$$

where  $K_a$ ,  $K_b$ , and  $K_c$  are partial derivatives defined as follows:

$$K_a = \frac{\partial i_{\text{sec}}}{\partial v_o} = -\frac{V_{\text{in}} C_s F_s (2K_{\text{sen}} V_{\text{thH}} - V_{\text{in}}) + 2C_j F_s V_{\text{in}}^2}{V_o^2} \quad (11)$$

$$K_b = \frac{\partial i_{\text{sec}}}{\partial v_{\text{thH}}} = \frac{2V_{\text{in}} C_s F_s K_{\text{sen}}}{V_o} \quad (12)$$

$$K_c = \frac{\partial i_{\text{sec}}}{\partial f_s} = \frac{V_{\text{in}} C_s (2K_{\text{sen}} V_{\text{thH}} - V_{\text{in}}) + 2C_j V_{\text{in}}^2}{V_o} \quad (13)$$

where  $V_o$ ,  $V_{\text{thH}}$ ,  $F_s$  are the dc operation points of  $v_o$ ,  $v_{\text{thH}}$ , and  $f_s$ , respectively.

The output voltage  $v_o$  is a function of the switching frequency  $f_s$ . Therefore, in small-signal model,  $f_s$  can be mathematically expressed as a function of  $v_o$

$$\hat{f}_s = K_d \hat{v}_o. \quad (14)$$

$K_d$  is the partial derivative of  $f_s$  with respect to  $v_o$ . It takes into account the slight switching frequency variation with respect to the output voltage fluctuation. This amount is related to the resonant tank property, namely, the frequency-versus-gain curve.

It is possible to derive the expression of the frequency-versus-gain curve using fundamental harmonic approximation (FHA) approach, and then further derive the value of  $K_d$ . However, the result would be inaccurate if the switching frequency is distant from the resonant frequency [44], [45]. In order to demonstrate the accuracy of the proposed small-signal model,  $K_d$  is measured in simulation in this paper.

Substituting (14) and (10) into (7), the small-signal expression of the output voltage is derived in (15)

$$\hat{v}_o = Z_o \hat{i}_{\text{sec}} = Z_o (K_a \hat{v}_o + K_b \hat{v}_{\text{thH}} + K_c K_d \hat{v}_o). \quad (15)$$

From (15), the small-signal transfer function from  $v_{\text{thH}}$  to  $v_o$  is derived in (16)

$$\frac{\hat{v}_o}{\hat{v}_{\text{thH}}} = -\frac{Z_o K_b}{K_c K_d Z_o + K_a Z_o - 1}. \quad (16)$$

TABLE I  
SIMULATION PARAMETERS

Topology	Half-bridge LLC resonant
Input voltage ( $V_{\text{in}}$ )	400V – 300V
Output voltage ( $V_o$ )	12V
Transformer turns ratio	20:1
Parallel inductance ( $L_p$ )	86 $\mu$ H
Series inductance ( $L_s$ )	12 $\mu$ H
Series capacitance ( $C_s$ )	36 nF
Junction capacitance ( $C_j$ )	1 nF
Output capacitance ( $C_o$ )	4 mF
Attenuation factor ( $K_{\text{sen}}$ )	125
Switching frequency ( $f_s$ )	120kHz – 170 kHz

Substituting (11), (12), (13), and (15) into (16) gives (17)

$$\frac{\hat{v}_o}{\hat{v}_{\text{thH}}} = \frac{2V_o K_{\text{sen}} F_s C_s V_{\text{in}} R_L}{-2C_s K_d K_{\text{sen}} R_L V_{\text{in}} V_o V_{\text{thH}} - 2C_j K_d R_L V_{\text{in}}^2 V_o + C_s K_d R_L V_{\text{in}}^2 V_o + 2C_s K_{\text{sen}} R_L V_{\text{in}} V_{\text{thH}} F_s + 2C_j R_L V_{\text{in}}^2 F_s - C_s R_L V_{\text{in}}^2 F_s + V_o^2 + sC_o R_L V_{\text{in}}^2}. \quad (17)$$

Equation (17), although appears complicated at first glance, only has one pole in the denominator. It reveals that the BBCC-controlled resonant power stage is a first-order system regardless the input voltage and the load current conditions. The pole frequency (in Hz) is derived in (18), and the dc gain (absolute) is derived in (19)

$$f_{\text{pole}} = \frac{-2C_s K_d K_{\text{sen}} R_L V_{\text{in}} V_o V_{\text{thH}} - 2C_j K_d R_L V_{\text{in}}^2 V_o + C_s K_d R_L V_{\text{in}}^2 V_o + 2C_s K_{\text{sen}} R_L V_{\text{in}} V_{\text{thH}} F_s + 2C_j R_L V_{\text{in}}^2 F_s - C_s R_L V_{\text{in}}^2 F_s + V_o^2}{2C_o R_L V_o^2 \pi} \quad (18)$$

$$\text{Gain}_{\text{DC}} = \frac{2V_o K_{\text{sen}} F_s C_s V_{\text{in}} R_L}{-2C_s K_d K_{\text{sen}} R_L V_{\text{in}} V_o V_{\text{thH}} - 2C_j K_d R_L V_{\text{in}}^2 V_o + C_s K_d R_L V_{\text{in}}^2 V_o + 2C_s K_{\text{sen}} R_L V_{\text{in}} V_{\text{thH}} F_s + 2C_j R_L V_{\text{in}}^2 F_s - C_s R_L V_{\text{in}}^2 F_s + V_o^2}. \quad (19)$$

## B. Verification of Small-Signal Model

SIMPLIS simulation software is used to verify the above small-signal model. The parameters used in simulation are summarized in Table I.

Open-loop Bode plots for heavy load ( $R_L = 0.48 \Omega$ ) and light load ( $R_L = 2 \Omega$ ) at 400- and 300-V input conditions are shown in Fig. 7. As predicted by (17), the transfer function is a first-order system in all operating conditions. The phase delay is 90° up to near the switching frequency, reassuring it is a first-order system. A double-pole is observed at the switching frequency, which is not included in the derived small-signal model. The related discussion is further below in this section. Since the double-pole stays at the switching frequency, it does not impose complexity in loop compensation.

In order to verify the accuracy of the derived small-signal model, the calculated Bode plots using (17) is shown in Fig. 8. Comparisons of calculated and simulated dc gains and pole frequencies are summarized in Table II and Table III. When using (17), (18), and (19) for calculation, the dc operation points of  $f_s$  and  $K_d$  are obtained from simulation. The dc point of  $v_{\text{thH}}$




Fig. 7. Simulated Bode plots of BBCC-controlled LLC converter from  $v_{\text{th}H}$  to  $v_o$ .




Fig. 8. Calculated control-to-output Bode plots using (17).

TABLE II  
COMPARISON OF CALCULATED AND SIMULATED DC GAINS

<b>Operating condition</b>	<b>DC gain</b>	
	<i>Calculation</i>	<i>Simulation</i>
<b>400V light load</b>	29.8 dB	29.5 dB
<b>400V heavy load</b>	17.3 dB	17.3 dB
<b>300V heavy load</b>	14.2 dB	14.2 dB

TABLE III  
COMPARISON OF CALCULATED AND SIMULATED POLE FREQUENCIES

<b>Operating condition</b>	<b>Pole frequency</b>	
	<i>Calculation</i>	<i>Simulation</i>
<b>400V light load</b>	66.3 Hz	67.2 Hz
<b>400V heavy load</b>	276.7 Hz	270.1 Hz
<b>300V heavy load</b>	226.1 Hz	207.7 Hz




Fig. 9. Simulated Bode plots of BBCC-controlled LLC converter after compensation.

can be measured in simulation as well, or calculated from (20)

$$V_{\text{th}H} = \frac{1}{K_{\text{sen}}} \left( \frac{V_o^2}{2R_L F_s V_{\text{in}} C_s} + \frac{V_{\text{in}}}{2} - \frac{C_j}{C_s} V_{\text{in}} \right). \quad (20)$$

Fig. 8, Table II, and Table III demonstrate that the derived small-signal model is highly consistent with the simulation results; only the double-pole at the switching frequency is neglected.

### C. Compensator Design

From the Bode plots, it is observed that the gain and phase curves in all operating conditions are very close to each other from kilo-hertz frequency range to the adjacency of the switching frequency. If the cross-over frequency is placed in this window, optimal loop compensation can be achieved for all operating conditions.

Taking advantage of the first-order system, a simple Type-2 or a PI controller is sufficient to compensate the BBCC controlled resonant converter. The compensation zero should be placed to compensate the lowest pole frequency as the worst-case scenario. The Bode plots of the compensated system using Type-2 compensation are simulated using SIMPLIS software and shown in Fig. 9. In this example, the compensation zero is placed at 10 Hz. A high-frequency pole is placed at 400 kHz, which is intentionally left outside the frequency-of-interest to mimic the behavior of a PI controller.

The compensation results in Fig. 9 are summarized in Table IV. It shows that the maximum bandwidth can achieve 34 kHz at 400-V input condition, and 20 kHz at 300-V input condition. In both cases, the bandwidths have achieved 1/6 of their switching frequencies, respectively. Also, the gains at 100 Hz are above 40 dB in all conditions, which is sufficient to attenuate input voltage ripple from the upstream PFC stage.

TABLE IV  
COMPENSATION RESULTS SHOWN IN FIG. 9

Operating condition	Bandwidth	Phase margin
400V light load	34 kHz	70°
400V heavy load	34 kHz	73°
300V heavy load	20 kHz	83°




Fig. 10. Load step from 5 to 25 A (400-V input).




Fig. 11. Load step from 5 to 25 A (300-V input).

Transient responses simulated at 400- and 300-V input voltages are shown in Fig. 10 and Fig. 11. The output voltage is recovered within seven switching cycles in both cases (44 and 58 \$\mu\$S, respectively) using the same compensator. It demonstrates that the BBCC control can provide very fast dynamic performance across the entire input voltage range (300 V–400 V). The ripples on the threshold signals are due to the output voltage ripple feeding into the high-bandwidth compensator. It can be removed if use synchronized sampling (digital sampling or analog sample-and-hold).

#### D. Discussions on Resonant Tank Behavior

It is noted that, the small-signal model derived in this section is not topology-specific. It does not include the resonant component values except \$C\_s\$. Also, it does not include the high-order behavior of the resonant tank, which is the double-pole observed in Fig. 7. The reason is discussed as follows.

Although all the resonant components are state variables, the end result is the output power. The BBCC method directly controls the input energy in every switching cycle. Because the resonant components are not energy transfer components and they operate in resonance mode, their total stored energy only changes a little at different operating conditions. If the energy variation in the resonant tank is neglected, the input power always equals to the output power. Therefore, when the BBCC




Fig. 12. Step response of switching-frequency control, resulting in average secondary-side current changing from 10 to 20 A. \$V\_o = 12\$ V. (a) \$V\_{in} = 400\$ V, \$f\_s\$ changes from 171 482 to 171 321 Hz; (b) \$V\_{in} = 300\$ V. \$f\_s\$ changes from 132 573 to 131 596 Hz.

method controls the cycle-by-cycle input energy, the resonant power stage delivers approximately the same amount of power to the output port, even before the resonant tank enters steady state. Therefore, from output power point of view, the resonant tank disappears from the small-signal transfer function in low-medium frequency range. Consequently, the energy transfer relation in (9) dominates the low-medium frequency response, which is not topology specific.

In comparison, switching frequency modulation does not guarantee per-cycle output energy. The output power depends on the resonant tank state. After a step change of the switching frequency, the resonant tank takes many switching cycles to reach the desired output power level. The transition time is long, and notably varies in different operating conditions. This long transition time is topology-related, and affects the low-frequency dynamic response.

Simulation waveforms in Fig. 12 and Fig. 13 can illustrate the aforementioned insights.

Figs. 12 and 13 show open-loop step responses of switching-frequency controlled and BBCC-controlled LLC converters, respectively. The same power train parameters in Table I are used in simulation. A step change is applied to the control signals such that the average secondary-side current is changed from 10 to 20 A. The output voltage is set to 12 V. Fig. 12 shows that with switching-frequency control, the average secondary-side current takes 69 and 13 cycles to reach 20 A, at 400 and 300-V input voltages, respectively. Fig. 13 shows that with BBCC control, although it takes six and five cycles to enter steady state at 400- and 300-V input voltages, respectively, the average secondary-side current immediately reaches 20 A after the step change.

Above simulation studies reveal that, the BBCC-controlled LLC converter can be seen as a fast programmed power source up to high frequency range (close to switching frequency), thus




Fig. 13. Step response of BBCC control, resulting in average secondary-side current changing from 10 to 20 A.  $V_o = 12$  V. (a)  $V_{in} = 400$  V.  $v_{thH}$  changes from 1.703 to 1.898 V; (b)  $V_{in} = 300$  V.  $v_{thH}$  changes from 1.465 to 1.807 V.

the high-order resonant tank property is not shown in the low-medium frequency small-signal model.

In addition to the charge control advantage discussed previously (i.e., equivalent to a fast programmed power source), the BBCC method also inherently features trajectory control advantage: the control thresholds  $v_{thH}$  and  $v_{thL}$  also define the steady-state operation of the resonant capacitor voltage. The time durations of the two half-cycles are not necessarily identical during dynamic operation. By controlling the resonant capacitor voltage at the MOSFETs' turn-off points, the BBCC method forces the resonant tank to enter the new steady state via a much shorter trajectory than the switching-frequency control methods do. The comparison in Figs. 12 and 13 can illustrate the aforementioned insight: the BBCC method takes only six and five switching cycles to settle in the new steady state, whereas the switching-frequency control method takes 69 and 13 cycles to settle. The fast transition time of BBCC also makes the resonant tank disappear in the low-medium frequency small-signal model.

Comparing to the simplified optimal trajectory control method in [33], the BBCC method only provides a suboptimal trajectory, because the controller does not calculate the new steady state. However, it uses a fast feedback loop to approach the new steady state; in return it does not need to sense the load current, or to know the component value. More importantly, it is applicable to the entire switching frequency range.

#### E. Discussions on Impact of MOSFET Junction Capacitance

The junction capacitance value  $C_j$  is an estimated value. It contributes a fixed amount of power as described in (2). Therefore, it is of interest to understand its impact on the system performance. A case study based on quantitative analysis is provided as follows.

TABLE V  
COMPARISON OF CALCULATED DC GAINS WITH AND WITHOUT  $C_j$  TERM

Operating condition	DC gain		
	Accurate Calculation	Assume $C_j=0$	Difference
400V light load	29.8 dB	36.2 dB	6.4 dB
400V heavy load	17.3 dB	18.5 dB	1.2 dB
300V heavy load	14.2 dB	14.6 dB	0.4 dB

TABLE VI  
COMPARISON OF CALCULATED POLE FREQUENCIES WITH AND WITHOUT  $C_j$  TERM

Operating condition	Pole frequency		
	Accurate Calculation	Assume $C_j=0$	Difference
400V light load	66.3 Hz	31.6 Hz	34.7 Hz
400V heavy load	276.7 Hz	241.8 Hz	34.9 Hz
300V heavy load	226.1 Hz	215.1 Hz	11.0 Hz

When  $C_j = 1$  nF, at 200-kHz switching frequency and 400-V input voltage, the  $C_j$  related input power is

$$P_{Cj} = 2C_j f_s V_{in}^2 = 2 \cdot 1 \text{ nF} \cdot 200 \text{ kHz} \cdot (400 \text{ V})^2 = 64 \text{ W}. \quad (21)$$

Therefore, when the load is below 64 W, the  $v_{thH}$  threshold must be lower than the  $v_{thL}$  threshold, as discussed in Section II-C.

Comparisons of calculated dc gains and pole frequencies with and without the  $C_j$  term can reveal its impact on system performance. The comparisons are based on the same parameters in Table I. The comparison results are summarized in Tables V and VI.

The comparisons in Tables V and VI show that the light-load performance is notably affected by the  $C_j$  value, but not so at low-input voltage and heavy load. However, even though the impact is notable, the errors of 6-dB dc gain and 35-Hz pole frequency would have little impact to the compensator design and system stability. Besides, if the MOSFET datasheet is available, the estimation will be very good. As a conclusion of the case study, the estimation of the  $C_j$  value will have notable impact to the light-load performance, but it can be easily resolved.

#### F. Input Voltage Step Response

In practice, the input source of a LLC converter is usually a large dc-link capacitor. Therefore, a real input voltage step cannot happen in reality. For completeness, simulated dynamic responses to input voltage step are provided below. Figs. 14 and 15 show 400- to 300-V input voltage step at 5- and 25-A load conditions, respectively. The power train parameters are the same in Table I. The simulation results demonstrate that, with such a drastic input voltage step change, the output voltage generally recovers in 100  $\mu$ s (or 13 cycles), and the resonant tank settles in the new steady state within 200  $\mu$ s (or 26 cycles). The output voltage deviation is about 20 mV (0.17%) at light-load condition and 50 mV (0.42%) under heavy load condition. The fast response is due to the high bandwidth of the BBCC control loop.




Fig. 14. Input voltage step from 400 to 300 V (5-A load).




Fig. 15. Input voltage step from 400 to 300 V (25-A load).

#### IV. CONSIDERATIONS IN DIGITAL IMPLEMENTATION

The proposed BBCC method is suitable for both digital and analog circuit implementations.

The digital implementations are better suitable for relatively low switching frequency applications (several hundred kHz). When the control loop bandwidth is very high with respect to the switching frequency, the compensator does not provide sufficient attenuation for noise signals at the switching frequency; thus, the output voltage ripple signal will appear on the compensated error signal, degrading the performance. Digital control has advantages in sampling synchronization and oversampling which can easily remove the ripple. However, special considerations are needed due to the limited resolution and computing speed.

Analog implementations are better suitable for high switching frequency applications (MHz range). Analog controllers have

unlimited resolution and can work well beyond MHz range. With a reasonable output capacitor size, the output voltage ripple can be made small at high switching frequency, thus it may not need treatment. Besides, analog sample-and-hold is also available to solve the ripple problem.

In this section, considerations in DSP-based BBCC implementations are discussed.

The diagram of the proposed digital BBCC controller is in Fig. 16. The operation and design considerations are discussed as follows.

##### A. Design of Amplifier Circuit

The DSP uses a digital-to-analog converter (DAC) to convert the PI calculation result into an analog voltage signal. The DAC output voltage range is from 0 to its reference voltage. However, the minimum \$v\_{thH}\$ voltage, \$V\_{thH,min}\$, is near  $\frac{1}{2}$  of the sensed \$V\_{in}\$. Therefore, in order to maximize the utilization of the DAC quantization levels, the \$v\_{thH}\$ voltage is derived from summing \$V\_{thH,min}\$ and the DAC output voltage, \$v\_{comp}\$, as shown in Fig. 16. This way, all the DAC quantization levels can be utilized.

The \$V\_{thH,min}\$ corresponds to zero input charge. It can be derived as follows.

At no load, the expression of input power can be derived from (2), (3), and (4), shown in (22)

$$P_{in} = 0 = V_{in} C_s f_s (2K_{sen} V_{thH,min} - V_{in}) + 2C_j f_s V_{in}^2. \quad (22)$$

Then, the \$V\_{thH,min}\$ can be derived in (23)

$$V_{thH,min} = \frac{V_{in}(C_s - 2C_j)}{2K_{sen}C_s} = K_H \frac{V_{in}}{K_{sen}} \quad (23)$$

$$\text{where } K_H = \frac{C_s - 2C_j}{2C_s} = \frac{1}{2} - \frac{C_j}{C_s}.$$

The coefficient \$K\_H\$ is the ratio of \$V\_{thH,min}\$ and the sensed \$V\_{in}\$ voltage. The sensed \$V\_{in}\$ voltage is available in the control circuit. The \$V\_{thH,min}\$ voltage can be generated by a resistor divider.

##### B. Attenuation Factor \$K\_{sen}\$

The selection of \$K\_{sen}\$ should maximize the utilization of DAC quantization levels. The maximum swing range of \$v\_{Cs}(t\_{hoff})\$ should be identified by simulation or by (24)

$$V_{thH,max} K_{sen} = \frac{P_{o,max} - 2V_{in,min}^2 C_j f_{s,min}}{2V_{in,min} f_{s,min} C_s} + \frac{V_{in,min}}{2} \quad (24)$$

where \$P\_{o,max}\$ is the maximum output power; \$V\_{in,min}\$ is the minimum input voltage; \$f\_{s,min}\$ is the lowest switching frequency.

The maximum swing range of \$v\_{comp}\$ can be expressed in (25)

$$V_{comp,max} = V_{thH,max} - \frac{V_{in}}{K_{sen}} K_H. \quad (25)$$




Fig. 16. Digital implementation of the proposed BBCC controller.

Combining (24) and (25) gives

$$K_{\text{sen}} = \frac{1}{V_{\text{comp,max}}} \left( \frac{\frac{P_{o,\max} - 2V_{\text{in,min}}^2 C_j f_{s,\min}}{2V_{\text{in,min}} f_{s,\min} C_s}}{+ \frac{V_{\text{in,min}}}{2} - V_{\text{in,min}} K_H} \right). \quad (26)$$

Substitute  $V_{\text{comp,max}} = V_{\text{DAC,max}}$  in to (26), which means the  $v_{\text{comp}}$  voltage range is equal to the DAC full-scale range, then all the DAC quantization levels can be utilized. The  $K_{\text{sen}}$  value can be calculated accordingly. This is the minimum value for  $K_{\text{sen}}$ . If smaller, the DAC cannot provide enough modulation range for the rated power. If larger, the DAC quantization levels are not fully utilized.

In addition to maximizing the DAC resolution, the  $K_{\text{sen}}$  should be large enough to scale down all the voltage signals into the range of the analog circuit.

### C. DAC Resolution to Avoid Limit-Cycle Oscillation

The control signal,  $v_{\text{comp}}$ , is quantized by DAC, and the output voltage is quantized by analog-to-digital converter (ADC). One criterion to avoid limit-cycle oscillation is that, the DAC controlled output-voltage quantization step must be finer than the ADC sampled output-voltage quantization step [46].

The required output voltage accuracy is usually defined by the design specification, which in turn determines the required ADC resolution. Consequently, the DAC must provide a finer resolution to control the output voltage. However, the DAC only controls input charge; for the same input charge, the input energy is determined by input voltage; and for the same amount of energy, the output voltage is determined by the load current. Therefore, the DAC controlled output voltage quantization step varies with input voltage and load current. The worst-case scenario happens at minimum load current and maximum input

voltage. The following derivation calculates the required DAC resolution.

The required output voltage resolution is given by the design specification. The ADC resolution and the sensing gain should be selected accordingly to meet or exceed the specification. Once the ADC and the sensing gain are selected, the output voltage quantization step can be calculated accordingly

$$q_{V_o} = \frac{V_{\text{ADC,max}}}{2^{\text{ADCbits}} K_{V_o}} \quad (27)$$

where  $q_{V_o}$  is the quantization step of the output voltage;  $K_{V_o}$  is the sensing gain of  $V_o$ ;  $V_{\text{ADC,max}}$  is the ADC full-scale range.

To provide the aforementioned output voltage quantization step in the worst case (at the minimum output current), the per-cycle energy quantization step is determined by

$$q_E = \frac{q_{V_o} I_{o,\min}}{f_{s,\max}} \quad (28)$$

where  $q_E$  is the quantization step of the per-cycle energy;  $I_{o,\min}$  is the minimum load current before entering burst mode;  $f_{s,\max}$  is the switching frequency corresponding to  $I_{o,\min}$ , which is also the maximum switching frequency of the converter.

To provide the aforementioned per-cycle energy quantization step in the worst case (at the maximum input voltage), the per-cycle input charge quantization step is determined by

$$q_Q = \frac{q_E}{V_{\text{in,max}}}. \quad (29)$$

To provide the aforementioned per-cycle input charge quantization step, the quantization step of  $v_{\text{thH}}$  is determined by

$$q_{\text{thH}} = \frac{q_Q}{2C_s K_{\text{sen}}}. \quad (30)$$

The DAC quantization step should be finer than the  $q_{\text{th}H}$  value to avoid limit-cycle oscillation, therefore

$$q_{\text{DAC}} = \frac{q_{\text{th}H}}{2}. \quad (31)$$

Then, the required DAC bits can be calculated by (32)

$$\text{DACbits} = \text{ceil} \left( \log_2 \left( \frac{V_{\text{DAC,max}}}{q_{\text{DAC}}} \right) \right) \quad (32)$$

where  $V_{\text{DAC,max}}$  is the DAC full-scale range.

#### D. Sensing Resistor Precision

The same attenuation factor  $K_{\text{sen}}$  is used to scale down both the input voltage and the  $C_s$  voltage. The purpose of sensing the input voltage, in addition to the input over/under-voltage protections, is to derive the  $v_{\text{th}L}$  threshold based on the  $v_{\text{th}H}$  threshold, such that the two thresholds are always symmetrical to the dc component of the  $C_s$  voltage. If the two sensing gain blocks have a small mismatch, the two control thresholds will not be perfectly symmetrical. The result is slightly unbalanced output current of the two half-cycles. Therefore, the required sensing resistor precision must be investigated.

The sensing gain blocks utilize resistive dividers, which consists of two resistors. The upper arm is defined as  $R_a$ , and the lower arm is defined as  $R_b$ . Then,  $K_{\text{sen}}$  can be expressed as

$$K_{\text{sen}} = \frac{R_a + R_b}{R_b}. \quad (33)$$

From (33),  $R_a$  can be expressed as a function of  $R_b$

$$R_a = R_b (-1 + K_{\text{sen}}). \quad (34)$$

Assuming the resistors have a tolerance of  $\pm e$ , the worst-case mismatch of the two sensing gain blocks happens when

$$K_{\text{sen}1} = \frac{R_a(1+e) + R_b(1-e)}{R_b(1-e)} \quad (35)$$

$$K_{\text{sen}2} = \frac{R_a(1-e) + R_b(1+e)}{R_b(1+e)} \quad (36)$$

where  $K_{\text{sen}1}$  and  $K_{\text{sen}2}$  are nonideal attenuation factors of the sensing gain blocks.

The ratios of the nonideal  $K_{\text{sen}}$  and the ideal  $K_{\text{sen}}$  are

$$\frac{K_{\text{sen}1}}{K_{\text{sen}}} = \frac{R_a(1+e) + R_b(1-e)}{(1-e)(R_a + R_b)} \quad (37)$$

$$\frac{K_{\text{sen}2}}{K_{\text{sen}}} = \frac{R_a(1-e) + R_b(1+e)}{(1+e)(R_a + R_b)}. \quad (38)$$

Substituting (34) into (37) and (38) gives

$$\frac{K_{\text{sen}1}}{K_{\text{sen}}} = -\frac{K_{\text{sen}}e - 2e + K_{\text{sen}}}{(-1+e)K_{\text{sen}}} \quad (39)$$

$$\frac{K_{\text{sen}2}}{K_{\text{sen}}} = -\frac{K_{\text{sen}}e - 2e - K_{\text{sen}}}{(1+e)K_{\text{sen}}}. \quad (40)$$

Considering that surface mount resistors usually have less than  $\pm 1\%$  tolerance, thus  $K_{\text{sen}} \gg e$ . Therefore, the aforemen-

tioned equations can be simplified to

$$\frac{K_{\text{sen}1}}{K_{\text{sen}}} = -\frac{1+e}{-1+e} \quad (41)$$

$$\frac{K_{\text{sen}2}}{K_{\text{sen}}} = -\frac{-1+e}{1+e}. \quad (42)$$

Then, the mismatch of the two sensing gain blocks is

$$\frac{K_{\text{sen}1}}{K_{\text{sen}2}} = \frac{(1+e)^2}{(-1+e)^2}. \quad (43)$$

If choose resistors with  $\pm 1\%$  tolerance, substituting  $e = 0.01$  into (43) gives

$$\frac{K_{\text{sen}1}}{K_{\text{sen}2}} = 1.04. \quad (44)$$

It means that the two sensing blocks will have a maximum mismatch of 4%. When input voltage is 400 V, the low-side gate turn-off point could be as high as 16 V off the desired value. This asymmetrical threshold will cause notable unbalanced current in the two half-cycles.

If choose resistors with  $\pm 0.1\%$  tolerance, substituting  $e = 0.001$  into (43) gives

$$\frac{K_{\text{sen}1}}{K_{\text{sen}2}} = 1.004. \quad (45)$$

It means that the worst-case mismatching is only 0.4%. When input voltage is 400 V, the low-side gate turn-off point will be 1.6 V off the desired value. The asymmetry effect is negligible.

Based on the aforementioned analysis, sensing resistors with  $\pm 0.1\%$  tolerance are recommended.

If implemented in integrated circuits, these sensing resistors can be made by the same process, deposited on the same substrate, and trimmed to the same value to achieve optimal matching.

#### E. Comparator Hysteresis

The hysteresis of the comparators creates a fixed offset to the threshold voltages  $v_{\text{th}H}$  and  $v_{\text{th}L}$ . Their effects are discussed as follows.

If the two comparators have the same hysteresis, the offset voltage becomes a part of the threshold voltage, and is automatically compensated by the closed-loop feedback system, thus has no impact to the system performance. It is recommended to have the two comparators in a single package, thus the two comparators have closely matched hysteresis.

If the two comparators have different hysteresis, the offset voltages on the thresholds  $v_{\text{th}H}$  and  $v_{\text{th}L}$  will be different. Consequently, they will be imperfectly symmetrical to the DC component of the  $v_{C_s}$ . However, calculation shows that the effect of the hysteresis is negligible.

For example, Linear Technology LT1712 contains two comparators in a single package. The hysteresis is 0.5 mV typical. Assuming the DAC full-scale range is 1.6 V, the hysteresis voltage only counts for  $0.5 \text{ mV}/1600 \text{ mV} = 0.03\%$  of the control signal range. This is completely negligible.

Even if use a low-cost comparator with typically 6-mV hysteresis, comparing to the 1.6-V DAC output voltage range, the

hysteresis voltage only counts for  $6 \text{ mV}/1600 \text{ mV} = 0.38\%$  of the control signal range. The mismatch between the two comparators will be even smaller. Therefore, it is again negligible.

In conclusion, the comparator hysteresis has no impact to the system performance if the two comparators are matched; and has negligible impact if the two comparators are not matched. For the best performance, matched, low-hysteresis comparators are recommended.

#### F. Devices' Speed Limits

As discussed at the beginning of this section, digital BBCC and analog BBCC are suitable for different switching frequency ranges. Therefore, it is of interest to estimate the limits of both solutions.

*1) Speed of Digital Devices:* The DSP consumes the longest time during the loop execution. Taking Microchip dsPIC33F family DSCs as an example:

The maximum CPU speed is 50 MIPS. Assuming the routine PI algorithm and monitoring functions have 50 instructions, the total computing time is  $1 \mu\text{s}$ .

The successive approximation ADC (SAR) takes two-ADC clock cycles for sampling and 14-ADC clock cycles for analog-to-digital conversion. An ADC clock cycle is 35.8 ns minimum. Therefore, the ADC consumes approximately  $0.6 \mu\text{s}$ .

The DAC takes  $0.65 \mu\text{s}$  to settle a swing from 50% to 75% of the full-scale range.

Summing up the aforementioned time lengths gives  $2.25-\mu\text{s}$  processing time. Therefore, even if all other components are ideal, the DSP can only execute a control loop routine up to 444 thousand iterations per second. Increasing the switching frequency beyond 444 kHz does not bring improvement in control loop bandwidth.

The time consumptions of other logic devices are negligible. For example, the 74LVC family logic gates have around 4-ns propagation delay; Altera MAX II CPLDs have around 200-ps combinational path delay. Because the proposed BBCC logic is very simple, the total propagation delay time is no more than a few nanoseconds.

*2) Speed of Analog Devices:* Today's comparators and op-amps can work well beyond MHz range. Thus, they do not impose limitations to neither digital nor analog BBCC solutions.

For example, Linear Technology LT1711 and Texas Instruments TLV3502 comparators have only 4.5-ns propagation delay. For a BBCC-controlled LLC converters operating at 1.2-MHz switching frequency, assuming the loop bandwidth is 200 kHz, the delay time only causes  $4.5 \text{ ns}/5000 \text{ ns} \times 360^\circ = 0.3^\circ$  phase delay.

Linear Technology LTC6240 and LT1358 op-amps have 1-MHz and 11.7-MHz full power bandwidth, respectively. They are suitable for the analog circuits in the proposed BBCC circuit.

MOSFET gate drivers usually have 100 to 200-ns propagation delay time. In the aforementioned example of 200-kHz loop bandwidth, it will cause  $200 \text{ ns}/5000 \text{ ns} \times 360^\circ = 14.4^\circ$  phase delay. Thus, it will become a concern in high switching frequency applications; but the problem is also faced by all types of control methods.

In conclusion, the speed limit of digital BBCC solutions is imposed by the DSP processing time; the speed limit of analog BBCC is possibly imposed by MOSFET gate drivers' propagation delay.

#### G. Soft Start Operation

The simplest method for soft start is with analog BBCC controller, where the soft start can be simply implemented using burst mode and closed-loop control. The reference voltage slowly rises from zero. The feedback loop tries to regulate output voltage according to the reference voltage. When the output voltage is very low, the resonant current tends to have very large amplitude, thus the secondary-side current is very large, causing the output voltage to rise faster than the reference voltage. In this case, the controller enters burst mode, disabling the operation immediately. This burst mode is the same as in light-load operation. It has two functions during soft start: 1) cut out the resonant current to prevent damage; 2) regulate the output voltage to follow the reference voltage. As the output voltage increases, the resonant current amplitude will decrease. Eventually, the BBCC control will operate continuously to reach the rated output voltage.

However, the aforementioned method is not suitable for digital control. In digital control, the output voltage is sampled at intervals, thus the burst mode may not disable the operation in time to cut out the large resonant current. Instead, frequency sweep is easy to implement in DSPs. The switching frequency is swept from high to low as in conventional control methods. When the soft start is near completion, an ADC takes samples of the  $v_{Cs}$  at the switch turn-off points, and then use the sampled values to initialize the PI controller. The PI controller will generate voltage thresholds according to the sampled values; thus the BBCC logic operation is synchronized with the resonant tank. Then, the BBCC controller can smoothly take over.

#### H. Maximum and Minimum Switching Frequency Limits

Maximum and minimum switching frequency limits are practical issues for conventional switching-frequency control methods. These limits ensure proper operation of the LLC converters. The BBCC method does not control the switching frequency; but the proposed control mechanism naturally limits the switching frequency range.

The maximum switching frequency happens at maximum input voltage and light load. Same as in conventional frequency-controlled LLC converters, the maximum switching frequency can be limited by introducing burst-mode operation [39], [47], [48]. When the BBCC control threshold,  $v_{thH}$ , is lower than a predefined level, it indicates the light-load condition, which triggers the burst-mode operation. As a result, the switching frequency will not further increase.

The minimum switching frequency happens at minimum input voltage and full load. It is determined by the power train design, not by the BBCC controller. Nevertheless, the BBCC control logic inherently ensures that the operation is always in the zero-voltage switching (ZVS) region, thus it needs not to set

a minimum frequency as in conventional LLC controllers. The mechanism is explained as follows.

In the ZVS region, the resonant current zero-crossing points are lagging the MOSFET switching points. The current zero-crossing points are also the peak resonant capacitor voltage points, thus the resonant capacitor voltage reaches the peak after the MOSFET switching points. As a result, referring to Fig. 2, to trigger the low-side gate to turn-off, the resonant capacitor voltage must be descending and cross the  $v_{thL}$  threshold; the ascending cross of the  $v_{thL}$  signal is ignored by the logic. To trigger the high-side gate to turn-off, the resonant capacitor voltage must be ascending and cross the  $v_{thH}$  threshold; the descending cross of  $v_{thH}$  signal is ignored by the logic.

In the zero-current switching (ZCS) region, the logic is the opposite. The peak resonant capacitor voltage points are leading the MOSFET switching points. Therefore, the two signals that are ignored in the ZVS region should be used to trigger the MOSFET switching in the ZCS region, and the other two signals that are used in the ZVS region should be ignored in the ZCS region.

The proposed BBCC control logic is designed for the ZVS region. Referring to Fig. 1, the SR latch ignores the ascending cross of  $v_{thL}$  and the descending cross of the  $v_{thH}$  signals. As a result, it will never operate in the ZCS region.

For the sake of completeness, the BBCC method can be also designed for the ZCS region, by simply swapping the input polarities of the comparators in Fig. 1. In this case, it will always operate in the ZCS region, and never enter the ZVS region.

Instead of limiting the minimum switching frequency, the BBCC method should limit the maximum  $v_{thH}$  threshold. This is because the maximum sensed  $v_{Cs}$  voltage happens at the peak gain point; if the  $v_{thH}$  threshold rises above this level, the sensed  $v_{Cs}$  voltage cannot reach the thresholds, and the switching operation will stop. In fact, if  $K_{sen}$  is selected according to (26), the DAC output voltage range naturally limits the maximum  $v_{thH}$  voltage. If  $K_{sen}$  is selected greater, the maximum  $v_{thH}$  voltage can be calculated from (24).

### I. Over-Current Protection

The power train of the BBCC-controlled LLC converter is identical to the conventional frequency-controlled LLC converters. Therefore, the same over-current protection techniques can apply.

One commonly used method is monitoring the peak resonant capacitor voltage. When over load/short-circuit condition happens, the peak resonant capacitor voltage will surge, which triggers the over-current protection procedure, in which case the operation will either stop or enter soft start. This technique also applies to the BBCC-controlled LLC converters.

## V. EXPERIMENTAL RESULTS

The experiment is carried out using a half-bridge LLC converter. The BBCC method does not change the steady state operation of the LLC power train, thus conventional design methods for LLC converters also apply to BBCC-controlled LLC converters. The power train parameters are listed in Table VII. The system diagram is the same as in Fig. 16. A Microchip

TABLE VII  
PROTOTYPE PARAMETERS

<b>Topology</b>	Half-bridge LLC resonant
<b>Input voltage (<math>V_{in}</math>)</b>	400V – 300V
<b>Output voltage (<math>V_o</math>)</b>	12V
<b>Transformer turns ratio</b>	20:1, Center tapped
<b>Parallel inductance (<math>L_p</math>)</b>	86 $\mu$ H
<b>Series inductance (<math>L_s</math>)</b>	12 $\mu$ H
<b>Series capacitance (<math>C_s</math>)</b>	36 nF
<b>Output capacitance (<math>C_o</math>)</b>	1790 $\mu$ F (100 $\mu$ F $\times$ 8 + 330 $\mu$ F $\times$ 3)
<b>Attenuation factor (<math>K_{sen}</math>)</b>	100




Fig. 17. Steady state at 400-V input and 5-A load.




Fig. 18. Steady state at 400-V input and 25-A load.

dsPIC33F DSC is used to implement the ADC, PI controller, soft start, and protections. The BBCC logic is implemented in an Altera MAX II CPLD. It uses only 37 logic elements. In order to exploit the potential of the BBCC control, a high-speed linear opto-coupler circuit [49] is used to transmit output voltage signal to the primary side, so that the isolator is not a bottleneck of the loop bandwidth.

The steady state waveforms at 5- and 25-A load conditions are shown in Fig. 17 and Fig. 18, respectively. A 200-ns propagation delay can be observed from the waveforms, which is mainly contributed by the gate driver. Note in Fig. 17, the threshold  $v_{thH}$  is lower than  $v_{thL}$ . This is predicted in Section II, meaning that the output power is lower than that contributed by the junction capacitance.

Figs. 19 and 20 show 5- to 25-A load step at 400- and 300-V input voltage, respectively. In both cases, the output voltage is recovered within 7 switching cycles. This is an outstanding




Fig. 19. Load step from 5 A to 25 A (400-V input).




Fig. 20. Load step from 5 A to 25 A (300-V input).




Fig. 21. Load step from 25 A to 5 A (400-V input).

performance provided by a simple PI controller, and the same fast response is achieved at both 400- and 300-V input voltage. This result is also highly consistent with the simulation results in Figs. 10 and Fig. 11.

Figs. 21 and 22 show 25- to 5-A load step at 400- and 300-V input voltage, respectively. The output voltage is also recovered within only a few switching cycles.

The above experimental results demonstrate the effectiveness of the proposed BBCC control method, as well as the fast dynamic performance at both 400- and 300-V input voltages. If




Fig. 22. Load step from 25 A to 5 A (300-V input).

we use conventional control methods, the load transient would normally take tens of, or even over a hundred switching cycles.

## VI. CONCLUSION

A BBCC method is proposed for LLC resonant converters. Instead of conventional switching-frequency control, the BBCC method utilizes the series resonant capacitor voltage and a pair of voltage thresholds to determine the MOSFETs' switching points. The essence of such a control scheme is charge control plus trajectory control; therefore, it provides very fast dynamic performance in all operating conditions.

Small-signal analysis reveals that the BBCC-controlled LLC converter is a clean first-order system in all operating conditions, favorable to achieving high-loop bandwidth. Simulation results are highly consistent with the derived small-signal model, and show that the compensated loop bandwidth can achieve 1/6 of the switching frequency in all operating conditions. A digital implementation of the BBCC controller is presented, and practical design considerations are discussed in detail. Experimental results demonstrate its feasibility and the very fast dynamic performance at both 400 and 300-V input voltages, which are also consistent with simulation results.

The proposed BBCC method is simple: it does not require current sensing, current control loop, resettable integrator, or algorithm; and it simplifies the high-order resonant topology into a first-order system, thus the control loop design is made simple. For these reasons, the BBCC method is suitable for IC integration, in either analog or digital controllers. Its applications can be extended to other topologies that include a series capacitor.

## REFERENCES

- [1] B. Yang, F. C. Lee, A. J. Zhang, and G. Huang, "LLC resonant converter for front end DC/DC conversion," in *Proc. Appl. Power Electron. Conf. Expo.*, 2002, vol. 2, pp. 1108–1112.
- [2] Y. Zhang, D. Xu, M. Chen, Y. Han, and Z. Du, "LLC resonant converter for 48 V to 0.9 V VRM," in *Proc. Power Electron. Spec. Conf.*, 2004, vol. 3, pp. 1848–1854.

- [3] S. De Simone, C. Adragna, C. Spini, and G. Gattavari, "Design-oriented steady-state analysis of LLC resonant converters based on FHA," in *Proc. Int. Symp. Power Electron., Elect. Drives, Autom., Motion*, 2006, pp. 200–207.
- [4] B. Lu, W. Liu, Y. Liang, F. C. Lee, and J. D. van Wyk, "Optimal design methodology for LLC resonant converter," in *Proc. Appl. Power Electron. Conf. Expo.*, 2006, pp. 533–538.
- [5] H.-S. Choi, "Design consideration of half-bridge LLC resonant converter," *J. Power Electron.*, vol. 7, no. 1, pp. 13–20, 2007.
- [6] B.-C. Kim, K.-B. Park, C.-E. Kim, B.-H. Lee, and G.-W. Moon, "LLC resonant converter with adaptive link-voltage variation for a high-power-density adapter," *IEEE Trans. Power Electron.*, vol. 25, no. 9, pp. 2248–2252, Sep. 2010.
- [7] B. Erkmen and I. Demirel, "A very low profile dual output LLC resonant converter for LCD/LED TV applications," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3514–3524, Jul. 2014.
- [8] E.-S. Kim, Y.-J. No, S.-M. Lee, B.-G. Chung, J.-S. Lee, M.-S. Park, and D.-Y. Huh, "A low profile LLC resonant converter using novel planar transformer," in *Proc. Appl. Power Electron. Conf. Expo.*, 2012, pp. 1307–1312.
- [9] M. G. L. Roes, J. L. Duarte, and M. A. M. Hendrix, "Disturbance observer-based control of a dual-output LLC converter for solid-state lighting applications," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 2018–2027, Jul. 2011.
- [10] W. Feng, F. C. Lee, and P. Mattavelli, "Optimal trajectory control of LLC resonant converters for LED PWM dimming," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 979–987, Feb. 2014.
- [11] W. Feng, P. Mattavelli, and F. C. Lee, "Pulsewidth locked loop (PWLL) for automatic resonant frequency tracking in LLC DC–DC transformer (LLC–DCX)," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1862–1869, Apr. 2013.
- [12] Z. Hu, Y. Qiu, L. Wang, and Y.-F. Liu, "An interleaved LLC resonant converter operating at constant switching frequency," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2931–2943, Jun. 2014.
- [13] Z. Hu, Y. Qiu, Y.-F. Liu, and P. C. Sen, "A control strategy and design method for interleaved LLC converters operating at variable switching frequency," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4426–4437, Aug. 2014.
- [14] F. Musavi, M. Craciun, D. S. Gautam, W. Eberle, and W. G. Dunford, "An LLC resonant DC–DC converter for wide output voltage range battery charging applications," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5437–5445, Dec. 2013.
- [15] H. Hu, X. Fang, F. Chen, Z. J. Shen, and I. Batarseh, "A modified high-efficiency LLC converter with two transformers for wide input-voltage range applications," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1946–1960, Apr. 2013.
- [16] Q. Zhang, C. Hu, L. Chen, A. Amirahmadi, N. Kutkut, Z. J. Shen, and I. Batarseh, "A center point iteration MPPT method with application on the frequency-modulated LLC microinverter," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1262–1274, Mar. 2014.
- [17] K. Jin and X. Ruan, "Hybrid full-bridge three-level LLC resonant converter—a novel DC–DC converter suitable for fuel-cell power system," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1492–1503, 2006.
- [18] J.-Y. Lee, Y.-S. Jeong, and B.-M. Han, "An isolated DC/DC converter using high-frequency unregulated LLC resonant converter for fuel cell applications," *IEEE Trans. Ind. Electron.*, vol. 58, no. 7, pp. 2926–2934, Jul. 2011.
- [19] D. Dujic, C. Zhao, A. Mester, J. K. Steinke, M. Weiss, S. Lewdeni-Schmid, T. Chaudhuri, and P. Stefanutti, "Power electronic traction transformer—low voltage prototype," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5522–5534, Dec. 2013.
- [20] C. Zhao, D. Dujic, M. Akos, J. Steinke, M. Weiss, S. Lewdeni-Schmid, T. Chaudhuri, and P. Stefanutti, "Power electronic traction transformer—medium voltage prototype," *IEEE Trans. Ind. Electron.*, vol. 61, no. 7, pp. 3257–3268, 2013.
- [21] D. Dujic, G. K. Steinke, M. Bellini, M. Rahimo, L. Storasta, and J. K. Steinke, "Characterization of 6.5 kV IGBTs for high-power medium-frequency soft-switched applications," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 906–919, Feb. 2014.
- [22] Y. Bo, C. Rengang, and F. C. Lee, "Integrated magnetic for LLC resonant converter," in *Proc. Appl. Power Electron. Conf. Expo.*, 2002, vol. 1, pp. 346–351.
- [23] D. Fu, F. C. Lee, and S. Wang, "Investigation on transformer design of high frequency high efficiency dc–dc converters," in *Proc. Appl. Power Electron. Conf. Expo.*, 2010, pp. 940–947.
- [24] E.-S. Kim, S.-M. Lee, S. Phum, B.-G. Chung, and K.-H. Lee, "A novel planar transformer for low profile LLC resonant converter," in *Proc. Appl. Power Electron. Conf. Expo.*, 2012, pp. 2234–2239.
- [25] H. Daocheng, J. Shu, and F. C. Lee, "Matrix transformer for LLC resonant converters," in *Proc. Appl. Power Electron. Conf. Expo.*, 2013, pp. 2078–2083.
- [26] B. Yang, "Topology investigation of front end DC/DC converter for distributed power system," Ph.D. dissertation, Dept. Electr. Comput. Eng., Virginia Polytechnic Inst. State Univ., Blacksburg, VA, USA, 2003.
- [27] J. Jang, M. Joung, B. Choi, S. Hong, and S. Lee, "Dynamic analysis and control design of optocoupler isolated LLC series resonant converters with wide input and load variations," *IET Power Electron.*, vol. 5, pp. 755–764, 2012.
- [28] J. Jang, M. Joung, B. Choi, and H.-g. Kim, "Dynamic analysis and control design of optocoupler-isolated LLC series resonant converters with wide input and load variations," in *Proc. Energy Convers. Congr. Expo.*, 2009, pp. 758–765.
- [29] J. Jang, M. Joung, S. Choi, Y. Choi, and B. Choi, "Current mode control for LLC series resonant dc-to-dc converters," in *Proc. Appl. Power Electron. Conf. Expo.*, 2011, pp. 21–27.
- [30] J. Jang, P. S. Kumar, D. Kim, and B. Choi, "Average current-mode control for LLC series resonant dc-to-dc converters," in *Proc. Int. Power Electron. Motion Control Conf.*, 2012, pp. 923–930.
- [31] H. Ma, Q. Liu, and J. Guo, "A sliding-mode control scheme for LLC resonant DC/DC converter with fast transient response," in *Proc. IEEE Ind. Electron. Soc.*, 2012, pp. 162–167.
- [32] R. Oruganti, J. J. Yang, and F. C. Lee, "Implementation of optimal trajectory control of series resonant converter," *IEEE Trans. Power Electron.*, vol. 3, no. 3, pp. 318–327, Jul. 1988.
- [33] W. Feng, F. C. Lee, and P. Mattavelli, "Simplified optimal trajectory control (SOTC) for LLC resonant converters," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2415–2426, May 2013.
- [34] W. Tang, F. C. Lee, R. B. Ridley, and I. Cohen, "Charge control: Modeling, analysis, and design," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 396–403, Oct. 1993.
- [35] W. Tang, C.-S. Leu, and F. C. Lee, "Charge control for zero-voltage-switching multiresonant converter," *IEEE Trans. Power Electron.*, vol. 11, no. 2, pp. 270–274, Mar. 1996.
- [36] K. M. Smedley and S. Cuk, "One-cycle control of switching converters," *IEEE Trans. Power Electron.*, vol. 10, no. 6, pp. 625–633, Nov. 1995.
- [37] H.-S. Choi, "Current mode control for resonant converter circuits," U.S. Patent, US8085559 B1, Dec. 27, 2011.
- [38] C. Adragna, A. V. Novelli, and C. L. Sentero, "Charge mode control device for a resonant converter," U.S. Patent, US20110157927A1, Jun. 30, 2011.
- [39] W. Feng, F. C. Lee, and P. Mattavelli, "Optimal trajectory control of burst mode for LLC resonant converter," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 457–466, Jan. 2013.
- [40] W. Feng and F. C. Lee, "Optimal trajectory control of LLC resonant converters for soft start-up," *IEEE Trans. Power Electron.*, vol. 29, no. 3, pp. 1461–1468, Mar. 2014.
- [41] Z. Hu, Y.-F. Liu, and P. C. Sen, "Cycle-by-cycle average input current sensing method for LLC resonant topologies," in *Proc. Energy Convers. Congr. Expo.*, 2013, pp. 167–174.
- [42] D. Costinett, R. Zane, and D. Maksimovic, "Circuit-oriented modeling of nonlinear device capacitances in switched mode power converters," in *Proc. Control Modeling Power Electron.*, 2012, pp. 1–8.
- [43] B. T. Irving, Y. Panov, and M. M. Jovanovic, "Small-signal model of variable-frequency flyback converter," in *Proc. Appl. Power Electron. Conf. Expo.*, 2003, pp. 977–982.
- [44] G. Ivensky, S. Bronshtein, and A. Abramovitz, "Approximate analysis of resonant LLC DC–DC converter," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3274–3284, Nov. 2011.
- [45] X. Fang, H. Hu, Z. J. Shen, and I. Batarseh, "Operation mode analysis and peak gain approximation of the LLC resonant converter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1985–1995, Apr. 2012.
- [46] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 2, pp. 301–308, Jan. 2003.
- [47] B. Wang, X. Xin, S. Wu, H. Wu, and J. Ying, "Analysis and implementation of LLC burst mode for light load efficiency improvement," in *Proc. Appl. Power Electron. Conf. Expo.*, 2009, pp. 58–64.
- [48] J. Qin, Z. Moussaoui, J. Liu, and G. Miller, "Light load efficiency enhancement of a LLC resonant converter," in *Proc. Appl. Power Electron. Conf. Expo.*, 2011, pp. 1764–1768.
- [49] "HCNR200 and HCNR201 High-Linearity Analog Optocouplers," Data Sheet, Avago Technologies, 2011.



**Zhiyuan Hu** (S'10) received the M.Sc. degree from the University of Ottawa, Ottawa, ON, Canada, in 2010. He is currently working toward the Ph.D. degree in electrical engineering at Queen's University, Kingston, ON.

From 2007 to 2010, he worked at Potentia Semiconductor Corp. and Power Integrations Inc. on power management ICs. His research interests include topology, control, and design of resonant converters, digital communication in isolated power supplies, and digital power factor correction. He has one U.S. patent pending and several inventions.

Mr. Hu received the Ontario Graduate Scholarship Award, the Outstanding Presentation Award at the Applied Power Electronics Conference, the Student Presentation Winner Award at the IEEE Energy Conversion Congress and Exposition, all in 2013, and several conference travel awards from the IAS-PELS and PSMA.



**Paresh C. Sen** (M'67–SM'74–F'89–LF'04) was born in Chittagong, Bangladesh. He received the B.Sc. (with honors in physics) and the M.Sc. (Tech.) degrees in applied physics from the University of Calcutta, Calcutta, India, in 1958 and 1962, respectively, and the M.A.Sc. and Ph.D. degrees in electrical engineering from the University of Toronto, Toronto, ON, Canada, in 1965 and 1967, respectively.

He is currently an Emeritus Professor of electrical and computer engineering at Queen's University, Kingston, ON. He has worked for industries in India

and Canada and was a Consultant to electrical industries in Canada. He has authored over 215 technical papers in the general area of electric motor drives and power electronics. He is the author of two internationally acclaimed textbooks: *Principles of Electric Machines and Power Electronics* (New York, NY, USA: Wiley 1989, 1997, 2013) and *Thyristor DC Drives* (New York, NY, USA: Wiley 1981). He has taught electric machines, power electronics, and electric drive systems for over 45 years. His research interests include power electronics, electric drive systems, switching power supplies, wind energy systems, digital control, and modern control techniques for power electronics and motor drive systems. He has served the IEEE in various capacities: as an Associate Editor, Distinguished Lecturer, Chairman of the technical committees on power electronics and energy systems, Session Organizer, Session Chairperson, and paper Reviewer. He served as an NSERC (Natural Science and Engineering Research Council of Canada) Scientific Liaison Officer evaluating university–industry coordinated projects. He is a fellow of the EIC. As an Emeritus Professor, he continues to be active in research, supervision of graduate students, and in several IEEE societies.

Dr. Sen is globally recognized as an authority in power electronics and motor drive systems. He received the IEEE-IAS (Industry Application Society) Outstanding Achievement Award in 2008, and the IEEE-Canada Outstanding Engineering Educator Award in 2006 for his outstanding contributions over four decades as a Researcher, Supervisor, Teacher, Author, and Consultant. He also received the IAS-IDC Prize Paper Award in 1986.



**Yan-Fei Liu** (M'94–SM'97–F'13) received the Ph.D. degree from the Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada, in 1994.

From February 1994 to July 1999, he worked as a Technical Advisor with the Advanced Power System Division of Nortel Networks. Since 1999, he joined Queen's University, where he is currently a Professor in the Department of Electrical and Computer Engineering. His research interests include digital control technologies for high efficiency, fast dynamic response dc–dc switching converter and ac–dc converter with power factor correction, resonant converters and server power supplies, and LED drivers. He holds 22 US patents and has published more than 130 technical papers in the IEEE Transactions and conferences. He is also a Principal Contributor for two IEEE standards.

Dr. Liu serves as an Editor of the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS OF POWER ELECTRONICS (IEEE JESTPE) since 2012, an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS since 2001, an Editor-in-Chief for a Special Issue of Power Supply on Chip of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2011 to 2013, as well as technical program Cochair for the Energy Conversion Congress and Exposition in 2011. He serves as the Chair of the PELS Technical Committee on Control and Modeling Core Technologies since 2013. He served as the Chair of the PELS Technical Committee on Power Conversion Systems and Components from 2009 to 2012.