Email: reberguequentin@gmail.com — LinkedIn: linkedin.com/in/quentin-rebergue — Phone: +33658269014 — Address: Paris, France

Quentin Rebergue - Software Engineer

Profile

Looking for a full-time position in software engineering, from low-level systems to backend.

MSc in Computer Engineering (EPITA - GISTRE) in Systems / Embedded.

Fluent in French and English (TOEIC 915, C1). Interests: watchmaking, music, hiking/running , cooking.

Work Experience

- **Software Engineer - Platform team, ARISTA**, Dublin 02/2026 – Now

  Work on chip-agnostic middleware infrastructure for Strata ASIC chip (SDK parsing, code generation, DMA) in python and C++. Won 1st place at Arista's Hackathon by building an AI agent optimization tool (70% token reduction on internal codebases). Approved for production development.

- **Head of Teaching Assistants - YAKA / ACU Program, EPITA**, Kremlin-Bicetre 09/2024 – 02/2026

  Led the national team of 67 TAs and supervised 5 intensive coding bootcamps (Java, C++, JS, C/Bash, SQL) and 7 large-scale projects (compiler, HTTP server in C, malloc, POSIX shell) for 700+ 3rd-year students across 5 campuses. Implemented 1-on-1 code review mentorship model, improving TA-to-student ratio from 1:30 to 1:20.

- **Freelance Software Engineer, Various Clients**, Paris 09/2021 – 03/2024

  Built and managed full-stack information systems for 10+ clients. Led B2B survey platform as first technical lead. Architected PIM + CRM + ERP ecosystem. Owned end-to-end IS.

School Projects

- **My Docker** – Built a lightweight container runtime in C, using Linux namespaces, pivot_root, capabilities dropping, seccomp syscall filtering, and cgroups. Pulls and mounts a root filesystem from a container registry.
- **RFID Driver** – Developed a Linux kernel character device driver for the MFRC522 RFID reader with file_operations callbacks, SPI regmap communication, and a FIFO command interface. Tested via QEMU emulation.
- **Tiger Compiler** – Built compiler frontend in C++: lexing, parsing, binding, type checking, desugaring and LLVM IR.
- **GPU-Accelerated Video Analysis System (IRGPU)** – Built a real-time motion detection pipeline in C++/CUDA (reservoir sampling, morphological ops, hysteresis thresholding) profiled with Nsight Compute. Team of 4.

Education

- **MSc Computer Engineering, Low-level & Systems (GISTRE)**, EPITA 2020 – 2026
- **Preparatory Class (PTSI) in Engineering Science**, Lycée Jules Ferry Versailles 2019 – 2020

Technical Expertise

- **Programming & Languages:** ADA, C, C++, CUDA, Java, Ocaml, PostgreSQL, Python, Rust, Shell, VHDL.
- **Other / DevOps:** Git, Kubernetes, Perforce, Security, profiling, system analysis.
- **Systems:** ASIC interfacing, Bootloader, DMA, Drivers, FPGA, GPU, Kernel, Linux, Multithreading, OS, Virtualization, low-latency, memory architecture, networking.