Quincy Flint

Virtual Memory

EEL 3713C: Digital Computer Architecture

Quincy Flint

[Ionospheric Radio Lab in NEB]

Outline

Quincy Flint

1. Memory Problems

- Not enough memory
- Holes in address space
- Programs overwriting

2. What is Virtual Memory?

- Layer of indirection
- How does indirection solve above
- Page tables and translation

3. How do we implement VM?

- Create and store page tables
- Fast address translation

4. Virtual Memory and Caches

 Prevent cache performance degradation when using VM

Quincy Flint

Multi-Level Page Tables

• Given a 32-bit machine, 4 kB pages...

- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million

- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits

- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits

1M entries x 4 Bytes per entry = 4 MB page tables


- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits

• BUT, each program needs its own page table

1M entries x 4 Bytes per entry = 4 MB page tables

- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table

1M entries x 4 Bytes per entry = 4 MB page tables




- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table

1M entries x 4 Bytes per entry

= 4 MB page tables

4 MB page tables x 50 processes




- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table
 - 100 programs require 400 MB of RAM

1M entries x 4 Bytes per entry

= 4 MB page tables

4 MB page tables x 50 processes




- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table
 - 100 programs require 400 MB of RAM
 - Cannot swap pages tables to disk (normally)

1M entries x 4 Bytes per entry

= 4 MB page tables

4 MB page tables x 50 processes




- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table
 - 100 programs require 400 MB of RAM
 - Cannot swap pages tables to disk (normally)
- How can we fix this?

1M entries x 4 Bytes per entry

= 4 MB page tables

4 MB page tables x 50 processes




- Given a 32-bit machine, 4 kB pages...
 - 1 million PTEs
 - 32 bits (machine) 12 bits (page offset) = 20 bits = 1 million
 - Each PTE is around 4 Bytes wide
 - 20 bits (Physical Page) + permission bits
- BUT, each program needs its own page table
 - 100 programs require 400 MB of RAM
 - Cannot swap pages tables to disk (normally)
- How can we fix this? Indirection!

1M entries x 4 Bytes per entry

= 4 MB page tables

4 MB page tables x 50 processes



1st Level Page Table 4kB [1,024 entries] Size of 1 Page


DISK
0x0001
0x0002
0x0007
0x0008
...
0x00F5


1st Level Page Table 4kB [1,024 entries] Size of 1 Page


DISK
0x0001
0x0002
0x0007
0x0008
...
0x00F5


2nd Level Page Table


4kB each [1,024 entries]














2nd Level Page Table 4kB each [1,024 entries]


0x0001 0x0002 0x0007 0x0008 ... 0x00F5

PAGE DIRECTORY




2nd Level Page Table

4kB each [1,024 entries]




PAGE DIRECTORY

→ 0x5041	
0x00DD	
0x0165	
0x5166	
DISK	
DISK	





2nd Level Page Table


4kB each [1,024 entries]




PAGE DIRECTORY









Quiz: Multi-Level Fage Tables int

Q: With multilevel page tables, what is the smallest amount of page table data that we need in RAM to run a single 32-bit application?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 1 GB
- V. 4 MB

Quiz: Multi-Level Fage Jables int

Q: With multilevel page tables, what is the smallest amount of page table data that we need in RAM to run a single 32-bit application?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 1 GB
- V. 4 MB

A:


II. 8 kB

We must always keep the 1st level page table in RAM (4 kB) and we need at least the 2nd level page table for the application data.

Virtual Address [32 bit]

Virtual Page Number	Page Offset
31 12	2 11 0


Physical Page Number	Page Offset	
27	12 11	0



Virtual Address [32 bit]

1 st level VP#	2 nd level VP#	Page Offset	
31	12	11 (5

Physical Page Number	Page Offset	
27	12 11	0




VA: 0x00403 713

Virtual Address [32 bit]

1 st level VP#	2 nd level VP#	Page Offset	
31	12	11	0

Physical Page Number	Page Offset	
27	12 11	0




VA: 0x00403 713

Virtual Address [32 bit]

1 st level VP#	2 nd level VP#	Page Offset	
31	12	11 ()

Physical Page Number	Page Offset	
27	12 11	0




VA: 0x00403 713

Virtual Address [32 bit]

1 st level VP#	2 nd level VP#	Page Offset 713	
31	12	11	0


Physical Page Number	Page Offset	
27	12 11	0



VA: 0x00403 713

Virtual Address [32 bit]


1 st level VP#		2 nd level VP#		Page Offset	713	
31			12	11		0
Physical Add	ress [28 bits	5]				
	Physical Page Number			Page Offset		
	27		12	11		0



VA: 0x00403 713


Virtual Address [32 bit]

	1 st level VP#	2 nd level VP#	Page Offset	713	
	31	12	11		0
Physical Address [28 bits]					
	Physical Page Number		Page Offset	713	
	27	12	11		0





VA: 0x00403 713

1 st level VP#		2 nd level VP#		Page Offset	713	
31			12	11		0
Physical Address [28 bits]						
_	Physical Page	1		Page	712	
	Number			Offset	713	
	27		12	11		0





VA: 0x00403 713







VA: 0x00403 713







VA: 0x00403 713







VA: 0x00403 713







VA: 0x00403 713







VA: 0x00403 713








VA: 0x00403 713





















































PA: 0x5166 713





Illustration from the textbook (advanced)



Multi-Level Page Table: Soutro

We always need to keep the 1st level Page Table in memory

Multi-Level Rage Table: Soutro

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations

Multi-Level Fage Table: Sutro

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations

2-Tier translation

Multi-Level Fage Table: Sutro

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations
- 2-Tier translation
 - Top-most 10 bits used to index PT1

Multi-Level Rage Table: Soutro

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations
- 2-Tier translation
 - Top-most 10 bits used to index PT1
 - Middle-most 10 bits used to index PT2

Multi-Level Fage Table: Soutro

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations
- 2-Tier translation
 - Top-most 10 bits used to index PT1
 - Middle-most 10 bits used to index PT2
- Advantage:
 - We can now keep Page Tables on disk

Multi-Level Fage Table: Sutro int

- We always need to keep the 1st level Page Table in memory
- We need at least one 2nd level Page Table to do translations
- 2-Tier translation
 - Top-most 10 bits used to index PT1
 - Middle-most 10 bits used to index PT2
- Advantage:
 - We can now keep Page Tables on disk
 - We can still address the same amount of data

Quiz: Multi-Level Fage Tables int

Q: <u>With</u> multilevel page tables, if I am running *100* applications *concurrently*, how much memory do I need in RAM?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 800 kB
- V. 400 MB

Quiz: Multi-Level Fage Tables int

Q: <u>With</u> multilevel page tables, if I am running *100* applications *concurrently*, how much memory do I need in RAM?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 800 kB
- V. 400 MB

A:

IV. 800 kB

For each program, we must always keep the 1st level page table in RAM (4 kB) and we need at least one 2nd level page table to address data.

Quiz: Multi-Level Fage Tables int

Q: <u>Without</u> multilevel page tables, if I am running *100* applications *concurrently*, how much memory do I need in RAM?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 800 kB
- V. 400 MB

Quiz: Multi-Level Fage Jables int

Q: Without multilevel page tables, if I am A: running 100 applications concurrently, how much memory do I need in RAM?

4 kB

8 kB

8 MB

800 kB

400 MB

IV. 400 MB

For each program, we must keep the entire 4 MB Page Table in RAM at all times.

Inverted Page Hables Cy Flint

Quincy Flint

References Quincy Flint

- David Black-Schaffer: Lecture Series on Virtual Memory
- Patterson, Hennessy: Computer Organization and Design: the Hardware/Software Interface
- Intel Hardware Data-Sheets
- Linux: Anatomy of a Program in Memory