Quincy Flint

Virtual Memory

EEL 3713C: Digital Computer Architecture

Quincy Flint

[Ionospheric Radio Lab in NEB]

Outline

Quincy Flint

1. Memory Problems

- Not enough memory
- Holes in address space
- Programs overwriting

2. What is Virtual Memory?

- Layer of indirection
- How does indirection solve above
- Page tables and translation

3. How do we implement VM?

- Create and store page tables
- Fast address translation


4. Virtual Memory and Caches


 Prevent cache performance degradation when using VM


Quincy Flint


TLBs + Caches


























- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]






- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]

VIRTUAL CACHE


Hit




- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]




- Physical Cache
 - Must access TLB before cache [slow]





- Physical Cache
 - Must access TLB before cache [slow]



- Physical Cache
 - Must access TLB before cache [slow]
- Virtual Cache
 - Only use TLB on cache miss [faster]







Virtually Indexed, Physically Tagged [VIPT] Cache

- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently

- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM

- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address


- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag

- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag







- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag




- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag




- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag




- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag



- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag



- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag



Hit if the tag matches the Physical Address

- Virtually Indexed, Physically Tagged [VIPT] Cache
 - Allows us to access the TLB and the cache concurrently
 - Provides memory protection, like VM
- Basic Concept:
 - Lookup data in cache with virtual address
 - Verify data is correct using physical tag
- Data in cache is indexed by VA, tagged by PA

PA Tags Cache

Physical Address


Physical Tag


Compare

Hit / Miss


Hit if the tag matches the Physical Address


CPU








Cache


























 VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache




- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index TLB using Virtual Page Number




- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index TLB using Virtual Page Number
 - Index cache using Page Offset




- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index TLB using Virtual Page Number
 - TLB outputs Physical Page
 - Index cache using Page Offset




- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index **TLB** using Virtual Page Number
 - TLB outputs Physical Page
 - Index cache using Page Offset
 - Cache outputs Physical Tag



- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index TLB using Virtual Page Number
 - TLB outputs Physical Page
 - Index cache using Page Offset
 - Cache outputs Physical Tag
 - Hit if Physical Page = Physical Tag



- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index **TLB** using Virtual Page Number
 - TLB outputs Physical Page
 - Index cache using Page Offset
 - Cache outputs Physical Tag
 - Hit if Physical Page = Physical Tag
- VIPT cache is fast and safe!



- VIPT Cache: Simultaneously translate address [VA→PA] in TLB and look up data in cache
 - Index **TLB** using Virtual Page Number
 - TLB outputs Physical Page
 - Index cache using Page Offset
 - Cache outputs Physical Tag
 - Hit if Physical Page = Physical Tag
- VIPT cache is fast and safe!
 - BUT... cache size is limited by page offset

Illustration for the textbook int




FIGURE 5.30 The TLB and cache implement the process of going from a virtual address to a data item in the intrinsity FastMATH. This figure shows the organization of the TLB and the data cache, assuming a 4 KIB page size. This diagram focuses on a read; Figure 5.31 describes how to bandle writes. Note that unlike Figure 5.12, the tag and data RAMs are split. By addressing the long but narrow data RAM with the cache index concatenated with the block offset, we select the desired word in the block without a 16.1 multiplexor. While the cache is direct mapped, the TLBs fully associative Implementing a fully associative Implementanty to the virtual page number, since the entry of interest can be anywhere in the TLB. (See content addressable memories in the Elaboration on page 40s.) If the valid bit of the matching entry is on, the access is a TLB hit, and bits from the physical page number together with bits from the page offset form the index that is used to access the cache.




FIGURE 5.30 The TLB and cache implement the process of going from a virtual address to a data item in the intrinsity FastMATH. This figure shows the organization of the TLB and the data cache, assuming a 4 KiB page size. This diagram focuses on a read; Figure 5.31 describes how to handle writes. Note that unlike Figure 5.12, the tag and data RAMs are split. By addressing the long but narrow data RAM with the cache index concatenated with the block offset, we select the desired word in the block without a 16:1 multiplexor. While the cache is direct mapped, the TLB is fully associative. Implementing a fully associative TLB requires that every TLB tag be compared against the virtual page number, since the entry of interest can be anywhere in the TLB. (See content addressable memories in the Elaboration on page 408.) If the valid bit of the matching entry is on, the access is a TLB hit, and bits from the physical page number together with bits from the page offset form the index that is used to access the cache.

Quiz: VIPT Quis Notes Translated Flint

Q: With 4kB pages, how many Bytes can a direct-mapped VIPT cache store?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 800 kB
- V. 400 MB

Quiz: VIPT Quies ncy Flint

Q: With 4kB pages, how many Bytes can a direct-mapped VIPT cache store?

- I. 4 kB
- II. 8 kB
- III. 8 MB
- IV. 800 kB
- V. 400 MB

A: 4 kB

We can only use the page offset bits to index the virtual cache. With 4 kB pages we have 12 bits of page offset. This explains why level 1 caches are so small.

If we increase set-associativity we can make this seem larger!


Cache Size, Page Size, Associativity

So far we have seen direct mapped caches and TLBs

What if we increase associativity?

$$\frac{Cache\ Size}{Page\ Size} = Cache\ Associativity$$

COA Exam — Viy Solution Flint



Quincy Flint

References Quincy Flint

- David Black-Schaffer: Lecture Series on Virtual Memory
- Patterson, Hennessy: Computer Organization and Design: the Hardware/Software Interface
- Intel Hardware Data-Sheets
- Linux: Anatomy of a Program in Memory