ECE532S Digital Systems Design

Tutorial 7 - Simulating AXI Interfaces Using the AXI VIP

Last Updated: July, 2020

The goal of this tutorial is to demonstrate how to use the Xilinx AXI Verification IP (VIP) to test and verify an AXI lite peripheral using the Xilinx Vivado Simulator. This tutorial will demonstrate how to connect the VIP to your design and use it to write to and read from registers of an AXI lite IP Core, in particular the AXI GPIO core.

1 Create Project with an AXI VIP

- 1. Create a new project, with no sources or constraints for now, targeting the FPGA on the *Nexsys* board (**xc7a100tcsg324-1**), as has been demonstrated in previous tutorials.
- 2. Create a new block design and name it **design_1**. In the block diagram, add an AXI Verification IP (the AXI VIP) and an AXI GPIO Core.
- 3. **Double click** the VIP Core to bring up the configuration window and ensure the *INTERFACE MODE* is set to **MASTER** (see Figure 1). This will set the AXI VIP into master mode, such that it can initiate reads and writes. Note, the *PROTOCOL* field is set to auto, as Vivado can deduce from the port it is connected to which protocol to use.




Figure 1: AXI VIP configuration window, basic settings

4. Next, we need to configure the AXI GPIO Core. **Double click** the GPIO Core to bring up the configuration window. Set *GPIO Width* under *GPIO* to **16**, and place a checkmark by *Enable Dual Channel*. This will allow us to enable and modify the settings of GPIO2. Place a checkmark by *All inputs*, and set *GPIO Width* under *GPIO2* to **5**. Your settings should look like the settings in Figure 2. Press **OK** to save.




Figure 2: GPIO Core configuration window, basic settings

- 5. Connect the M_AXI signal of the VIP to the S_AXI signal of the GPIO, an AXI lite protocol signal. If you find that the signals will not connect, re-open the VIP Core's configuration window and verify that PROTOCOL is set to **AXI4LITE** (manually change the setting if necessary).
- 6. Add and wire the **AXI Verification IP**, **AXI GPIO**, and **Constant** IPs to the diagram as shown in Figure 3 below. Make sure that the port names match the figure. The **aclk** port should be set as an **Input Clock** port with frequency **100MHz**. The **aresetn** port should be set as an **Input Reset** port set to **Active Low**. The *leds* port should be set as an **Output Other** port which is a **vector** from **15 to 0**.




Figure 3: Block design.

7. Configure the **Constant** IP as shown in Figure 4. The constant value of 5 will simulate pushing buttons 0 and 2.




Figure 4: Constant configuration window.

8. Go the **address editor** tab and set the offset address to **0x40000000** (see Figure 5). If the GPIO Core (axi_gpio_0) is unmapped, click and drag the entire row into **MASTER_AXI** to map it.




Figure 5: Address Editor

9. Validate the block design, create the HDL wrapper, and generate the block design.




Figure 6: Generating the block design files.

Step 2: Creating the testbench

1. Import **tb.sv** as a **simulation source**.




Figure 7: Importing testbench files.

2. Open the tb.sv file in Vivado text editor. Replace the <vip_component_name> in line 4 and 15 with the vip component name. Refer to Figure 10 to determine what the component name is for your design.




Figure 8: Replace lines 4 and 15 with the appropriate component name for your VIP.

```
× tb.sv
Project Summary
/home/madanie1/ssd/Documents/2017.4/8v3/vip_lite_tutorial/vip_lite_tutorial.srcs/sources_1/imports/new/tb.sv
Q | 🕍 | ← | → | 🔏 | 🖺 | 🛍 | // | 頭 | ♀
     `timescale lns / lps
     import axi vip pkg::*;
import design l axi vip 0 0 pkg::*;
     //test module to drive the AXI VIP
     module axi_lite_stimulus();
                               <component name> mst t for master agent
        <component_name> can be easily found in vivado bd design: click on the instance,
       * Then click CONFIG under Properties window and Component_Name will be shown
12
       * More details please refer PG267 section about "Useful Coding Guidelines and Examples"
13
       * for more details.
       15
       design_l_axi_vip_0_0_mst_t
                                                      agent:
```

Figure 9: Example of what lines 4 and 15 should look like.

```
vip

vip

vip

design_1_wrapper (design_1_wrapper.v) (1)

design_1_i: design_1 (design_1.bd) (1)

component name

vip

vip

pi axi_gpio_0: design_1_axi_gpio_0_0 (design_1_axi_gr_0_0.xci)

name

pi xlconstant_0: design_1_xlconstant_0_0 (design_1_xlconstant_0_0.xci)
```

Figure 10: How to find the component and instance name.

3. Go to line 60, and replace

 de _instance _name> and <vip _instance _name> with the bd instance name and vip instance name. Refer to Figure 10 to determine what the instance names are for your design.

Figure 11: Replace line 60 with the appropriate instance names for your BD and VIP.

```
× tb.sv
Project Summary
/home/madanie1/ssd/Documents/2017.4/8v3/vip_lite_tutorial/vip_lite_tutorial.srcs/sources
AXI GPIO base address and register offsets
       localparam GPIO_BASE_ADDRESS = 'h40000000;
localparam GPIO_DATA_OFFSET = 'h0;
 48
 49
       localparam GPIO_TRI_OFFSET = 'h4;
localparam GPIO2_DATA_OFFSET = 'h8;
 51
       localparam GPIO2_TRI_OFFSET = 'hC;
         initial begin
 54 È
            ,
* Before agent is newed, user has to run simulation with an empty tes
* path of the AXI VIP's instance.Message like
 55
 56
              "Xilinx AXI VIP Found at Path: my_ip_exdes_tb.DUT.ex_design.axi_vip
 57
           * out. Pass this path to the new function.
 60
           agent = new("master vip agent",DUT.design_l_i.axi_vip_0.inst.IF);
 61
           agent.start_master();
```

Figure 12: Example of what line 60 should look like.

4. Set the instance under Simulation Sources as the top instance if it isn't already. The simulation source hierarchy should look like the figure below.

```
      V □ sim_1 (2)

      V □ sim_1 (2)

      W □ tb (tb.sv) (2)

      W mst: axi_lite_stimulus (tb.sv)

      V ② DUT: design_1_wrapper (design_1_wrapper.v) (1)

      V ② DUT: design_1_i: design_1 (design_1.bd) (1)

      V ② design_1 (design_1.v) (3)

      > □ axi_gpio_0: design_1_axi_gpio_0_0 (design_1_axi_gpio_0_0.xci)

      P□ axi_vip_0: design_1_axi_vip_0_0 (design_1_axi_vip_0_0.xci)

      P□ xlconstant_0: design_1_xlconstant_0_0 (design_1_xlconstant_0_0
```

Figure 13: Simulation source hierarchy.

Step 3: Simulate the testbench

1. Before simulation, go to tb.sv and analyze line 66 to 75. This is where our test vectors are located. We will be writing to the output register of the GPIO bank that is connected to the LEDs. Then we'll set the push button GPIOs to be inputs and then wait for all writes to finish. We will then read the GPIO data register for the push buttons, and print the value of that register to the tcl console.

```
66 ☐ //Turn on LED 0,1,3,5,7

87 writeRegister(GPIO_BASE_ADDRESS + GPIO_DATA_OFFSET, 'hAB);

88 //Set pushbutton GPIOs to input

89 writeRegister(GPIO_BASE_ADDRESS + GPIO2_TRI_OFFSET, 'hFFFFFFFFF);

90 //Wait for all writes to complete

91 agent.wait_drivers_idle();

91 //Read push button values

92 readRegister(GPIO2_DATA_OFFSET, Rdatabeat);

93 //Print read data to tcl console (similar to printf)

94 write("GPIO2_Data_register value: 0x%08x\n", Rdatabeat[0]);
```

Figure 14: TB test vectors.

2. Start the simulation by clicking Run Simulation \rightarrow Run Behavioural Simulation on

the navigation pane. Add the AXI bus signals in the *Objects* window (Make sure that you select the VIP instance in the *Scope* window) to the simulation window, shown in Figure 15. Relaunch the simulation by clicking the **Relaunch** button shown in Figure 16.




Figure 15: Adding AXI signals to the simulation.




Figure 16: Relaunching the simulation.

3. Analyze the tb results. The waveform should look like Figure 17. In the $Tcl\ Console$ you should see GPIO2 returning 0x00000005, as seen in Figure 18.




Figure 17: Simulation waveform.

Figure 18: Tcl console print out of register.

Troubleshooting

1. If the Vivado simulator bugs out and starts throwing errors that are not related to your source files, you can try to fix it by reseting your behaviour simulation.




Figure 19: Resetting the simulation.

2. If you want to create more advanced AXI testbenches with the Vivado AXI VIP refer to their example design.




Figure 20: Advanced example design for the AXI VIP.