












LS3 Low-side rev Q
Q5-Q7 NCE4080K TO-252 (LCSC C191380) on microcore-fp:DPAK
Gate path: MCU GPIO to SLM27524CA-DG (VDD = V12_RAW) to R5-R7 12 ohm
US1M flyback (C112545) + SMAJ33A (C143131); no sense ballast
U4 channel A input tied to GND; OUTA unused


NCE4080K gates driven to V12_RAW by SLM27524; US1M + SMAJ33A kept rev q: Q5-Q7 NCE4080K C191380; SLM27524CA-DG; US1M + SMAJ33A kept Core EFI		
Sheet: /LS3/ File: LS3.kicad_sch		
Title: LS3 Low-side		
Size: A4	Date: 2026-09-26	Rev: Q
KiCad E.D.A. 10.0.6		Id: 3/5



























See pullups replacement file for actual values








See pullups replacement file for actual values











Title		
Size	Number	Revision
A4		
Date:	5.03.2025	Sheet of
File:	C:\Work\power.SchDoc	Drawn By:

