
best_score_i__3
A[7:0]
O
RTL_ROM
candidate_dy_index_i__3
A[31:0]
O
RTL_ROM
best_x_i__3
A[7:0]
O
RTL_ROM
nonzero_width_return_i
A[15:0]
O
RTL_ROM
best_y_i__3
A[7:0]
O
RTL_ROM
nonzero_width_return_i__3
A[15:0]
O
RTL_ROM
template_mem_reg
WCLK
WE2
RA1[7:0]
RA3[31:0]
WA2[31:0]
WD2[7:0]
RO1[7:0]
RO3[7:0]
RTL_RAM
search_mem_reg
WCLK
WE2
RA1[31:0]
RA3[31:0]
WA2[31:0]
WD2[7:0]
RO1[7:0]
RO3[7:0]
RTL_RAM
state_i__6
A[7:0]
O
RTL_ROM
update_index_i__3
A[7:0]
O
RTL_ROM