

Electrical and Computer Engineering

ENCS2380 – Computer Organization and Microprocessors - Spring 2023

Course Project (I)

Team:

- Name: Qusay Taradeh

ID: 1212508

Instructor: Dr. Abualseoud Hanani

Section: 1

- Name: Mosa Sbeih

ID: 1211250

Instructor: Dr. Abualseoud Hanani

Section: 2

Contribution:


The team worked each module and task together.

Simulation (1)

| Memory Address | Content | Content interpretation |
|-------------------|---------|------------------------|
| 0 | 0x180A | LOAD [10] |
| 1 | 0X580B | MUL [11] |
| 2 | 0X3005 | ADD 5 |
| 3 | 0X280C | STORE [12] |
| | | |
| | | |
| | | |
| 10 | 0X0009 | 9 |
| 11 | OXFFFC | -4 |
| 12 | 0X0000 | 0 |

- 1) Load the value of Memory[10] = 9 to AC.
- 2) Multiply AC by the value of Memory[11] = -4, then AC = -36
- 3) Add 5 to AC, then AC = -31
- 4) Store the value of AC to Memory[12], then Memory[12] = -31, instead of 0

WaveForm Simulation of the above program:



Code of RAM:

```
module RAM(input clk, input [10:0] address, input [15:0] data_in, input rd, input wr, output reg[15:0] data_out);
        reg[15:0] Memory[0:63];
    initial begin
       Memory[0] = 16'h180A;
Memory[1] = 16'h580B;
Memory[2] = 16'h3005;
Memory[3] = 16'h280C;
10
        Memory[10] = 16'h0009;
Memory[11] = 16'hFFFC;
11
12
13
        Memory[12] = 16'h0000;
16 🗏 always @(posedge clk) begin
   if (rd) begin
17
         data_out <= Memory[address];
18
19
20
   else if (wr) begin
          Memory[address] <= data_in;</pre>
23
        end
24
       end
25
26
27
      endmodule
```

Simulation (2)

Y = (A + B * C - 5)/(D + E + 1)

| Address | Content | Assembly |
|---------|---------|------------|
| 0 | 0x1817 | Load [23] |
| 1 | 0x3818 | Add [24] |
| 2 | 0x3001 | Add 1 |
| 3 | 0x2819 | Store [25] |
| 4 | 0x1815 | Load [21] |
| 5 | 0x5816 | Mul [22] |
| 6 | 0x4005 | Sub 5 |
| 7 | 0x3814 | Add [20] |
| 8 | 0x6819 | Div [25] |
| 9 | 0x2819 | Store [25] |
| 10 | 0x1819 | Load [25] |
| | | |
| | | |
| | | |
| 20 (A) | 0x0002 | 2 |
| 21 (B) | 0x0003 | 3 |
| 22 (C) | 0x0005 | 5 |
| 23 (D) | 0x0008 | 8 |
| 24 (E) | OxFFFB | -5 |
| 25 (Y) | 0x0000 | 0 |


- 1) Load value of Memory[23] = 8 to AC
- 2) Add value of Memory[24] = -5 to AC, then AC = 3
- 3) Add 1 to AC, then AC = 4
- 4) Store AC to Memory[25]
- 5) Load value of Memory[21] = 3 to AC
- 6) Multiply the value of Memory[22] = 5 by AC, then AC = 15
- 7) Subtract 5 from AC, then AC = 10
- 8) Add value of Memory[20] = 2 to AC, then AC = 12
- 9) Divide AC by the Memory[25] = 4, then AC = 3
- 10) Store AC into Memory[25], the Memory[25] = 3

WaveForm Simulation of the above program:


1)



2)



Code of RAM:



Declaration of input/output and registers Initializing relevant variables.

Always statement that depends on positive edge clk

State 1: Sending address of first inst. to MAR

State 2: Waiting for next clock

State 3: Retrieving Data from memory to MBR in CPU

State 4: Putting the value of MBR to the IR register

State 5: IR decoding the instruction

```
79
80
                       if (opcode == Branch) begin // Branch operation
                           state = 0;
                        else if (opcode == BRZ) begin // BRZ operation if zero flag == 1
   if(zeroFlag == 1 && M == 1) begin
                                PC <= MAR:
                           state = 0;
                        else begin
 94
                           state = 7;
 98
99
                   ._pcode == Store) begi
memoryAddress <= MAR;
end</pre>
                   if (opcode == Store) begin
100
101
102
                   state = 8;
105
106
                    if (opcode == Store) begin //store operation
                        writeSignal = 1;
                   readSignal = 0;
dataOut <= AC;
state = 0;
end
110
113
                        state = 9;
       116
                    writeSignal = 0;
                   readSignal = 1;
if(M == 1) begin
                   122
```

State 6: Checking if opcode is Branch or BRZ before executing.

State 7: Sending the address to Memory if opcode is Store State 8: Executing the Store operation if opcode is Store State 9: Sending the Address of operand to memory if it's not a constant

```
end
128
131 =
                    if (M == 1) begin
                        MBR <= memoryData;
132
134
                    else if (M == 0) begin
                       MBR <= $signed(IR[10:0]);
135
                    end
137
                    state = 12;
138
               12: begin // executing
  if (opcode == Load) begin //load operation
140
141
143
144
                   else begin
146
                        case (opcode)
147
                        Add : // Add operation
                            begin
149
                             {carryFlag, result} = AC + MBR;
                             zeroFlag = (result==0)? 1:0;
150
151
                            if(AC[15]==MBR[15]) begin
152
                              if (MBR[15] == result[15]) begin
153
                               overflowFlag = 0;
154
                               end
155
                               else begin
156
                              overflowFlag = 1;
                               end
158
159
                             else begin
                             overflowFlag = 0;
160
162
                            negativeFlag =(result[15]==1)? 1:0;
163
```

State 10: waiting for next clk

State 11: if operand is in memory set MBR to that data in memory, else set MBR to the constant operand State 12: if opcode is Load, load the MBR to AC If opcode is Arithmetic i.e. Add, Sub, Mul and Div. calculate the operation and set it to AC and calculate the flags

After executing the opcode state is set to 0

```
165
166
167
                                      Sub : // Sub operation begin
                                            begin
{carryFlag, result} = AC - MBR;
zeroFlag = (result==0)? 1:0;
if(AC[15]=*MBR[15]) begin
if(MBR[15]==result[15])begin
overflowFlag = 0;
end
else begin
else legin
        =
170
171
172
173
                                            else begin
  overflowFlag = 1;
  end
end
else begin
  overflowFlag = 0;
174
175
176
        end
                                             negativeFlag =(result[15]==1)? 1:0;
182
183
184
                                  Mul : // Mul operation
185
                                            result = AC * MBR;
188
                                            zeroFlag = (result==0)? 1:0;
                                             if(result > 16'h0FFF || result < 16'hF000) begin
191
                                            overflowFlag = 1;
                                            overflowFlag = 0;
194
        =
195
196
197
                                             negativeFlag =(result[15]==1)? 1:0;
                                     Div : // Div operation
begin
result = AC / MBR;
zeroFlag = (result==0)? 1:0;
negativeFlag = (result[15]==1)? 1:0;
201
203
206
                               endcase //end of arithmetic
                               AC <= result;
state = 0;
209
                         end
end
```

The above is the code of the module CPU

THE END